
digital_watch_v02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e874  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  0800eb24  0800eb24  0000fb24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800eea4  0800eea4  0000fea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800eeac  0800eeac  0000feac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800eeb0  0800eeb0  0000feb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800eeb4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000ac8e4  24000070  0800ef20  00010070  2**3
                  ALLOC
  8 ._user_heap_stack 00000c04  240ac954  0800ef20  00010954  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001006c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00037eb4  00000000  00000000  0001009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000590f  00000000  00000000  00047f4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 000218bc  00000000  00000000  0004d85d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001528  00000000  00000000  0006f120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00003370  00000000  00000000  00070648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00035d78  00000000  00000000  000739b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003831f  00000000  00000000  000a9730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00147aaa  00000000  00000000  000e1a4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002294f9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000044d4  00000000  00000000  0022953c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006c  00000000  00000000  0022da10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000070 	.word	0x24000070
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800eb0c 	.word	0x0800eb0c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000074 	.word	0x24000074
 80002ec:	0800eb0c 	.word	0x0800eb0c

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <AVI_ParserInit>:
  * @param  pAudioBuffer   : audio buffer
  * @param  AudioBufferSize: audio buffer size
* @retval AVI status (0 : no Error, 1: Error occurred)
  */
uint32_t AVI_ParserInit(AVI_CONTEXT * pavi, FIL *file, uint8_t *pVideoBuffer, uint32_t VideoBufferSize, uint8_t *pAudioBuffer, uint32_t AudioBufferSize)
{
 8000390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000394:	b082      	sub	sp, #8
 8000396:	461d      	mov	r5, r3
 8000398:	460e      	mov	r6, r1
 800039a:	4604      	mov	r4, r0
 800039c:	9b08      	ldr	r3, [sp, #32]
  uint32_t readSize= 0;
 800039e:	2100      	movs	r1, #0
  
  pavi->pVideoBuffer = pVideoBuffer;
 80003a0:	6342      	str	r2, [r0, #52]	@ 0x34
  pavi->VideoBufferSize = VideoBufferSize;

  pavi->pAudioBuffer = pAudioBuffer;
 80003a2:	63c3      	str	r3, [r0, #60]	@ 0x3c
{
 80003a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  pavi->VideoBufferSize = VideoBufferSize;
 80003a6:	6385      	str	r5, [r0, #56]	@ 0x38
  pavi->AudioBufferSize = AudioBufferSize;
 80003a8:	6403      	str	r3, [r0, #64]	@ 0x40
  
  f_lseek(file, 0 );
 80003aa:	4630      	mov	r0, r6
  uint32_t readSize= 0;
 80003ac:	9101      	str	r1, [sp, #4]
  f_lseek(file, 0 );
 80003ae:	f00d fd1b 	bl	800dde8 <f_lseek>
  
  f_read(file, pavi->pVideoBuffer, VideoBufferSize,(UINT*) &readSize );
 80003b2:	ab01      	add	r3, sp, #4
 80003b4:	462a      	mov	r2, r5
 80003b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80003b8:	4630      	mov	r0, r6
 80003ba:	f00d fb5b 	bl	800da74 <f_read>
  if(readSize != VideoBufferSize)
 80003be:	9b01      	ldr	r3, [sp, #4]
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d104      	bne.n	80003ce <AVI_ParserInit+0x3e>
  {
    return 1;
  }
  else if(__AVI_Init(pavi, pavi->pVideoBuffer, VideoBufferSize) != AVI_OK)
 80003c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  if(aviheader->RiffID != AVI_RIFF_ID)
 80003c6:	4a86      	ldr	r2, [pc, #536]	@ (80005e0 <AVI_ParserInit+0x250>)
 80003c8:	6819      	ldr	r1, [r3, #0]
 80003ca:	4291      	cmp	r1, r2
 80003cc:	d003      	beq.n	80003d6 <AVI_ParserInit+0x46>
    return 1;
 80003ce:	2001      	movs	r0, #1

  pavi->FileSize= f_size(file);
  pavi->CurrentImage=0;
  
  return  0;
}
 80003d0:	b002      	add	sp, #8
 80003d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(aviheader->AviID != AVI_AVI_ID)
 80003d6:	4a83      	ldr	r2, [pc, #524]	@ (80005e4 <AVI_ParserInit+0x254>)
 80003d8:	6899      	ldr	r1, [r3, #8]
 80003da:	4291      	cmp	r1, r2
 80003dc:	d1f7      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(listheader->ListID != AVI_LIST_ID)
 80003de:	4982      	ldr	r1, [pc, #520]	@ (80005e8 <AVI_ParserInit+0x258>)
 80003e0:	68da      	ldr	r2, [r3, #12]
 80003e2:	428a      	cmp	r2, r1
 80003e4:	d1f3      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(listheader->ListType != AVI_HDRL_ID)
 80003e6:	4981      	ldr	r1, [pc, #516]	@ (80005ec <AVI_ParserInit+0x25c>)
 80003e8:	6958      	ldr	r0, [r3, #20]
 80003ea:	4288      	cmp	r0, r1
 80003ec:	d1ef      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(avihheader->BlockID != AVI_AVIH_ID)
 80003ee:	f1a1 6181 	sub.w	r1, r1, #67633152	@ 0x4080000
 80003f2:	6998      	ldr	r0, [r3, #24]
 80003f4:	f5a1 416e 	sub.w	r1, r1, #60928	@ 0xee00
 80003f8:	3907      	subs	r1, #7
 80003fa:	4288      	cmp	r0, r1
 80003fc:	d1e7      	bne.n	80003ce <AVI_ParserInit+0x3e>
  pavi->aviInfo.SecPerFrame=avihheader->SecPerFrame;        
 80003fe:	6a18      	ldr	r0, [r3, #32]
 8000400:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000402:	e9c4 0100 	strd	r0, r1, [r4]
  buf+=avihheader->BlockSize+8;            
 8000406:	69d9      	ldr	r1, [r3, #28]
 8000408:	3120      	adds	r1, #32
  if(listheader->ListID != AVI_LIST_ID)
 800040a:	5858      	ldr	r0, [r3, r1]
  buf+=avihheader->BlockSize+8;            
 800040c:	4419      	add	r1, r3
  if(listheader->ListID != AVI_LIST_ID)
 800040e:	4290      	cmp	r0, r2
 8000410:	d1dd      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(listheader->ListType != AVI_STRL_ID)
 8000412:	4a77      	ldr	r2, [pc, #476]	@ (80005f0 <AVI_ParserInit+0x260>)
 8000414:	6888      	ldr	r0, [r1, #8]
 8000416:	4290      	cmp	r0, r2
 8000418:	d1d9      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(strhheader->BlockID != AVI_STRH_ID)
 800041a:	f102 427c 	add.w	r2, r2, #4227858432	@ 0xfc000000
 800041e:	68c8      	ldr	r0, [r1, #12]
 8000420:	4290      	cmp	r0, r2
 8000422:	d1d4      	bne.n	80003ce <AVI_ParserInit+0x3e>
  if(strhheader->StreamType == AVI_VIDS_STREAM)        
 8000424:	694a      	ldr	r2, [r1, #20]
 8000426:	4873      	ldr	r0, [pc, #460]	@ (80005f4 <AVI_ParserInit+0x264>)
 8000428:	4282      	cmp	r2, r0
 800042a:	d02a      	beq.n	8000482 <AVI_ParserInit+0xf2>
  }else if(strhheader->StreamType == AVI_AUDS_STREAM)         
 800042c:	4872      	ldr	r0, [pc, #456]	@ (80005f8 <AVI_ParserInit+0x268>)
 800042e:	4282      	cmp	r2, r0
 8000430:	d047      	beq.n	80004c2 <AVI_ParserInit+0x132>
  for(i=0;i<size;i++)
 8000432:	3d04      	subs	r5, #4
 8000434:	d0cb      	beq.n	80003ce <AVI_ParserInit+0x3e>
 8000436:	2200      	movs	r2, #0
 8000438:	4611      	mov	r1, r2
 800043a:	e002      	b.n	8000442 <AVI_ParserInit+0xb2>
 800043c:	4295      	cmp	r5, r2
 800043e:	4611      	mov	r1, r2
 8000440:	d9c5      	bls.n	80003ce <AVI_ParserInit+0x3e>
    if(buf[i] == id[0])
 8000442:	5c58      	ldrb	r0, [r3, r1]
  for(i=0;i<size;i++)
 8000444:	3201      	adds	r2, #1
    if(buf[i] == id[0])
 8000446:	eb03 0c01 	add.w	ip, r3, r1
 800044a:	286d      	cmp	r0, #109	@ 0x6d
  for(i=0;i<size;i++)
 800044c:	b292      	uxth	r2, r2
    if(buf[i] == id[0])
 800044e:	d1f5      	bne.n	800043c <AVI_ParserInit+0xac>
      if(buf[i+1] == id[1])
 8000450:	f89c 0001 	ldrb.w	r0, [ip, #1]
 8000454:	286f      	cmp	r0, #111	@ 0x6f
 8000456:	d1f1      	bne.n	800043c <AVI_ParserInit+0xac>
        if(buf[i+2] == id[2])  
 8000458:	f89c 0002 	ldrb.w	r0, [ip, #2]
 800045c:	2876      	cmp	r0, #118	@ 0x76
 800045e:	d1ed      	bne.n	800043c <AVI_ParserInit+0xac>
          if(buf[i+3] == id[3])
 8000460:	f89c 0003 	ldrb.w	r0, [ip, #3]
 8000464:	2869      	cmp	r0, #105	@ 0x69
 8000466:	d1e9      	bne.n	800043c <AVI_ParserInit+0xac>
  if(offset == 0)
 8000468:	2900      	cmp	r1, #0
 800046a:	d0b0      	beq.n	80003ce <AVI_ParserInit+0x3e>
  if(pavi->aviInfo.SampleRate)
 800046c:	6963      	ldr	r3, [r4, #20]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d169      	bne.n	8000546 <AVI_ParserInit+0x1b6>
  pavi->CurrentImage=0;
 8000472:	2300      	movs	r3, #0
  pavi->FileSize= f_size(file);
 8000474:	68f2      	ldr	r2, [r6, #12]
  return  0;
 8000476:	4618      	mov	r0, r3
  pavi->FileSize= f_size(file);
 8000478:	6462      	str	r2, [r4, #68]	@ 0x44
  pavi->CurrentImage=0;
 800047a:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 800047c:	b002      	add	sp, #8
 800047e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(strhheader->Handler != AVI_FORMAT_MJPG)
 8000482:	4a5e      	ldr	r2, [pc, #376]	@ (80005fc <AVI_ParserInit+0x26c>)
 8000484:	6988      	ldr	r0, [r1, #24]
 8000486:	4290      	cmp	r0, r2
 8000488:	d1a1      	bne.n	80003ce <AVI_ParserInit+0x3e>
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800048a:	690a      	ldr	r2, [r1, #16]
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[0];      
 800048c:	485c      	ldr	r0, [pc, #368]	@ (8000600 <AVI_ParserInit+0x270>)
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800048e:	3214      	adds	r2, #20
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000490:	4f5c      	ldr	r7, [pc, #368]	@ (8000604 <AVI_ParserInit+0x274>)
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[0];      
 8000492:	6260      	str	r0, [r4, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[1];      
 8000494:	485c      	ldr	r0, [pc, #368]	@ (8000608 <AVI_ParserInit+0x278>)
 8000496:	62a0      	str	r0, [r4, #40]	@ 0x28
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000498:	5888      	ldr	r0, [r1, r2]
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800049a:	440a      	add	r2, r1
    if(bmpheader->BlockID != AVI_STRF_ID)
 800049c:	42b8      	cmp	r0, r7
 800049e:	d196      	bne.n	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.Width=bmpheader->bmiHeader.Width;
 80004a0:	e9d2 7203 	ldrd	r7, r2, [r2, #12]
 80004a4:	e9c4 7203 	strd	r7, r2, [r4, #12]
    buf+=listheader->BlockSize+8;          
 80004a8:	684a      	ldr	r2, [r1, #4]
    if(listheader->ListID != AVI_LIST_ID)
 80004aa:	4f4f      	ldr	r7, [pc, #316]	@ (80005e8 <AVI_ParserInit+0x258>)
    buf+=listheader->BlockSize+8;          
 80004ac:	3208      	adds	r2, #8
    if(listheader->ListID != AVI_LIST_ID)
 80004ae:	f851 c002 	ldr.w	ip, [r1, r2]
    buf+=listheader->BlockSize+8;          
 80004b2:	440a      	add	r2, r1
    if(listheader->ListID != AVI_LIST_ID)
 80004b4:	45bc      	cmp	ip, r7
 80004b6:	d070      	beq.n	800059a <AVI_ParserInit+0x20a>
      pavi->aviInfo.SampleRate=0;          
 80004b8:	2200      	movs	r2, #0
 80004ba:	6162      	str	r2, [r4, #20]
      pavi->aviInfo.Channels=0;          
 80004bc:	8322      	strh	r2, [r4, #24]
      pavi->aviInfo.AudioType=0;          
 80004be:	83a2      	strh	r2, [r4, #28]
 80004c0:	e7b7      	b.n	8000432 <AVI_ParserInit+0xa2>
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80004c2:	690a      	ldr	r2, [r1, #16]
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[1];          
 80004c4:	4851      	ldr	r0, [pc, #324]	@ (800060c <AVI_ParserInit+0x27c>)
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80004c6:	3214      	adds	r2, #20
    pavi->aviInfo.VideoFLAG=(uint8_t*)AVI_VIDS_FLAG_TBL[1];          
 80004c8:	6260      	str	r0, [r4, #36]	@ 0x24
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[0];          
 80004ca:	4851      	ldr	r0, [pc, #324]	@ (8000610 <AVI_ParserInit+0x280>)
    if(wavheader->BlockID != AVI_STRF_ID)
 80004cc:	f851 c002 	ldr.w	ip, [r1, r2]
    wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80004d0:	440a      	add	r2, r1
    pavi->aviInfo.AudioFLAG=(uint8_t*)AVI_AUDS_FLAG_TBL[0];          
 80004d2:	62a0      	str	r0, [r4, #40]	@ 0x28
    if(wavheader->BlockID != AVI_STRF_ID)
 80004d4:	484b      	ldr	r0, [pc, #300]	@ (8000604 <AVI_ParserInit+0x274>)
 80004d6:	4584      	cmp	ip, r0
 80004d8:	f47f af79 	bne.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.SampleRate=wavheader->SampleRate;        
 80004dc:	68d7      	ldr	r7, [r2, #12]
    buf+=listheader->BlockSize+8;          
 80004de:	6848      	ldr	r0, [r1, #4]
    pavi->aviInfo.SampleRate=wavheader->SampleRate;        
 80004e0:	6167      	str	r7, [r4, #20]
    buf+=listheader->BlockSize+8;          
 80004e2:	3008      	adds	r0, #8
    pavi->aviInfo.Channels=wavheader->Channels;        
 80004e4:	8957      	ldrh	r7, [r2, #10]
    pavi->aviInfo.AudioType=wavheader->FormatTag;        
 80004e6:	8912      	ldrh	r2, [r2, #8]
    if(listheader->ListID != AVI_LIST_ID)
 80004e8:	f851 e000 	ldr.w	lr, [r1, r0]
    pavi->aviInfo.Channels=wavheader->Channels;        
 80004ec:	8327      	strh	r7, [r4, #24]
    if(listheader->ListID != AVI_LIST_ID)
 80004ee:	4f3e      	ldr	r7, [pc, #248]	@ (80005e8 <AVI_ParserInit+0x258>)
    pavi->aviInfo.AudioType=wavheader->FormatTag;        
 80004f0:	83a2      	strh	r2, [r4, #28]
    buf+=listheader->BlockSize+8;          
 80004f2:	180a      	adds	r2, r1, r0
    if(listheader->ListID != AVI_LIST_ID)
 80004f4:	45be      	cmp	lr, r7
 80004f6:	f47f af6a 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(listheader->ListType != AVI_STRL_ID)
 80004fa:	493d      	ldr	r1, [pc, #244]	@ (80005f0 <AVI_ParserInit+0x260>)
 80004fc:	6890      	ldr	r0, [r2, #8]
 80004fe:	4288      	cmp	r0, r1
 8000500:	f47f af65 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(strhheader->BlockID != AVI_STRH_ID)
 8000504:	f101 417c 	add.w	r1, r1, #4227858432	@ 0xfc000000
 8000508:	68d0      	ldr	r0, [r2, #12]
 800050a:	4288      	cmp	r0, r1
 800050c:	f47f af5f 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(strhheader->StreamType != AVI_VIDS_STREAM)
 8000510:	f101 612f 	add.w	r1, r1, #183500800	@ 0xaf00000
 8000514:	6950      	ldr	r0, [r2, #20]
 8000516:	f501 31fa 	add.w	r1, r1, #128000	@ 0x1f400
 800051a:	f201 1103 	addw	r1, r1, #259	@ 0x103
 800051e:	4288      	cmp	r0, r1
 8000520:	f47f af55 	bne.w	80003ce <AVI_ParserInit+0x3e>
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 8000524:	6911      	ldr	r1, [r2, #16]
 8000526:	3114      	adds	r1, #20
    if(bmpheader->BlockID != AVI_STRF_ID)
 8000528:	5850      	ldr	r0, [r2, r1]
    bmpheader=(STRF_BMPHEADER*)(buf+12+strhheader->BlockSize+8);
 800052a:	440a      	add	r2, r1
    if(bmpheader->BlockID != AVI_STRF_ID)
 800052c:	4560      	cmp	r0, ip
 800052e:	f47f af4e 	bne.w	80003ce <AVI_ParserInit+0x3e>
    if(bmpheader->bmiHeader.Compression != AVI_FORMAT_MJPG)
 8000532:	4932      	ldr	r1, [pc, #200]	@ (80005fc <AVI_ParserInit+0x26c>)
 8000534:	6990      	ldr	r0, [r2, #24]
 8000536:	4288      	cmp	r0, r1
 8000538:	f47f af49 	bne.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.Width=bmpheader->bmiHeader.Width;
 800053c:	e9d2 1203 	ldrd	r1, r2, [r2, #12]
 8000540:	e9c4 1203 	strd	r1, r2, [r4, #12]
 8000544:	e775      	b.n	8000432 <AVI_ParserInit+0xa2>
    offset= __AVI_SearchID(tbuf,size,pavi->aviInfo.AudioFLAG);      
 8000546:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
  for(i=0;i<size;i++)
 800054a:	2300      	movs	r3, #0
    if(buf[i] == id[0])
 800054c:	f898 0000 	ldrb.w	r0, [r8]
  for(i=0;i<size;i++)
 8000550:	4619      	mov	r1, r3
 8000552:	e003      	b.n	800055c <AVI_ParserInit+0x1cc>
 8000554:	429d      	cmp	r5, r3
 8000556:	4619      	mov	r1, r3
 8000558:	f67f af39 	bls.w	80003ce <AVI_ParserInit+0x3e>
    if(buf[i] == id[0])
 800055c:	f81c 2001 	ldrb.w	r2, [ip, r1]
  for(i=0;i<size;i++)
 8000560:	3301      	adds	r3, #1
    if(buf[i] == id[0])
 8000562:	4282      	cmp	r2, r0
  for(i=0;i<size;i++)
 8000564:	b29b      	uxth	r3, r3
    if(buf[i] == id[0])
 8000566:	d1f5      	bne.n	8000554 <AVI_ParserInit+0x1c4>
      if(buf[i+1] == id[1])
 8000568:	eb0c 0201 	add.w	r2, ip, r1
 800056c:	f898 e001 	ldrb.w	lr, [r8, #1]
 8000570:	7857      	ldrb	r7, [r2, #1]
 8000572:	4577      	cmp	r7, lr
 8000574:	d1ee      	bne.n	8000554 <AVI_ParserInit+0x1c4>
        if(buf[i+2] == id[2])  
 8000576:	f892 e002 	ldrb.w	lr, [r2, #2]
 800057a:	f898 7002 	ldrb.w	r7, [r8, #2]
 800057e:	45be      	cmp	lr, r7
 8000580:	d1e8      	bne.n	8000554 <AVI_ParserInit+0x1c4>
          if(buf[i+3] == id[3])
 8000582:	f892 e003 	ldrb.w	lr, [r2, #3]
 8000586:	f898 7003 	ldrb.w	r7, [r8, #3]
 800058a:	45be      	cmp	lr, r7
 800058c:	d1e2      	bne.n	8000554 <AVI_ParserInit+0x1c4>
    if(offset == 0)
 800058e:	2900      	cmp	r1, #0
 8000590:	f43f af1d 	beq.w	80003ce <AVI_ParserInit+0x3e>
    pavi->aviInfo.AudioBufSize=*((uint16_t*)tbuf);            
 8000594:	8893      	ldrh	r3, [r2, #4]
 8000596:	8363      	strh	r3, [r4, #26]
 8000598:	e76b      	b.n	8000472 <AVI_ParserInit+0xe2>
      if(listheader->ListType != AVI_STRL_ID)
 800059a:	4915      	ldr	r1, [pc, #84]	@ (80005f0 <AVI_ParserInit+0x260>)
 800059c:	6897      	ldr	r7, [r2, #8]
 800059e:	428f      	cmp	r7, r1
 80005a0:	f47f af15 	bne.w	80003ce <AVI_ParserInit+0x3e>
      if(strhheader->BlockID != AVI_STRH_ID)
 80005a4:	f101 417c 	add.w	r1, r1, #4227858432	@ 0xfc000000
 80005a8:	68d7      	ldr	r7, [r2, #12]
 80005aa:	428f      	cmp	r7, r1
 80005ac:	f47f af0f 	bne.w	80003ce <AVI_ParserInit+0x3e>
      if(strhheader->StreamType != AVI_AUDS_STREAM)
 80005b0:	f101 612f 	add.w	r1, r1, #183500800	@ 0xaf00000
 80005b4:	6957      	ldr	r7, [r2, #20]
 80005b6:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 80005ba:	31ee      	adds	r1, #238	@ 0xee
 80005bc:	428f      	cmp	r7, r1
 80005be:	f47f af06 	bne.w	80003ce <AVI_ParserInit+0x3e>
      wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80005c2:	6911      	ldr	r1, [r2, #16]
 80005c4:	3114      	adds	r1, #20
      if(wavheader->BlockID != AVI_STRF_ID)
 80005c6:	5857      	ldr	r7, [r2, r1]
      wavheader=(STRF_WAVHEADER*)(buf+12+strhheader->BlockSize+8);
 80005c8:	440a      	add	r2, r1
      if(wavheader->BlockID != AVI_STRF_ID)
 80005ca:	4287      	cmp	r7, r0
 80005cc:	f47f aeff 	bne.w	80003ce <AVI_ParserInit+0x3e>
      pavi->aviInfo.SampleRate=wavheader->SampleRate;      
 80005d0:	68d1      	ldr	r1, [r2, #12]
 80005d2:	6161      	str	r1, [r4, #20]
      pavi->aviInfo.Channels=wavheader->Channels;  
 80005d4:	8951      	ldrh	r1, [r2, #10]
      pavi->aviInfo.AudioType=wavheader->FormatTag;    
 80005d6:	8912      	ldrh	r2, [r2, #8]
      pavi->aviInfo.Channels=wavheader->Channels;  
 80005d8:	8321      	strh	r1, [r4, #24]
      pavi->aviInfo.AudioType=wavheader->FormatTag;    
 80005da:	83a2      	strh	r2, [r4, #28]
 80005dc:	e729      	b.n	8000432 <AVI_ParserInit+0xa2>
 80005de:	bf00      	nop
 80005e0:	46464952 	.word	0x46464952
 80005e4:	20495641 	.word	0x20495641
 80005e8:	5453494c 	.word	0x5453494c
 80005ec:	6c726468 	.word	0x6c726468
 80005f0:	6c727473 	.word	0x6c727473
 80005f4:	73646976 	.word	0x73646976
 80005f8:	73647561 	.word	0x73647561
 80005fc:	47504a4d 	.word	0x47504a4d
 8000600:	0800eb24 	.word	0x0800eb24
 8000604:	66727473 	.word	0x66727473
 8000608:	0800eb2c 	.word	0x0800eb2c
 800060c:	0800eb34 	.word	0x0800eb34
 8000610:	0800eb3c 	.word	0x0800eb3c

08000614 <AVI_GetFrame>:
  * @param  pavi: AVI context
  * @param  file:   AVI file
  * @retval type of frame  (audio frame or video frame )
  */
uint32_t AVI_GetFrame(AVI_CONTEXT * pavi, FIL *file, uint8_t skipFlag)
{
 8000614:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t  offset ;
  uint32_t readSize = 0;
 8000616:	2300      	movs	r3, #0
{
 8000618:	b083      	sub	sp, #12
  
  if(pavi->CurrentImage== 0 )
 800061a:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
{
 800061c:	4605      	mov	r5, r0
 800061e:	460e      	mov	r6, r1
 8000620:	4617      	mov	r7, r2
  uint32_t readSize = 0;
 8000622:	9301      	str	r3, [sp, #4]
  if(pavi->CurrentImage== 0 )
 8000624:	b164      	cbz	r4, 8000640 <AVI_GetFrame+0x2c>
    f_lseek(file, offset + 12 );
    
  }

  
  if(pavi->aviInfo.StreamID  ==  AVI_VIDS_FLAG)
 8000626:	8beb      	ldrh	r3, [r5, #30]
 8000628:	f246 4263 	movw	r2, #25699	@ 0x6463
 800062c:	4293      	cmp	r3, r2
 800062e:	d046      	beq.n	80006be <AVI_GetFrame+0xaa>

	}
    
    return AVI_VIDEO_FRAME;
  }
  if (pavi->aviInfo.StreamID  ==  AVI_AUDS_FLAG)
 8000630:	f247 7262 	movw	r2, #30562	@ 0x7762
 8000634:	4293      	cmp	r3, r2
 8000636:	f000 808c 	beq.w	8000752 <AVI_GetFrame+0x13e>
    /* Return VIDEO frame */
    return AVI_AUDIO_FRAME;
    
  }
  
  return 0;
 800063a:	2000      	movs	r0, #0
}
 800063c:	b003      	add	sp, #12
 800063e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f_lseek(file, 0 ); /* Go to the file start */
 8000640:	4621      	mov	r1, r4
 8000642:	4630      	mov	r0, r6
 8000644:	f00d fbd0 	bl	800dde8 <f_lseek>
    f_read(file, pavi->pVideoBuffer, pavi->VideoBufferSize, (UINT*)&readSize);
 8000648:	ab01      	add	r3, sp, #4
 800064a:	4630      	mov	r0, r6
 800064c:	e9d5 120d 	ldrd	r1, r2, [r5, #52]	@ 0x34
 8000650:	f00d fa10 	bl	800da74 <f_read>
  size-=4;
 8000654:	e9d5 210d 	ldrd	r2, r1, [r5, #52]	@ 0x34
  for(i=0;i<size;i++)
 8000658:	3904      	subs	r1, #4
 800065a:	d01d      	beq.n	8000698 <AVI_GetFrame+0x84>
 800065c:	4623      	mov	r3, r4
 800065e:	e002      	b.n	8000666 <AVI_GetFrame+0x52>
 8000660:	4299      	cmp	r1, r3
 8000662:	461c      	mov	r4, r3
 8000664:	d918      	bls.n	8000698 <AVI_GetFrame+0x84>
    if(buf[i] == id[0])
 8000666:	f812 c004 	ldrb.w	ip, [r2, r4]
  for(i=0;i<size;i++)
 800066a:	3301      	adds	r3, #1
    if(buf[i] == id[0])
 800066c:	f1bc 0f6d 	cmp.w	ip, #109	@ 0x6d
  for(i=0;i<size;i++)
 8000670:	b29b      	uxth	r3, r3
    if(buf[i] == id[0])
 8000672:	d1f5      	bne.n	8000660 <AVI_GetFrame+0x4c>
      if(buf[i+1] == id[1])
 8000674:	1910      	adds	r0, r2, r4
 8000676:	f890 c001 	ldrb.w	ip, [r0, #1]
 800067a:	f1bc 0f6f 	cmp.w	ip, #111	@ 0x6f
 800067e:	d1ef      	bne.n	8000660 <AVI_GetFrame+0x4c>
        if(buf[i+2] == id[2])  
 8000680:	f890 c002 	ldrb.w	ip, [r0, #2]
 8000684:	f1bc 0f76 	cmp.w	ip, #118	@ 0x76
 8000688:	d1ea      	bne.n	8000660 <AVI_GetFrame+0x4c>
          if(buf[i+3] == id[3])
 800068a:	78c0      	ldrb	r0, [r0, #3]
 800068c:	2869      	cmp	r0, #105	@ 0x69
 800068e:	d1e7      	bne.n	8000660 <AVI_GetFrame+0x4c>
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset +4);
 8000690:	1d23      	adds	r3, r4, #4
    f_lseek(file, offset + 12 );
 8000692:	f104 010c 	add.w	r1, r4, #12
 8000696:	e001      	b.n	800069c <AVI_GetFrame+0x88>
  for(i=0;i<size;i++)
 8000698:	210c      	movs	r1, #12
 800069a:	2304      	movs	r3, #4
    __AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + offset +4);
 800069c:	441a      	add	r2, r3
    f_lseek(file, offset + 12 );
 800069e:	4630      	mov	r0, r6
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 80006a0:	8853      	ldrh	r3, [r2, #2]
 80006a2:	ba5b      	rev16	r3, r3
 80006a4:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 80006a6:	6853      	ldr	r3, [r2, #4]
  if(pavi->aviInfo.StreamSize%2)
 80006a8:	07da      	lsls	r2, r3, #31
    pavi->aviInfo.StreamSize++;
 80006aa:	bf48      	it	mi
 80006ac:	3301      	addmi	r3, #1
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 80006ae:	622b      	str	r3, [r5, #32]
    f_lseek(file, offset + 12 );
 80006b0:	f00d fb9a 	bl	800dde8 <f_lseek>
  if(pavi->aviInfo.StreamID  ==  AVI_VIDS_FLAG)
 80006b4:	8beb      	ldrh	r3, [r5, #30]
 80006b6:	f246 4263 	movw	r2, #25699	@ 0x6463
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d1b8      	bne.n	8000630 <AVI_GetFrame+0x1c>
	if(skipFlag == 1)
 80006be:	2f01      	cmp	r7, #1
 80006c0:	d018      	beq.n	80006f4 <AVI_GetFrame+0xe0>
	else if(skipFlag == 2)
 80006c2:	2f02      	cmp	r7, #2
 80006c4:	d02d      	beq.n	8000722 <AVI_GetFrame+0x10e>
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006c6:	6a29      	ldr	r1, [r5, #32]
		f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8 , (UINT*)&readSize );
 80006c8:	ab01      	add	r3, sp, #4
 80006ca:	4630      	mov	r0, r6
 80006cc:	f101 0208 	add.w	r2, r1, #8
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006d0:	6329      	str	r1, [r5, #48]	@ 0x30
		f_read(file, pavi->pVideoBuffer, pavi->FrameSize + 8 , (UINT*)&readSize );
 80006d2:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 80006d4:	f00d f9ce 	bl	800da74 <f_read>
		__AVI_GetStreamInfo(pavi, pavi->pVideoBuffer + pavi->aviInfo.StreamSize );
 80006d8:	6a2a      	ldr	r2, [r5, #32]
 80006da:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80006dc:	4413      	add	r3, r2
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 80006de:	885a      	ldrh	r2, [r3, #2]
 80006e0:	ba52      	rev16	r2, r2
 80006e2:	83ea      	strh	r2, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 80006e4:	685b      	ldr	r3, [r3, #4]
  if(pavi->aviInfo.StreamSize%2)
 80006e6:	07d9      	lsls	r1, r3, #31
 80006e8:	461a      	mov	r2, r3
 80006ea:	d518      	bpl.n	800071e <AVI_GetFrame+0x10a>
    pavi->aviInfo.StreamSize++;
 80006ec:	3301      	adds	r3, #1
 80006ee:	622b      	str	r3, [r5, #32]
    return AVI_VIDEO_FRAME;
 80006f0:	2001      	movs	r0, #1
 80006f2:	e7a3      	b.n	800063c <AVI_GetFrame+0x28>
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006f4:	6a2b      	ldr	r3, [r5, #32]
		f_lseek(file, f_tell(file) + pavi->FrameSize);
 80006f6:	4630      	mov	r0, r6
 80006f8:	69b1      	ldr	r1, [r6, #24]
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 80006fa:	632b      	str	r3, [r5, #48]	@ 0x30
		f_lseek(file, f_tell(file) + pavi->FrameSize);
 80006fc:	4419      	add	r1, r3
 80006fe:	f00d fb73 	bl	800dde8 <f_lseek>
	    f_read(file,  pavi->pVideoBuffer, 8, (UINT*)&readSize);
 8000702:	ab01      	add	r3, sp, #4
 8000704:	2208      	movs	r2, #8
 8000706:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8000708:	4630      	mov	r0, r6
 800070a:	f00d f9b3 	bl	800da74 <f_read>
	    __AVI_GetStreamInfo(pavi,  pavi->pVideoBuffer);
 800070e:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 8000710:	8853      	ldrh	r3, [r2, #2]
 8000712:	ba5b      	rev16	r3, r3
 8000714:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 8000716:	6853      	ldr	r3, [r2, #4]
  if(pavi->aviInfo.StreamSize%2)
 8000718:	07dc      	lsls	r4, r3, #31
 800071a:	461a      	mov	r2, r3
 800071c:	d4e6      	bmi.n	80006ec <AVI_GetFrame+0xd8>
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800071e:	622a      	str	r2, [r5, #32]
 8000720:	e7e6      	b.n	80006f0 <AVI_GetFrame+0xdc>
		f_lseek(file, f_tell(file) - pavi->FrameSize - 8 - 8);
 8000722:	69b3      	ldr	r3, [r6, #24]
 8000724:	4630      	mov	r0, r6
 8000726:	6b29      	ldr	r1, [r5, #48]	@ 0x30
 8000728:	3b10      	subs	r3, #16
 800072a:	1a59      	subs	r1, r3, r1
 800072c:	f00d fb5c 	bl	800dde8 <f_lseek>
	    f_read(file,  pavi->pVideoBuffer, 8, (UINT*)&readSize);
 8000730:	ab01      	add	r3, sp, #4
 8000732:	2208      	movs	r2, #8
 8000734:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8000736:	4630      	mov	r0, r6
 8000738:	f00d f99c 	bl	800da74 <f_read>
	    __AVI_GetStreamInfo(pavi,  pavi->pVideoBuffer);
 800073c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 800073e:	8853      	ldrh	r3, [r2, #2]
 8000740:	ba5b      	rev16	r3, r3
 8000742:	83eb      	strh	r3, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 8000744:	6853      	ldr	r3, [r2, #4]
  if(pavi->aviInfo.StreamSize%2)
 8000746:	07d8      	lsls	r0, r3, #31
    pavi->aviInfo.StreamSize++;
 8000748:	bf48      	it	mi
 800074a:	3301      	addmi	r3, #1
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800074c:	622b      	str	r3, [r5, #32]
		pavi->FrameSize = pavi->aviInfo.StreamSize;
 800074e:	632b      	str	r3, [r5, #48]	@ 0x30
 8000750:	e7ce      	b.n	80006f0 <AVI_GetFrame+0xdc>
    f_read(file, pavi->pAudioBuffer, pavi->FrameSize + 8, (UINT*)&readSize );
 8000752:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 8000754:	ab01      	add	r3, sp, #4
 8000756:	6be9      	ldr	r1, [r5, #60]	@ 0x3c
 8000758:	4630      	mov	r0, r6
 800075a:	3208      	adds	r2, #8
 800075c:	f00d f98a 	bl	800da74 <f_read>
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize );
 8000760:	6a2a      	ldr	r2, [r5, #32]
 8000762:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
    return AVI_AUDIO_FRAME;
 8000764:	2002      	movs	r0, #2
    __AVI_GetStreamInfo(pavi, pavi->pAudioBuffer + pavi->aviInfo.StreamSize );
 8000766:	4413      	add	r3, r2
  pavi->aviInfo.StreamID = AVI_MAKEWORD (buf+2);    
 8000768:	885a      	ldrh	r2, [r3, #2]
 800076a:	ba52      	rev16	r2, r2
 800076c:	83ea      	strh	r2, [r5, #30]
  pavi->aviInfo.StreamSize = AVI_MAKEDWORD (buf+4);  
 800076e:	685b      	ldr	r3, [r3, #4]
  if(pavi->aviInfo.StreamSize%2)
 8000770:	07da      	lsls	r2, r3, #31
    pavi->aviInfo.StreamSize++;
 8000772:	bf48      	it	mi
 8000774:	3301      	addmi	r3, #1
 8000776:	622b      	str	r3, [r5, #32]
 8000778:	e760      	b.n	800063c <AVI_GetFrame+0x28>
 800077a:	bf00      	nop

0800077c <GC9A01_write_data.constprop.0>:
    GC9A01_set_chip_select(OFF);
    GC9A01_spi_tx(&cmd, sizeof(cmd));
    GC9A01_set_chip_select(ON);
}

void GC9A01_write_data(uint8_t *data, size_t len) {
 800077c:	b538      	push	{r3, r4, r5, lr}
 800077e:	4c13      	ldr	r4, [pc, #76]	@ (80007cc <GC9A01_write_data.constprop.0+0x50>)
 8000780:	4605      	mov	r5, r0
	while(spi_dma_not_ready);
 8000782:	7823      	ldrb	r3, [r4, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d1fc      	bne.n	8000782 <GC9A01_write_data.constprop.0+0x6>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000788:	2201      	movs	r2, #1
 800078a:	2102      	movs	r1, #2
 800078c:	4810      	ldr	r0, [pc, #64]	@ (80007d0 <GC9A01_write_data.constprop.0+0x54>)
 800078e:	f005 f941 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000792:	7823      	ldrb	r3, [r4, #0]
 8000794:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000798:	2b00      	cmp	r3, #0
 800079a:	d1fa      	bne.n	8000792 <GC9A01_write_data.constprop.0+0x16>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800079c:	2101      	movs	r1, #1
 800079e:	480c      	ldr	r0, [pc, #48]	@ (80007d0 <GC9A01_write_data.constprop.0+0x54>)
 80007a0:	f005 f938 	bl	8005a14 <HAL_GPIO_WritePin>

	HAL_StatusTypeDef ret;


#ifdef DMA_MODE
	while(spi_dma_not_ready);
 80007a4:	7823      	ldrb	r3, [r4, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d1fc      	bne.n	80007a4 <GC9A01_write_data.constprop.0+0x28>
	spi_dma_not_ready = 1;
 80007aa:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80007ac:	4629      	mov	r1, r5
 80007ae:	4809      	ldr	r0, [pc, #36]	@ (80007d4 <GC9A01_write_data.constprop.0+0x58>)
	spi_dma_not_ready = 1;
 80007b0:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80007b2:	f00a f8fb 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80007b6:	7823      	ldrb	r3, [r4, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d1fc      	bne.n	80007b6 <GC9A01_write_data.constprop.0+0x3a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80007bc:	2201      	movs	r2, #1
 80007be:	4804      	ldr	r0, [pc, #16]	@ (80007d0 <GC9A01_write_data.constprop.0+0x54>)
 80007c0:	4611      	mov	r1, r2
}
 80007c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80007c6:	f005 b925 	b.w	8005a14 <HAL_GPIO_WritePin>
 80007ca:	bf00      	nop
 80007cc:	2400008c 	.word	0x2400008c
 80007d0:	58020400 	.word	0x58020400
 80007d4:	24000218 	.word	0x24000218

080007d8 <GC9A01_set_data_command>:
	while(spi_dma_not_ready);
 80007d8:	4905      	ldr	r1, [pc, #20]	@ (80007f0 <GC9A01_set_data_command+0x18>)
void GC9A01_set_data_command(uint8_t val) {
 80007da:	4602      	mov	r2, r0
	while(spi_dma_not_ready);
 80007dc:	780b      	ldrb	r3, [r1, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d1fc      	bne.n	80007dc <GC9A01_set_data_command+0x4>
    if (val==0) {
 80007e2:	b102      	cbz	r2, 80007e6 <GC9A01_set_data_command+0xe>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2102      	movs	r1, #2
 80007e8:	4802      	ldr	r0, [pc, #8]	@ (80007f4 <GC9A01_set_data_command+0x1c>)
 80007ea:	f005 b913 	b.w	8005a14 <HAL_GPIO_WritePin>
 80007ee:	bf00      	nop
 80007f0:	2400008c 	.word	0x2400008c
 80007f4:	58020400 	.word	0x58020400

080007f8 <GC9A01_set_chip_select>:
	while(spi_dma_not_ready);
 80007f8:	4907      	ldr	r1, [pc, #28]	@ (8000818 <GC9A01_set_chip_select+0x20>)
void GC9A01_set_chip_select(uint8_t val) {
 80007fa:	4602      	mov	r2, r0
	while(spi_dma_not_ready);
 80007fc:	780b      	ldrb	r3, [r1, #0]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d1fc      	bne.n	80007fc <GC9A01_set_chip_select+0x4>
    if (val==0) {
 8000802:	b91a      	cbnz	r2, 800080c <GC9A01_set_chip_select+0x14>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000804:	2101      	movs	r1, #1
 8000806:	4805      	ldr	r0, [pc, #20]	@ (800081c <GC9A01_set_chip_select+0x24>)
 8000808:	f005 b904 	b.w	8005a14 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800080c:	2201      	movs	r2, #1
 800080e:	4803      	ldr	r0, [pc, #12]	@ (800081c <GC9A01_set_chip_select+0x24>)
 8000810:	4611      	mov	r1, r2
 8000812:	f005 b8ff 	b.w	8005a14 <HAL_GPIO_WritePin>
 8000816:	bf00      	nop
 8000818:	2400008c 	.word	0x2400008c
 800081c:	58020400 	.word	0x58020400

08000820 <GC9A01_write_command>:
void GC9A01_write_command(uint8_t cmd) {
 8000820:	b510      	push	{r4, lr}
 8000822:	4c15      	ldr	r4, [pc, #84]	@ (8000878 <GC9A01_write_command+0x58>)
 8000824:	b082      	sub	sp, #8
 8000826:	f88d 0007 	strb.w	r0, [sp, #7]
	while(spi_dma_not_ready);
 800082a:	7823      	ldrb	r3, [r4, #0]
 800082c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000830:	2b00      	cmp	r3, #0
 8000832:	d1fa      	bne.n	800082a <GC9A01_write_command+0xa>
    	HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, RESET);
 8000834:	2102      	movs	r1, #2
 8000836:	4811      	ldr	r0, [pc, #68]	@ (800087c <GC9A01_write_command+0x5c>)
 8000838:	f005 f8ec 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800083c:	7823      	ldrb	r3, [r4, #0]
 800083e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000842:	2b00      	cmp	r3, #0
 8000844:	d1fa      	bne.n	800083c <GC9A01_write_command+0x1c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000846:	2101      	movs	r1, #1
 8000848:	480c      	ldr	r0, [pc, #48]	@ (800087c <GC9A01_write_command+0x5c>)
 800084a:	f005 f8e3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800084e:	7823      	ldrb	r3, [r4, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d1fc      	bne.n	800084e <GC9A01_write_command+0x2e>
	spi_dma_not_ready = 1;
 8000854:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000856:	f10d 0107 	add.w	r1, sp, #7
 800085a:	4809      	ldr	r0, [pc, #36]	@ (8000880 <GC9A01_write_command+0x60>)
	spi_dma_not_ready = 1;
 800085c:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800085e:	f00a f8a5 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000862:	7823      	ldrb	r3, [r4, #0]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d1fc      	bne.n	8000862 <GC9A01_write_command+0x42>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000868:	2201      	movs	r2, #1
 800086a:	4804      	ldr	r0, [pc, #16]	@ (800087c <GC9A01_write_command+0x5c>)
 800086c:	4611      	mov	r1, r2
 800086e:	f005 f8d1 	bl	8005a14 <HAL_GPIO_WritePin>
}
 8000872:	b002      	add	sp, #8
 8000874:	bd10      	pop	{r4, pc}
 8000876:	bf00      	nop
 8000878:	2400008c 	.word	0x2400008c
 800087c:	58020400 	.word	0x58020400
 8000880:	24000218 	.word	0x24000218

08000884 <GC9A01_init>:
void GC9A01_init(void) {
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	4cb7      	ldr	r4, [pc, #732]	@ (8000b64 <GC9A01_init+0x2e0>)
 8000888:	b082      	sub	sp, #8
	while(spi_dma_not_ready);
 800088a:	7823      	ldrb	r3, [r4, #0]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d1fc      	bne.n	800088a <GC9A01_init+0x6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000890:	2201      	movs	r2, #1
 8000892:	48b5      	ldr	r0, [pc, #724]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000894:	4611      	mov	r1, r2
 8000896:	f005 f8bd 	bl	8005a14 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800089a:	2005      	movs	r0, #5
 800089c:	f003 f8f4 	bl	8003a88 <HAL_Delay>
	while(spi_dma_not_ready);
 80008a0:	7823      	ldrb	r3, [r4, #0]
 80008a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d1fa      	bne.n	80008a0 <GC9A01_init+0x1c>
    	HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, RESET);
 80008aa:	48af      	ldr	r0, [pc, #700]	@ (8000b68 <GC9A01_init+0x2e4>)
 80008ac:	2104      	movs	r1, #4
 80008ae:	f005 f8b1 	bl	8005a14 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80008b2:	200a      	movs	r0, #10
 80008b4:	f003 f8e8 	bl	8003a88 <HAL_Delay>
	while(spi_dma_not_ready);
 80008b8:	7823      	ldrb	r3, [r4, #0]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d1fc      	bne.n	80008b8 <GC9A01_init+0x34>
        HAL_GPIO_WritePin(GC9A01_RST_GPIO_Port, GC9A01_RST_Pin, SET);
 80008be:	2201      	movs	r2, #1
 80008c0:	2104      	movs	r1, #4
 80008c2:	48a9      	ldr	r0, [pc, #676]	@ (8000b68 <GC9A01_init+0x2e4>)
 80008c4:	f005 f8a6 	bl	8005a14 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 80008c8:	2078      	movs	r0, #120	@ 0x78
 80008ca:	f003 f8dd 	bl	8003a88 <HAL_Delay>
    GC9A01_write_command(0xEF);
 80008ce:	20ef      	movs	r0, #239	@ 0xef
 80008d0:	f7ff ffa6 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_command(0xEB);
 80008d4:	20eb      	movs	r0, #235	@ 0xeb
 80008d6:	f7ff ffa3 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 80008da:	2314      	movs	r3, #20
 80008dc:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80008e0:	7823      	ldrb	r3, [r4, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d1fc      	bne.n	80008e0 <GC9A01_init+0x5c>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	2102      	movs	r1, #2
 80008ea:	489f      	ldr	r0, [pc, #636]	@ (8000b68 <GC9A01_init+0x2e4>)
 80008ec:	f005 f892 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80008f0:	7823      	ldrb	r3, [r4, #0]
 80008f2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d1fa      	bne.n	80008f0 <GC9A01_init+0x6c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80008fa:	2101      	movs	r1, #1
 80008fc:	489a      	ldr	r0, [pc, #616]	@ (8000b68 <GC9A01_init+0x2e4>)
 80008fe:	f005 f889 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000902:	7823      	ldrb	r3, [r4, #0]
 8000904:	2b00      	cmp	r3, #0
 8000906:	d1fc      	bne.n	8000902 <GC9A01_init+0x7e>
	spi_dma_not_ready = 1;
 8000908:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800090a:	f10d 0107 	add.w	r1, sp, #7
 800090e:	4897      	ldr	r0, [pc, #604]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 8000910:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000912:	f00a f84b 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000916:	7823      	ldrb	r3, [r4, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d1fc      	bne.n	8000916 <GC9A01_init+0x92>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800091c:	2201      	movs	r2, #1
 800091e:	4892      	ldr	r0, [pc, #584]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000920:	4611      	mov	r1, r2
 8000922:	f005 f877 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xFE);
 8000926:	20fe      	movs	r0, #254	@ 0xfe
 8000928:	f7ff ff7a 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 800092c:	20ef      	movs	r0, #239	@ 0xef
 800092e:	f7ff ff77 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_command(0xEB);
 8000932:	20eb      	movs	r0, #235	@ 0xeb
 8000934:	f7ff ff74 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 8000938:	2314      	movs	r3, #20
 800093a:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800093e:	7823      	ldrb	r3, [r4, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d1fc      	bne.n	800093e <GC9A01_init+0xba>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000944:	2201      	movs	r2, #1
 8000946:	2102      	movs	r1, #2
 8000948:	4887      	ldr	r0, [pc, #540]	@ (8000b68 <GC9A01_init+0x2e4>)
 800094a:	f005 f863 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800094e:	7823      	ldrb	r3, [r4, #0]
 8000950:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000954:	2b00      	cmp	r3, #0
 8000956:	d1fa      	bne.n	800094e <GC9A01_init+0xca>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000958:	2101      	movs	r1, #1
 800095a:	4883      	ldr	r0, [pc, #524]	@ (8000b68 <GC9A01_init+0x2e4>)
 800095c:	f005 f85a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000960:	7823      	ldrb	r3, [r4, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d1fc      	bne.n	8000960 <GC9A01_init+0xdc>
	spi_dma_not_ready = 1;
 8000966:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000968:	f10d 0107 	add.w	r1, sp, #7
 800096c:	487f      	ldr	r0, [pc, #508]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 800096e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000970:	f00a f81c 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000974:	7823      	ldrb	r3, [r4, #0]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d1fc      	bne.n	8000974 <GC9A01_init+0xf0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800097a:	2201      	movs	r2, #1
 800097c:	487a      	ldr	r0, [pc, #488]	@ (8000b68 <GC9A01_init+0x2e4>)
 800097e:	4611      	mov	r1, r2
 8000980:	f005 f848 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x84);
 8000984:	2084      	movs	r0, #132	@ 0x84
 8000986:	f7ff ff4b 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 800098a:	2340      	movs	r3, #64	@ 0x40
 800098c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000990:	7823      	ldrb	r3, [r4, #0]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d1fc      	bne.n	8000990 <GC9A01_init+0x10c>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000996:	2201      	movs	r2, #1
 8000998:	2102      	movs	r1, #2
 800099a:	4873      	ldr	r0, [pc, #460]	@ (8000b68 <GC9A01_init+0x2e4>)
 800099c:	f005 f83a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80009a0:	7823      	ldrb	r3, [r4, #0]
 80009a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1fa      	bne.n	80009a0 <GC9A01_init+0x11c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80009aa:	2101      	movs	r1, #1
 80009ac:	486e      	ldr	r0, [pc, #440]	@ (8000b68 <GC9A01_init+0x2e4>)
 80009ae:	f005 f831 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80009b2:	7823      	ldrb	r3, [r4, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1fc      	bne.n	80009b2 <GC9A01_init+0x12e>
	spi_dma_not_ready = 1;
 80009b8:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80009ba:	f10d 0107 	add.w	r1, sp, #7
 80009be:	486b      	ldr	r0, [pc, #428]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 80009c0:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80009c2:	f009 fff3 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80009c6:	7823      	ldrb	r3, [r4, #0]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1fc      	bne.n	80009c6 <GC9A01_init+0x142>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	4866      	ldr	r0, [pc, #408]	@ (8000b68 <GC9A01_init+0x2e4>)
 80009d0:	4611      	mov	r1, r2
 80009d2:	f005 f81f 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x85);
 80009d6:	2085      	movs	r0, #133	@ 0x85
 80009d8:	f7ff ff22 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80009dc:	23ff      	movs	r3, #255	@ 0xff
 80009de:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80009e2:	7823      	ldrb	r3, [r4, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d1fc      	bne.n	80009e2 <GC9A01_init+0x15e>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	2102      	movs	r1, #2
 80009ec:	485e      	ldr	r0, [pc, #376]	@ (8000b68 <GC9A01_init+0x2e4>)
 80009ee:	f005 f811 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80009f2:	7823      	ldrb	r3, [r4, #0]
 80009f4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d1fa      	bne.n	80009f2 <GC9A01_init+0x16e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80009fc:	2101      	movs	r1, #1
 80009fe:	485a      	ldr	r0, [pc, #360]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000a00:	f005 f808 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000a04:	7823      	ldrb	r3, [r4, #0]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1fc      	bne.n	8000a04 <GC9A01_init+0x180>
	spi_dma_not_ready = 1;
 8000a0a:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a0c:	f10d 0107 	add.w	r1, sp, #7
 8000a10:	4856      	ldr	r0, [pc, #344]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 8000a12:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a14:	f009 ffca 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000a18:	7823      	ldrb	r3, [r4, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d1fc      	bne.n	8000a18 <GC9A01_init+0x194>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	4851      	ldr	r0, [pc, #324]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000a22:	25ff      	movs	r5, #255	@ 0xff
 8000a24:	4611      	mov	r1, r2
 8000a26:	f004 fff5 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x86);
 8000a2a:	2086      	movs	r0, #134	@ 0x86
 8000a2c:	f7ff fef8 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 8000a30:	f10d 0007 	add.w	r0, sp, #7
 8000a34:	f88d 5007 	strb.w	r5, [sp, #7]
 8000a38:	f7ff fea0 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x87);
 8000a3c:	2087      	movs	r0, #135	@ 0x87
 8000a3e:	f7ff feef 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000a42:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8000a46:	7823      	ldrb	r3, [r4, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d1fc      	bne.n	8000a46 <GC9A01_init+0x1c2>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2102      	movs	r1, #2
 8000a50:	4845      	ldr	r0, [pc, #276]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000a52:	f004 ffdf 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000a56:	7823      	ldrb	r3, [r4, #0]
 8000a58:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d1fa      	bne.n	8000a56 <GC9A01_init+0x1d2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000a60:	2101      	movs	r1, #1
 8000a62:	4841      	ldr	r0, [pc, #260]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000a64:	f004 ffd6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000a68:	7823      	ldrb	r3, [r4, #0]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d1fc      	bne.n	8000a68 <GC9A01_init+0x1e4>
	spi_dma_not_ready = 1;
 8000a6e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a70:	f10d 0107 	add.w	r1, sp, #7
 8000a74:	483d      	ldr	r0, [pc, #244]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 8000a76:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000a78:	f009 ff98 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000a7c:	7823      	ldrb	r3, [r4, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d1fc      	bne.n	8000a7c <GC9A01_init+0x1f8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000a82:	2201      	movs	r2, #1
 8000a84:	4838      	ldr	r0, [pc, #224]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000a86:	4611      	mov	r1, r2
 8000a88:	f004 ffc4 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x88);
 8000a8c:	2088      	movs	r0, #136	@ 0x88
 8000a8e:	f7ff fec7 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 8000a92:	230a      	movs	r3, #10
 8000a94:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000a98:	7823      	ldrb	r3, [r4, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d1fc      	bne.n	8000a98 <GC9A01_init+0x214>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	4831      	ldr	r0, [pc, #196]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000aa4:	f004 ffb6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000aa8:	7823      	ldrb	r3, [r4, #0]
 8000aaa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d1fa      	bne.n	8000aa8 <GC9A01_init+0x224>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000ab2:	2101      	movs	r1, #1
 8000ab4:	482c      	ldr	r0, [pc, #176]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000ab6:	f004 ffad 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000aba:	7823      	ldrb	r3, [r4, #0]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d1fc      	bne.n	8000aba <GC9A01_init+0x236>
	spi_dma_not_ready = 1;
 8000ac0:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000ac2:	f10d 0107 	add.w	r1, sp, #7
 8000ac6:	4829      	ldr	r0, [pc, #164]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 8000ac8:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000aca:	f009 ff6f 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000ace:	7823      	ldrb	r3, [r4, #0]
 8000ad0:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d1fa      	bne.n	8000ace <GC9A01_init+0x24a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4823      	ldr	r0, [pc, #140]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000adc:	4611      	mov	r1, r2
 8000ade:	f004 ff99 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x89);
 8000ae2:	2089      	movs	r0, #137	@ 0x89
 8000ae4:	f7ff fe9c 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 8000ae8:	2321      	movs	r3, #33	@ 0x21
    GC9A01_write_data(&val, sizeof(val));
 8000aea:	f10d 0007 	add.w	r0, sp, #7
 8000aee:	f88d 3007 	strb.w	r3, [sp, #7]
 8000af2:	f7ff fe43 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x8A);
 8000af6:	208a      	movs	r0, #138	@ 0x8a
 8000af8:	f7ff fe92 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8000afc:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8000b00:	7823      	ldrb	r3, [r4, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1fc      	bne.n	8000b00 <GC9A01_init+0x27c>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000b06:	2201      	movs	r2, #1
 8000b08:	2102      	movs	r1, #2
 8000b0a:	4817      	ldr	r0, [pc, #92]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000b0c:	f004 ff82 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000b10:	7823      	ldrb	r3, [r4, #0]
 8000b12:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d1fa      	bne.n	8000b10 <GC9A01_init+0x28c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000b1a:	2101      	movs	r1, #1
 8000b1c:	4812      	ldr	r0, [pc, #72]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000b1e:	f004 ff79 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000b22:	7823      	ldrb	r3, [r4, #0]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d1fc      	bne.n	8000b22 <GC9A01_init+0x29e>
	spi_dma_not_ready = 1;
 8000b28:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000b2a:	f10d 0107 	add.w	r1, sp, #7
 8000b2e:	480f      	ldr	r0, [pc, #60]	@ (8000b6c <GC9A01_init+0x2e8>)
	spi_dma_not_ready = 1;
 8000b30:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000b32:	f009 ff3b 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000b36:	7823      	ldrb	r3, [r4, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d1fc      	bne.n	8000b36 <GC9A01_init+0x2b2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	480a      	ldr	r0, [pc, #40]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000b40:	4611      	mov	r1, r2
 8000b42:	f004 ff67 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x8B);
 8000b46:	208b      	movs	r0, #139	@ 0x8b
 8000b48:	f7ff fe6a 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 8000b4c:	2380      	movs	r3, #128	@ 0x80
 8000b4e:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000b52:	7823      	ldrb	r3, [r4, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d1fc      	bne.n	8000b52 <GC9A01_init+0x2ce>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2102      	movs	r1, #2
 8000b5c:	4802      	ldr	r0, [pc, #8]	@ (8000b68 <GC9A01_init+0x2e4>)
 8000b5e:	f004 ff59 	bl	8005a14 <HAL_GPIO_WritePin>
 8000b62:	e005      	b.n	8000b70 <GC9A01_init+0x2ec>
 8000b64:	2400008c 	.word	0x2400008c
 8000b68:	58020400 	.word	0x58020400
 8000b6c:	24000218 	.word	0x24000218
	while(spi_dma_not_ready);
 8000b70:	7823      	ldrb	r3, [r4, #0]
 8000b72:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d1fa      	bne.n	8000b70 <GC9A01_init+0x2ec>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	48bd      	ldr	r0, [pc, #756]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000b7e:	f004 ff49 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000b82:	7823      	ldrb	r3, [r4, #0]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d1fc      	bne.n	8000b82 <GC9A01_init+0x2fe>
	spi_dma_not_ready = 1;
 8000b88:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000b8a:	f10d 0107 	add.w	r1, sp, #7
 8000b8e:	48ba      	ldr	r0, [pc, #744]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000b90:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000b92:	f009 ff0b 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000b96:	7823      	ldrb	r3, [r4, #0]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d1fc      	bne.n	8000b96 <GC9A01_init+0x312>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	48b5      	ldr	r0, [pc, #724]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000ba0:	4611      	mov	r1, r2
 8000ba2:	f004 ff37 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x8C);
 8000ba6:	208c      	movs	r0, #140	@ 0x8c
 8000ba8:	f7ff fe3a 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000bac:	2301      	movs	r3, #1
 8000bae:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000bb2:	7823      	ldrb	r3, [r4, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1fc      	bne.n	8000bb2 <GC9A01_init+0x32e>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2102      	movs	r1, #2
 8000bbc:	48ad      	ldr	r0, [pc, #692]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000bbe:	f004 ff29 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000bc2:	7823      	ldrb	r3, [r4, #0]
 8000bc4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d1fa      	bne.n	8000bc2 <GC9A01_init+0x33e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000bcc:	2101      	movs	r1, #1
 8000bce:	48a9      	ldr	r0, [pc, #676]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000bd0:	f004 ff20 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000bd4:	7823      	ldrb	r3, [r4, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d1fc      	bne.n	8000bd4 <GC9A01_init+0x350>
	spi_dma_not_ready = 1;
 8000bda:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000bdc:	f10d 0107 	add.w	r1, sp, #7
 8000be0:	48a5      	ldr	r0, [pc, #660]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000be2:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000be4:	f009 fee2 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000be8:	7823      	ldrb	r3, [r4, #0]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1fc      	bne.n	8000be8 <GC9A01_init+0x364>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000bee:	2201      	movs	r2, #1
 8000bf0:	48a0      	ldr	r0, [pc, #640]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	f004 ff0e 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x8D);
 8000bf8:	208d      	movs	r0, #141	@ 0x8d
 8000bfa:	f7ff fe11 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8000bfe:	2301      	movs	r3, #1
 8000c00:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000c04:	7823      	ldrb	r3, [r4, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1fc      	bne.n	8000c04 <GC9A01_init+0x380>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	2102      	movs	r1, #2
 8000c0e:	4899      	ldr	r0, [pc, #612]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000c10:	f004 ff00 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000c14:	7823      	ldrb	r3, [r4, #0]
 8000c16:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d1fa      	bne.n	8000c14 <GC9A01_init+0x390>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000c1e:	2101      	movs	r1, #1
 8000c20:	4894      	ldr	r0, [pc, #592]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000c22:	f004 fef7 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000c26:	7823      	ldrb	r3, [r4, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d1fc      	bne.n	8000c26 <GC9A01_init+0x3a2>
	spi_dma_not_ready = 1;
 8000c2c:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c2e:	f10d 0107 	add.w	r1, sp, #7
 8000c32:	4891      	ldr	r0, [pc, #580]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000c34:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c36:	f009 feb9 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000c3a:	7823      	ldrb	r3, [r4, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d1fc      	bne.n	8000c3a <GC9A01_init+0x3b6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	488c      	ldr	r0, [pc, #560]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000c44:	25ff      	movs	r5, #255	@ 0xff
 8000c46:	4611      	mov	r1, r2
 8000c48:	f004 fee4 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x8E);
 8000c4c:	208e      	movs	r0, #142	@ 0x8e
 8000c4e:	f7ff fde7 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 8000c52:	f10d 0007 	add.w	r0, sp, #7
 8000c56:	f88d 5007 	strb.w	r5, [sp, #7]
 8000c5a:	f7ff fd8f 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x8F);
 8000c5e:	208f      	movs	r0, #143	@ 0x8f
 8000c60:	f7ff fdde 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8000c64:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8000c68:	7823      	ldrb	r3, [r4, #0]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1fc      	bne.n	8000c68 <GC9A01_init+0x3e4>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000c6e:	2201      	movs	r2, #1
 8000c70:	2102      	movs	r1, #2
 8000c72:	4880      	ldr	r0, [pc, #512]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000c74:	f004 fece 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000c78:	7823      	ldrb	r3, [r4, #0]
 8000c7a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d1fa      	bne.n	8000c78 <GC9A01_init+0x3f4>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000c82:	2101      	movs	r1, #1
 8000c84:	487b      	ldr	r0, [pc, #492]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000c86:	f004 fec5 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000c8a:	7823      	ldrb	r3, [r4, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d1fc      	bne.n	8000c8a <GC9A01_init+0x406>
	spi_dma_not_ready = 1;
 8000c90:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c92:	f10d 0107 	add.w	r1, sp, #7
 8000c96:	4878      	ldr	r0, [pc, #480]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000c98:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000c9a:	f009 fe87 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000c9e:	7823      	ldrb	r3, [r4, #0]
 8000ca0:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d1fa      	bne.n	8000c9e <GC9A01_init+0x41a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4872      	ldr	r0, [pc, #456]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000cac:	4611      	mov	r1, r2
 8000cae:	f004 feb1 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xB6);
 8000cb2:	20b6      	movs	r0, #182	@ 0xb6
 8000cb4:	f7ff fdb4 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 8000cb8:	f10d 0007 	add.w	r0, sp, #7
 8000cbc:	f88d 5007 	strb.w	r5, [sp, #7]
 8000cc0:	f7ff fd5c 	bl	800077c <GC9A01_write_data.constprop.0>
 8000cc4:	f10d 0007 	add.w	r0, sp, #7
 8000cc8:	f88d 5007 	strb.w	r5, [sp, #7]
 8000ccc:	f7ff fd56 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x36);
 8000cd0:	2036      	movs	r0, #54	@ 0x36
 8000cd2:	f7ff fda5 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 8000cd6:	2318      	movs	r3, #24
 8000cd8:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000cdc:	7823      	ldrb	r3, [r4, #0]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1fc      	bne.n	8000cdc <GC9A01_init+0x458>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	4863      	ldr	r0, [pc, #396]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000ce8:	f004 fe94 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000cec:	7823      	ldrb	r3, [r4, #0]
 8000cee:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d1fa      	bne.n	8000cec <GC9A01_init+0x468>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	485e      	ldr	r0, [pc, #376]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000cfa:	f004 fe8b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000cfe:	7823      	ldrb	r3, [r4, #0]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d1fc      	bne.n	8000cfe <GC9A01_init+0x47a>
	spi_dma_not_ready = 1;
 8000d04:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000d06:	f10d 0107 	add.w	r1, sp, #7
 8000d0a:	485b      	ldr	r0, [pc, #364]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000d0c:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000d0e:	f009 fe4d 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000d12:	7823      	ldrb	r3, [r4, #0]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d1fc      	bne.n	8000d12 <GC9A01_init+0x48e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	4856      	ldr	r0, [pc, #344]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000d1c:	2508      	movs	r5, #8
 8000d1e:	4611      	mov	r1, r2
 8000d20:	f004 fe78 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(COLOR_MODE);
 8000d24:	203a      	movs	r0, #58	@ 0x3a
 8000d26:	f7ff fd7b 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__16_BIT);
 8000d2a:	2305      	movs	r3, #5
    GC9A01_write_data(&val, sizeof(val));
 8000d2c:	f10d 0007 	add.w	r0, sp, #7
 8000d30:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d34:	f7ff fd22 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x90);
 8000d38:	2090      	movs	r0, #144	@ 0x90
 8000d3a:	f7ff fd71 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 8000d3e:	f10d 0007 	add.w	r0, sp, #7
 8000d42:	f88d 5007 	strb.w	r5, [sp, #7]
 8000d46:	f7ff fd19 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x08);
 8000d4a:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8000d4e:	7823      	ldrb	r3, [r4, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d1fc      	bne.n	8000d4e <GC9A01_init+0x4ca>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000d54:	2201      	movs	r2, #1
 8000d56:	2102      	movs	r1, #2
 8000d58:	4846      	ldr	r0, [pc, #280]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000d5a:	f004 fe5b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000d5e:	7823      	ldrb	r3, [r4, #0]
 8000d60:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d1fa      	bne.n	8000d5e <GC9A01_init+0x4da>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000d68:	2101      	movs	r1, #1
 8000d6a:	4842      	ldr	r0, [pc, #264]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000d6c:	f004 fe52 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000d70:	7823      	ldrb	r3, [r4, #0]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d1fc      	bne.n	8000d70 <GC9A01_init+0x4ec>
	spi_dma_not_ready = 1;
 8000d76:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000d78:	f10d 0107 	add.w	r1, sp, #7
 8000d7c:	483e      	ldr	r0, [pc, #248]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000d7e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000d80:	f009 fe14 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000d84:	7823      	ldrb	r3, [r4, #0]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d1fc      	bne.n	8000d84 <GC9A01_init+0x500>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	4839      	ldr	r0, [pc, #228]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000d8e:	2508      	movs	r5, #8
 8000d90:	4611      	mov	r1, r2
 8000d92:	f004 fe3f 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 8000d96:	f10d 0007 	add.w	r0, sp, #7
 8000d9a:	f88d 5007 	strb.w	r5, [sp, #7]
 8000d9e:	f7ff fced 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x08);
 8000da2:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8000da6:	7823      	ldrb	r3, [r4, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d1fc      	bne.n	8000da6 <GC9A01_init+0x522>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	2102      	movs	r1, #2
 8000db0:	4830      	ldr	r0, [pc, #192]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000db2:	f004 fe2f 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000db6:	7823      	ldrb	r3, [r4, #0]
 8000db8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d1fa      	bne.n	8000db6 <GC9A01_init+0x532>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	482c      	ldr	r0, [pc, #176]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000dc4:	f004 fe26 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000dc8:	7823      	ldrb	r3, [r4, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d1fc      	bne.n	8000dc8 <GC9A01_init+0x544>
	spi_dma_not_ready = 1;
 8000dce:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000dd0:	f10d 0107 	add.w	r1, sp, #7
 8000dd4:	4828      	ldr	r0, [pc, #160]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000dd6:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000dd8:	f009 fde8 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000ddc:	7823      	ldrb	r3, [r4, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1fc      	bne.n	8000ddc <GC9A01_init+0x558>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000de2:	2201      	movs	r2, #1
 8000de4:	4823      	ldr	r0, [pc, #140]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000de6:	4611      	mov	r1, r2
 8000de8:	f004 fe14 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xBD);
 8000dec:	20bd      	movs	r0, #189	@ 0xbd
 8000dee:	f7ff fd17 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 8000df2:	2306      	movs	r3, #6
 8000df4:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000df8:	7823      	ldrb	r3, [r4, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1fc      	bne.n	8000df8 <GC9A01_init+0x574>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2102      	movs	r1, #2
 8000e02:	481c      	ldr	r0, [pc, #112]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000e04:	f004 fe06 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000e08:	7823      	ldrb	r3, [r4, #0]
 8000e0a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d1fa      	bne.n	8000e08 <GC9A01_init+0x584>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000e12:	2101      	movs	r1, #1
 8000e14:	4817      	ldr	r0, [pc, #92]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000e16:	f004 fdfd 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000e1a:	7823      	ldrb	r3, [r4, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1fc      	bne.n	8000e1a <GC9A01_init+0x596>
	spi_dma_not_ready = 1;
 8000e20:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000e22:	f10d 0107 	add.w	r1, sp, #7
 8000e26:	4814      	ldr	r0, [pc, #80]	@ (8000e78 <GC9A01_init+0x5f4>)
	spi_dma_not_ready = 1;
 8000e28:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000e2a:	f009 fdbf 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000e2e:	7823      	ldrb	r3, [r4, #0]
 8000e30:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1fa      	bne.n	8000e2e <GC9A01_init+0x5aa>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	480e      	ldr	r0, [pc, #56]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000e3c:	4611      	mov	r1, r2
 8000e3e:	f004 fde9 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xBC);
 8000e42:	20bc      	movs	r0, #188	@ 0xbc
 8000e44:	f7ff fcec 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 8000e48:	f10d 0007 	add.w	r0, sp, #7
 8000e4c:	f88d 5007 	strb.w	r5, [sp, #7]
 8000e50:	f7ff fc94 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xFF);
 8000e54:	20ff      	movs	r0, #255	@ 0xff
 8000e56:	f7ff fce3 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 8000e5a:	2360      	movs	r3, #96	@ 0x60
 8000e5c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000e60:	7823      	ldrb	r3, [r4, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d1fc      	bne.n	8000e60 <GC9A01_init+0x5dc>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2102      	movs	r1, #2
 8000e6a:	4802      	ldr	r0, [pc, #8]	@ (8000e74 <GC9A01_init+0x5f0>)
 8000e6c:	f004 fdd2 	bl	8005a14 <HAL_GPIO_WritePin>
 8000e70:	e004      	b.n	8000e7c <GC9A01_init+0x5f8>
 8000e72:	bf00      	nop
 8000e74:	58020400 	.word	0x58020400
 8000e78:	24000218 	.word	0x24000218
	while(spi_dma_not_ready);
 8000e7c:	7823      	ldrb	r3, [r4, #0]
 8000e7e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d1fa      	bne.n	8000e7c <GC9A01_init+0x5f8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000e86:	2101      	movs	r1, #1
 8000e88:	48b9      	ldr	r0, [pc, #740]	@ (8001170 <GC9A01_init+0x8ec>)
 8000e8a:	f004 fdc3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000e8e:	7823      	ldrb	r3, [r4, #0]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d1fc      	bne.n	8000e8e <GC9A01_init+0x60a>
	spi_dma_not_ready = 1;
 8000e94:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000e96:	f10d 0107 	add.w	r1, sp, #7
 8000e9a:	48b6      	ldr	r0, [pc, #728]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 8000e9c:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000e9e:	f009 fd85 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000ea2:	7823      	ldrb	r3, [r4, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1fc      	bne.n	8000ea2 <GC9A01_init+0x61e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	48b1      	ldr	r0, [pc, #708]	@ (8001170 <GC9A01_init+0x8ec>)
 8000eac:	4611      	mov	r1, r2
 8000eae:	f004 fdb1 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x01);
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000eb8:	7823      	ldrb	r3, [r4, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d1fc      	bne.n	8000eb8 <GC9A01_init+0x634>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	48ab      	ldr	r0, [pc, #684]	@ (8001170 <GC9A01_init+0x8ec>)
 8000ec4:	f004 fda6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000ec8:	7823      	ldrb	r3, [r4, #0]
 8000eca:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d1fa      	bne.n	8000ec8 <GC9A01_init+0x644>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	48a6      	ldr	r0, [pc, #664]	@ (8001170 <GC9A01_init+0x8ec>)
 8000ed6:	f004 fd9d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000eda:	7823      	ldrb	r3, [r4, #0]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d1fc      	bne.n	8000eda <GC9A01_init+0x656>
	spi_dma_not_ready = 1;
 8000ee0:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000ee2:	f10d 0107 	add.w	r1, sp, #7
 8000ee6:	48a3      	ldr	r0, [pc, #652]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 8000ee8:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000eea:	f009 fd5f 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000eee:	7823      	ldrb	r3, [r4, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d1fc      	bne.n	8000eee <GC9A01_init+0x66a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	489e      	ldr	r0, [pc, #632]	@ (8001170 <GC9A01_init+0x8ec>)
 8000ef8:	4611      	mov	r1, r2
 8000efa:	f004 fd8b 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x04);
 8000efe:	2304      	movs	r3, #4
    GC9A01_write_data(&val, sizeof(val));
 8000f00:	f10d 0007 	add.w	r0, sp, #7
 8000f04:	f88d 3007 	strb.w	r3, [sp, #7]
 8000f08:	f7ff fc38 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xC3);
 8000f0c:	20c3      	movs	r0, #195	@ 0xc3
 8000f0e:	f7ff fc87 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8000f12:	2313      	movs	r3, #19
 8000f14:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000f18:	7823      	ldrb	r3, [r4, #0]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d1fc      	bne.n	8000f18 <GC9A01_init+0x694>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2102      	movs	r1, #2
 8000f22:	4893      	ldr	r0, [pc, #588]	@ (8001170 <GC9A01_init+0x8ec>)
 8000f24:	f004 fd76 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000f28:	7823      	ldrb	r3, [r4, #0]
 8000f2a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1fa      	bne.n	8000f28 <GC9A01_init+0x6a4>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000f32:	2101      	movs	r1, #1
 8000f34:	488e      	ldr	r0, [pc, #568]	@ (8001170 <GC9A01_init+0x8ec>)
 8000f36:	f004 fd6d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000f3a:	7823      	ldrb	r3, [r4, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1fc      	bne.n	8000f3a <GC9A01_init+0x6b6>
	spi_dma_not_ready = 1;
 8000f40:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000f42:	f10d 0107 	add.w	r1, sp, #7
 8000f46:	488b      	ldr	r0, [pc, #556]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 8000f48:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000f4a:	f009 fd2f 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000f4e:	7823      	ldrb	r3, [r4, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1fc      	bne.n	8000f4e <GC9A01_init+0x6ca>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	4886      	ldr	r0, [pc, #536]	@ (8001170 <GC9A01_init+0x8ec>)
 8000f58:	4611      	mov	r1, r2
 8000f5a:	f004 fd5b 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xC4);
 8000f5e:	20c4      	movs	r0, #196	@ 0xc4
 8000f60:	f7ff fc5e 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8000f64:	2313      	movs	r3, #19
 8000f66:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000f6a:	7823      	ldrb	r3, [r4, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1fc      	bne.n	8000f6a <GC9A01_init+0x6e6>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2102      	movs	r1, #2
 8000f74:	487e      	ldr	r0, [pc, #504]	@ (8001170 <GC9A01_init+0x8ec>)
 8000f76:	f004 fd4d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000f7a:	7823      	ldrb	r3, [r4, #0]
 8000f7c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1fa      	bne.n	8000f7a <GC9A01_init+0x6f6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000f84:	2101      	movs	r1, #1
 8000f86:	487a      	ldr	r0, [pc, #488]	@ (8001170 <GC9A01_init+0x8ec>)
 8000f88:	f004 fd44 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000f8c:	7823      	ldrb	r3, [r4, #0]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d1fc      	bne.n	8000f8c <GC9A01_init+0x708>
	spi_dma_not_ready = 1;
 8000f92:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000f94:	f10d 0107 	add.w	r1, sp, #7
 8000f98:	4876      	ldr	r0, [pc, #472]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 8000f9a:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000f9c:	f009 fd06 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8000fa0:	7823      	ldrb	r3, [r4, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d1fc      	bne.n	8000fa0 <GC9A01_init+0x71c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	4871      	ldr	r0, [pc, #452]	@ (8001170 <GC9A01_init+0x8ec>)
 8000faa:	4611      	mov	r1, r2
 8000fac:	f004 fd32 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xC9);
 8000fb0:	20c9      	movs	r0, #201	@ 0xc9
 8000fb2:	f7ff fc35 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x22);
 8000fb6:	2322      	movs	r3, #34	@ 0x22
    GC9A01_write_data(&val, sizeof(val));
 8000fb8:	f10d 0007 	add.w	r0, sp, #7
 8000fbc:	f88d 3007 	strb.w	r3, [sp, #7]
 8000fc0:	f7ff fbdc 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xBE);
 8000fc4:	20be      	movs	r0, #190	@ 0xbe
 8000fc6:	f7ff fc2b 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 8000fca:	2311      	movs	r3, #17
 8000fcc:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8000fd0:	7823      	ldrb	r3, [r4, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1fc      	bne.n	8000fd0 <GC9A01_init+0x74c>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	2102      	movs	r1, #2
 8000fda:	4865      	ldr	r0, [pc, #404]	@ (8001170 <GC9A01_init+0x8ec>)
 8000fdc:	f004 fd1a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000fe0:	7823      	ldrb	r3, [r4, #0]
 8000fe2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1fa      	bne.n	8000fe0 <GC9A01_init+0x75c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8000fea:	2101      	movs	r1, #1
 8000fec:	4860      	ldr	r0, [pc, #384]	@ (8001170 <GC9A01_init+0x8ec>)
 8000fee:	f004 fd11 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8000ff2:	7823      	ldrb	r3, [r4, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d1fc      	bne.n	8000ff2 <GC9A01_init+0x76e>
	spi_dma_not_ready = 1;
 8000ff8:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8000ffa:	f10d 0107 	add.w	r1, sp, #7
 8000ffe:	485d      	ldr	r0, [pc, #372]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 8001000:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001002:	f009 fcd3 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001006:	7823      	ldrb	r3, [r4, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1fc      	bne.n	8001006 <GC9A01_init+0x782>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800100c:	2201      	movs	r2, #1
 800100e:	4858      	ldr	r0, [pc, #352]	@ (8001170 <GC9A01_init+0x8ec>)
 8001010:	4611      	mov	r1, r2
 8001012:	f004 fcff 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xE1);
 8001016:	20e1      	movs	r0, #225	@ 0xe1
 8001018:	f7ff fc02 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 800101c:	2310      	movs	r3, #16
    GC9A01_write_data(&val, sizeof(val));
 800101e:	f10d 0007 	add.w	r0, sp, #7
 8001022:	f88d 3007 	strb.w	r3, [sp, #7]
 8001026:	f7ff fba9 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0E);
 800102a:	230e      	movs	r3, #14
 800102c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001030:	7823      	ldrb	r3, [r4, #0]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1fc      	bne.n	8001030 <GC9A01_init+0x7ac>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001036:	2201      	movs	r2, #1
 8001038:	2102      	movs	r1, #2
 800103a:	484d      	ldr	r0, [pc, #308]	@ (8001170 <GC9A01_init+0x8ec>)
 800103c:	f004 fcea 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001040:	7823      	ldrb	r3, [r4, #0]
 8001042:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1fa      	bne.n	8001040 <GC9A01_init+0x7bc>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800104a:	2101      	movs	r1, #1
 800104c:	4848      	ldr	r0, [pc, #288]	@ (8001170 <GC9A01_init+0x8ec>)
 800104e:	f004 fce1 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001052:	7823      	ldrb	r3, [r4, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1fc      	bne.n	8001052 <GC9A01_init+0x7ce>
	spi_dma_not_ready = 1;
 8001058:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800105a:	f10d 0107 	add.w	r1, sp, #7
 800105e:	4845      	ldr	r0, [pc, #276]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 8001060:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001062:	f009 fca3 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001066:	7823      	ldrb	r3, [r4, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1fc      	bne.n	8001066 <GC9A01_init+0x7e2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800106c:	2201      	movs	r2, #1
 800106e:	4840      	ldr	r0, [pc, #256]	@ (8001170 <GC9A01_init+0x8ec>)
 8001070:	4611      	mov	r1, r2
 8001072:	f004 fccf 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xDF);
 8001076:	20df      	movs	r0, #223	@ 0xdf
 8001078:	f7ff fbd2 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 800107c:	2321      	movs	r3, #33	@ 0x21
    GC9A01_write_data(&val, sizeof(val));
 800107e:	f10d 0007 	add.w	r0, sp, #7
 8001082:	f88d 3007 	strb.w	r3, [sp, #7]
 8001086:	f7ff fb79 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0c);
 800108a:	230c      	movs	r3, #12
    GC9A01_write_data(&val, sizeof(val));
 800108c:	f10d 0007 	add.w	r0, sp, #7
 8001090:	f88d 3007 	strb.w	r3, [sp, #7]
 8001094:	f7ff fb72 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x02);
 8001098:	2302      	movs	r3, #2
 800109a:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800109e:	7823      	ldrb	r3, [r4, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d1fc      	bne.n	800109e <GC9A01_init+0x81a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	2102      	movs	r1, #2
 80010a8:	4831      	ldr	r0, [pc, #196]	@ (8001170 <GC9A01_init+0x8ec>)
 80010aa:	f004 fcb3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80010ae:	7823      	ldrb	r3, [r4, #0]
 80010b0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1fa      	bne.n	80010ae <GC9A01_init+0x82a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80010b8:	2101      	movs	r1, #1
 80010ba:	482d      	ldr	r0, [pc, #180]	@ (8001170 <GC9A01_init+0x8ec>)
 80010bc:	f004 fcaa 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80010c0:	7823      	ldrb	r3, [r4, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1fc      	bne.n	80010c0 <GC9A01_init+0x83c>
	spi_dma_not_ready = 1;
 80010c6:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80010c8:	f10d 0107 	add.w	r1, sp, #7
 80010cc:	4829      	ldr	r0, [pc, #164]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 80010ce:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80010d0:	f009 fc6c 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80010d4:	7823      	ldrb	r3, [r4, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1fc      	bne.n	80010d4 <GC9A01_init+0x850>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80010da:	2201      	movs	r2, #1
 80010dc:	4824      	ldr	r0, [pc, #144]	@ (8001170 <GC9A01_init+0x8ec>)
 80010de:	4611      	mov	r1, r2
 80010e0:	f004 fc98 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xF0);
 80010e4:	20f0      	movs	r0, #240	@ 0xf0
 80010e6:	f7ff fb9b 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 80010ea:	2345      	movs	r3, #69	@ 0x45
    GC9A01_write_data(&val, sizeof(val));
 80010ec:	f10d 0007 	add.w	r0, sp, #7
 80010f0:	f88d 3007 	strb.w	r3, [sp, #7]
 80010f4:	f7ff fb42 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x09);
 80010f8:	2309      	movs	r3, #9
 80010fa:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80010fe:	7823      	ldrb	r3, [r4, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1fc      	bne.n	80010fe <GC9A01_init+0x87a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2102      	movs	r1, #2
 8001108:	4819      	ldr	r0, [pc, #100]	@ (8001170 <GC9A01_init+0x8ec>)
 800110a:	f004 fc83 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800110e:	7823      	ldrb	r3, [r4, #0]
 8001110:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1fa      	bne.n	800110e <GC9A01_init+0x88a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001118:	2101      	movs	r1, #1
 800111a:	4815      	ldr	r0, [pc, #84]	@ (8001170 <GC9A01_init+0x8ec>)
 800111c:	f004 fc7a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001120:	7823      	ldrb	r3, [r4, #0]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1fc      	bne.n	8001120 <GC9A01_init+0x89c>
	spi_dma_not_ready = 1;
 8001126:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001128:	f10d 0107 	add.w	r1, sp, #7
 800112c:	4811      	ldr	r0, [pc, #68]	@ (8001174 <GC9A01_init+0x8f0>)
	spi_dma_not_ready = 1;
 800112e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001130:	f009 fc3c 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001134:	7823      	ldrb	r3, [r4, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d1fc      	bne.n	8001134 <GC9A01_init+0x8b0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800113a:	2201      	movs	r2, #1
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <GC9A01_init+0x8ec>)
 800113e:	4611      	mov	r1, r2
 8001140:	f004 fc68 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x08);
 8001144:	2308      	movs	r3, #8
 8001146:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800114a:	7823      	ldrb	r3, [r4, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1fc      	bne.n	800114a <GC9A01_init+0x8c6>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001150:	2201      	movs	r2, #1
 8001152:	2102      	movs	r1, #2
 8001154:	4806      	ldr	r0, [pc, #24]	@ (8001170 <GC9A01_init+0x8ec>)
 8001156:	f004 fc5d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800115a:	7823      	ldrb	r3, [r4, #0]
 800115c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001160:	2b00      	cmp	r3, #0
 8001162:	d1fa      	bne.n	800115a <GC9A01_init+0x8d6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001164:	2101      	movs	r1, #1
 8001166:	4802      	ldr	r0, [pc, #8]	@ (8001170 <GC9A01_init+0x8ec>)
 8001168:	f004 fc54 	bl	8005a14 <HAL_GPIO_WritePin>
 800116c:	e004      	b.n	8001178 <GC9A01_init+0x8f4>
 800116e:	bf00      	nop
 8001170:	58020400 	.word	0x58020400
 8001174:	24000218 	.word	0x24000218
	while(spi_dma_not_ready);
 8001178:	7823      	ldrb	r3, [r4, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d1fc      	bne.n	8001178 <GC9A01_init+0x8f4>
	spi_dma_not_ready = 1;
 800117e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001180:	f10d 0107 	add.w	r1, sp, #7
 8001184:	48b3      	ldr	r0, [pc, #716]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 8001186:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001188:	f009 fc10 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800118c:	7823      	ldrb	r3, [r4, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1fc      	bne.n	800118c <GC9A01_init+0x908>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001192:	2201      	movs	r2, #1
 8001194:	48b0      	ldr	r0, [pc, #704]	@ (8001458 <GC9A01_init+0xbd4>)
 8001196:	4611      	mov	r1, r2
 8001198:	f004 fc3c 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x08);
 800119c:	2308      	movs	r3, #8
 800119e:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80011a2:	7823      	ldrb	r3, [r4, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1fc      	bne.n	80011a2 <GC9A01_init+0x91e>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	2102      	movs	r1, #2
 80011ac:	48aa      	ldr	r0, [pc, #680]	@ (8001458 <GC9A01_init+0xbd4>)
 80011ae:	f004 fc31 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80011b2:	7823      	ldrb	r3, [r4, #0]
 80011b4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1fa      	bne.n	80011b2 <GC9A01_init+0x92e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80011bc:	2101      	movs	r1, #1
 80011be:	48a6      	ldr	r0, [pc, #664]	@ (8001458 <GC9A01_init+0xbd4>)
 80011c0:	f004 fc28 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80011c4:	7823      	ldrb	r3, [r4, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d1fc      	bne.n	80011c4 <GC9A01_init+0x940>
	spi_dma_not_ready = 1;
 80011ca:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80011cc:	f10d 0107 	add.w	r1, sp, #7
 80011d0:	48a0      	ldr	r0, [pc, #640]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 80011d2:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80011d4:	f009 fbea 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80011d8:	7823      	ldrb	r3, [r4, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d1fc      	bne.n	80011d8 <GC9A01_init+0x954>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	489d      	ldr	r0, [pc, #628]	@ (8001458 <GC9A01_init+0xbd4>)
 80011e2:	4611      	mov	r1, r2
 80011e4:	f004 fc16 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x26);
 80011e8:	2326      	movs	r3, #38	@ 0x26
 80011ea:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80011ee:	7823      	ldrb	r3, [r4, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1fc      	bne.n	80011ee <GC9A01_init+0x96a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80011f4:	2201      	movs	r2, #1
 80011f6:	2102      	movs	r1, #2
 80011f8:	4897      	ldr	r0, [pc, #604]	@ (8001458 <GC9A01_init+0xbd4>)
 80011fa:	f004 fc0b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80011fe:	7823      	ldrb	r3, [r4, #0]
 8001200:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1fa      	bne.n	80011fe <GC9A01_init+0x97a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001208:	2101      	movs	r1, #1
 800120a:	4893      	ldr	r0, [pc, #588]	@ (8001458 <GC9A01_init+0xbd4>)
 800120c:	f004 fc02 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001210:	7823      	ldrb	r3, [r4, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d1fc      	bne.n	8001210 <GC9A01_init+0x98c>
	spi_dma_not_ready = 1;
 8001216:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001218:	f10d 0107 	add.w	r1, sp, #7
 800121c:	488d      	ldr	r0, [pc, #564]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 800121e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001220:	f009 fbc4 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001224:	7823      	ldrb	r3, [r4, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d1fc      	bne.n	8001224 <GC9A01_init+0x9a0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800122a:	2201      	movs	r2, #1
 800122c:	488a      	ldr	r0, [pc, #552]	@ (8001458 <GC9A01_init+0xbd4>)
 800122e:	4611      	mov	r1, r2
 8001230:	f004 fbf0 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x2A);
 8001234:	232a      	movs	r3, #42	@ 0x2a
 8001236:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800123a:	7823      	ldrb	r3, [r4, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d1fc      	bne.n	800123a <GC9A01_init+0x9b6>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001240:	2201      	movs	r2, #1
 8001242:	2102      	movs	r1, #2
 8001244:	4884      	ldr	r0, [pc, #528]	@ (8001458 <GC9A01_init+0xbd4>)
 8001246:	f004 fbe5 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800124a:	7823      	ldrb	r3, [r4, #0]
 800124c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1fa      	bne.n	800124a <GC9A01_init+0x9c6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001254:	2101      	movs	r1, #1
 8001256:	4880      	ldr	r0, [pc, #512]	@ (8001458 <GC9A01_init+0xbd4>)
 8001258:	f004 fbdc 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800125c:	7823      	ldrb	r3, [r4, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1fc      	bne.n	800125c <GC9A01_init+0x9d8>
	spi_dma_not_ready = 1;
 8001262:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001264:	f10d 0107 	add.w	r1, sp, #7
 8001268:	487a      	ldr	r0, [pc, #488]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 800126a:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800126c:	f009 fb9e 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001270:	7823      	ldrb	r3, [r4, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1fc      	bne.n	8001270 <GC9A01_init+0x9ec>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001276:	2201      	movs	r2, #1
 8001278:	4877      	ldr	r0, [pc, #476]	@ (8001458 <GC9A01_init+0xbd4>)
 800127a:	4611      	mov	r1, r2
 800127c:	f004 fbca 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xF1);
 8001280:	20f1      	movs	r0, #241	@ 0xf1
 8001282:	f7ff facd 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 8001286:	2343      	movs	r3, #67	@ 0x43
 8001288:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800128c:	7823      	ldrb	r3, [r4, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1fc      	bne.n	800128c <GC9A01_init+0xa08>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001292:	2201      	movs	r2, #1
 8001294:	2102      	movs	r1, #2
 8001296:	4870      	ldr	r0, [pc, #448]	@ (8001458 <GC9A01_init+0xbd4>)
 8001298:	f004 fbbc 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800129c:	7823      	ldrb	r3, [r4, #0]
 800129e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d1fa      	bne.n	800129c <GC9A01_init+0xa18>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80012a6:	2101      	movs	r1, #1
 80012a8:	486b      	ldr	r0, [pc, #428]	@ (8001458 <GC9A01_init+0xbd4>)
 80012aa:	f004 fbb3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80012ae:	7823      	ldrb	r3, [r4, #0]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1fc      	bne.n	80012ae <GC9A01_init+0xa2a>
	spi_dma_not_ready = 1;
 80012b4:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80012b6:	f10d 0107 	add.w	r1, sp, #7
 80012ba:	4866      	ldr	r0, [pc, #408]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 80012bc:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80012be:	f009 fb75 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80012c2:	7823      	ldrb	r3, [r4, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1fc      	bne.n	80012c2 <GC9A01_init+0xa3e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80012c8:	2201      	movs	r2, #1
 80012ca:	4863      	ldr	r0, [pc, #396]	@ (8001458 <GC9A01_init+0xbd4>)
 80012cc:	4611      	mov	r1, r2
 80012ce:	f004 fba1 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x70);
 80012d2:	2370      	movs	r3, #112	@ 0x70
 80012d4:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80012d8:	7823      	ldrb	r3, [r4, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d1fc      	bne.n	80012d8 <GC9A01_init+0xa54>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80012de:	2201      	movs	r2, #1
 80012e0:	2102      	movs	r1, #2
 80012e2:	485d      	ldr	r0, [pc, #372]	@ (8001458 <GC9A01_init+0xbd4>)
 80012e4:	f004 fb96 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80012e8:	7823      	ldrb	r3, [r4, #0]
 80012ea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d1fa      	bne.n	80012e8 <GC9A01_init+0xa64>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80012f2:	2101      	movs	r1, #1
 80012f4:	4858      	ldr	r0, [pc, #352]	@ (8001458 <GC9A01_init+0xbd4>)
 80012f6:	f004 fb8d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80012fa:	7823      	ldrb	r3, [r4, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1fc      	bne.n	80012fa <GC9A01_init+0xa76>
	spi_dma_not_ready = 1;
 8001300:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001302:	f10d 0107 	add.w	r1, sp, #7
 8001306:	4853      	ldr	r0, [pc, #332]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 8001308:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800130a:	f009 fb4f 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800130e:	7823      	ldrb	r3, [r4, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d1fc      	bne.n	800130e <GC9A01_init+0xa8a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001314:	2201      	movs	r2, #1
 8001316:	4850      	ldr	r0, [pc, #320]	@ (8001458 <GC9A01_init+0xbd4>)
 8001318:	4611      	mov	r1, r2
 800131a:	f004 fb7b 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x72);
 800131e:	2372      	movs	r3, #114	@ 0x72
 8001320:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001324:	7823      	ldrb	r3, [r4, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1fc      	bne.n	8001324 <GC9A01_init+0xaa0>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800132a:	2201      	movs	r2, #1
 800132c:	2102      	movs	r1, #2
 800132e:	484a      	ldr	r0, [pc, #296]	@ (8001458 <GC9A01_init+0xbd4>)
 8001330:	f004 fb70 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001334:	7823      	ldrb	r3, [r4, #0]
 8001336:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1fa      	bne.n	8001334 <GC9A01_init+0xab0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800133e:	2101      	movs	r1, #1
 8001340:	4845      	ldr	r0, [pc, #276]	@ (8001458 <GC9A01_init+0xbd4>)
 8001342:	f004 fb67 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001346:	7823      	ldrb	r3, [r4, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1fc      	bne.n	8001346 <GC9A01_init+0xac2>
	spi_dma_not_ready = 1;
 800134c:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800134e:	f10d 0107 	add.w	r1, sp, #7
 8001352:	4840      	ldr	r0, [pc, #256]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 8001354:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001356:	f009 fb29 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800135a:	7823      	ldrb	r3, [r4, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1fc      	bne.n	800135a <GC9A01_init+0xad6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001360:	2201      	movs	r2, #1
 8001362:	483d      	ldr	r0, [pc, #244]	@ (8001458 <GC9A01_init+0xbd4>)
 8001364:	4611      	mov	r1, r2
 8001366:	f004 fb55 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x36);
 800136a:	2336      	movs	r3, #54	@ 0x36
 800136c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001370:	7823      	ldrb	r3, [r4, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d1fc      	bne.n	8001370 <GC9A01_init+0xaec>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001376:	2201      	movs	r2, #1
 8001378:	2102      	movs	r1, #2
 800137a:	4837      	ldr	r0, [pc, #220]	@ (8001458 <GC9A01_init+0xbd4>)
 800137c:	f004 fb4a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001380:	7823      	ldrb	r3, [r4, #0]
 8001382:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1fa      	bne.n	8001380 <GC9A01_init+0xafc>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800138a:	2101      	movs	r1, #1
 800138c:	4832      	ldr	r0, [pc, #200]	@ (8001458 <GC9A01_init+0xbd4>)
 800138e:	f004 fb41 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001392:	7823      	ldrb	r3, [r4, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d1fc      	bne.n	8001392 <GC9A01_init+0xb0e>
	spi_dma_not_ready = 1;
 8001398:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800139a:	f10d 0107 	add.w	r1, sp, #7
 800139e:	482d      	ldr	r0, [pc, #180]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 80013a0:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80013a2:	f009 fb03 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80013a6:	7823      	ldrb	r3, [r4, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1fc      	bne.n	80013a6 <GC9A01_init+0xb22>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80013ac:	2201      	movs	r2, #1
 80013ae:	482a      	ldr	r0, [pc, #168]	@ (8001458 <GC9A01_init+0xbd4>)
 80013b0:	4611      	mov	r1, r2
 80013b2:	f004 fb2f 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x37);
 80013b6:	2337      	movs	r3, #55	@ 0x37
 80013b8:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80013bc:	7823      	ldrb	r3, [r4, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d1fc      	bne.n	80013bc <GC9A01_init+0xb38>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80013c2:	2201      	movs	r2, #1
 80013c4:	2102      	movs	r1, #2
 80013c6:	4824      	ldr	r0, [pc, #144]	@ (8001458 <GC9A01_init+0xbd4>)
 80013c8:	f004 fb24 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80013cc:	7823      	ldrb	r3, [r4, #0]
 80013ce:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d1fa      	bne.n	80013cc <GC9A01_init+0xb48>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80013d6:	2101      	movs	r1, #1
 80013d8:	481f      	ldr	r0, [pc, #124]	@ (8001458 <GC9A01_init+0xbd4>)
 80013da:	f004 fb1b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80013de:	7823      	ldrb	r3, [r4, #0]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1fc      	bne.n	80013de <GC9A01_init+0xb5a>
	spi_dma_not_ready = 1;
 80013e4:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80013e6:	f10d 0107 	add.w	r1, sp, #7
 80013ea:	481a      	ldr	r0, [pc, #104]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 80013ec:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80013ee:	f009 fadd 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80013f2:	7823      	ldrb	r3, [r4, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1fc      	bne.n	80013f2 <GC9A01_init+0xb6e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	4817      	ldr	r0, [pc, #92]	@ (8001458 <GC9A01_init+0xbd4>)
 80013fc:	4611      	mov	r1, r2
 80013fe:	f004 fb09 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x6F);
 8001402:	236f      	movs	r3, #111	@ 0x6f
 8001404:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001408:	7823      	ldrb	r3, [r4, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1fc      	bne.n	8001408 <GC9A01_init+0xb84>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800140e:	2201      	movs	r2, #1
 8001410:	2102      	movs	r1, #2
 8001412:	4811      	ldr	r0, [pc, #68]	@ (8001458 <GC9A01_init+0xbd4>)
 8001414:	f004 fafe 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001418:	7823      	ldrb	r3, [r4, #0]
 800141a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1fa      	bne.n	8001418 <GC9A01_init+0xb94>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001422:	2101      	movs	r1, #1
 8001424:	480c      	ldr	r0, [pc, #48]	@ (8001458 <GC9A01_init+0xbd4>)
 8001426:	f004 faf5 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800142a:	7823      	ldrb	r3, [r4, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d1fc      	bne.n	800142a <GC9A01_init+0xba6>
	spi_dma_not_ready = 1;
 8001430:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001432:	f10d 0107 	add.w	r1, sp, #7
 8001436:	4807      	ldr	r0, [pc, #28]	@ (8001454 <GC9A01_init+0xbd0>)
	spi_dma_not_ready = 1;
 8001438:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800143a:	f009 fab7 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800143e:	7823      	ldrb	r3, [r4, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1fc      	bne.n	800143e <GC9A01_init+0xbba>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001444:	2201      	movs	r2, #1
 8001446:	4804      	ldr	r0, [pc, #16]	@ (8001458 <GC9A01_init+0xbd4>)
 8001448:	4611      	mov	r1, r2
 800144a:	f004 fae3 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0xF2);
 800144e:	20f2      	movs	r0, #242	@ 0xf2
 8001450:	e004      	b.n	800145c <GC9A01_init+0xbd8>
 8001452:	bf00      	nop
 8001454:	24000218 	.word	0x24000218
 8001458:	58020400 	.word	0x58020400
 800145c:	f7ff f9e0 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8001460:	2345      	movs	r3, #69	@ 0x45
 8001462:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001466:	7823      	ldrb	r3, [r4, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d1fc      	bne.n	8001466 <GC9A01_init+0xbe2>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800146c:	2201      	movs	r2, #1
 800146e:	2102      	movs	r1, #2
 8001470:	48ca      	ldr	r0, [pc, #808]	@ (800179c <GC9A01_init+0xf18>)
 8001472:	f004 facf 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001476:	7823      	ldrb	r3, [r4, #0]
 8001478:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1fa      	bne.n	8001476 <GC9A01_init+0xbf2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001480:	2101      	movs	r1, #1
 8001482:	48c6      	ldr	r0, [pc, #792]	@ (800179c <GC9A01_init+0xf18>)
 8001484:	f004 fac6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001488:	7823      	ldrb	r3, [r4, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1fc      	bne.n	8001488 <GC9A01_init+0xc04>
	spi_dma_not_ready = 1;
 800148e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001490:	f10d 0107 	add.w	r1, sp, #7
 8001494:	48c2      	ldr	r0, [pc, #776]	@ (80017a0 <GC9A01_init+0xf1c>)
	spi_dma_not_ready = 1;
 8001496:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001498:	f009 fa88 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800149c:	7823      	ldrb	r3, [r4, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1fc      	bne.n	800149c <GC9A01_init+0xc18>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	48bd      	ldr	r0, [pc, #756]	@ (800179c <GC9A01_init+0xf18>)
 80014a6:	4611      	mov	r1, r2
 80014a8:	f004 fab4 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x09);
 80014ac:	2309      	movs	r3, #9
 80014ae:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80014b2:	7823      	ldrb	r3, [r4, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1fc      	bne.n	80014b2 <GC9A01_init+0xc2e>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80014b8:	2201      	movs	r2, #1
 80014ba:	2102      	movs	r1, #2
 80014bc:	48b7      	ldr	r0, [pc, #732]	@ (800179c <GC9A01_init+0xf18>)
 80014be:	f004 faa9 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80014c2:	7823      	ldrb	r3, [r4, #0]
 80014c4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d1fa      	bne.n	80014c2 <GC9A01_init+0xc3e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80014cc:	2101      	movs	r1, #1
 80014ce:	48b3      	ldr	r0, [pc, #716]	@ (800179c <GC9A01_init+0xf18>)
 80014d0:	f004 faa0 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80014d4:	7823      	ldrb	r3, [r4, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1fc      	bne.n	80014d4 <GC9A01_init+0xc50>
	spi_dma_not_ready = 1;
 80014da:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80014dc:	f10d 0107 	add.w	r1, sp, #7
 80014e0:	48af      	ldr	r0, [pc, #700]	@ (80017a0 <GC9A01_init+0xf1c>)
	spi_dma_not_ready = 1;
 80014e2:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80014e4:	f009 fa62 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80014e8:	7823      	ldrb	r3, [r4, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1fc      	bne.n	80014e8 <GC9A01_init+0xc64>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80014ee:	2201      	movs	r2, #1
 80014f0:	48aa      	ldr	r0, [pc, #680]	@ (800179c <GC9A01_init+0xf18>)
 80014f2:	4611      	mov	r1, r2
 80014f4:	f004 fa8e 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x08);
 80014f8:	2308      	movs	r3, #8
 80014fa:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80014fe:	7823      	ldrb	r3, [r4, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d1fc      	bne.n	80014fe <GC9A01_init+0xc7a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001504:	2201      	movs	r2, #1
 8001506:	2102      	movs	r1, #2
 8001508:	48a4      	ldr	r0, [pc, #656]	@ (800179c <GC9A01_init+0xf18>)
 800150a:	f004 fa83 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800150e:	7823      	ldrb	r3, [r4, #0]
 8001510:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1fa      	bne.n	800150e <GC9A01_init+0xc8a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001518:	2101      	movs	r1, #1
 800151a:	48a0      	ldr	r0, [pc, #640]	@ (800179c <GC9A01_init+0xf18>)
 800151c:	f004 fa7a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001520:	7823      	ldrb	r3, [r4, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1fc      	bne.n	8001520 <GC9A01_init+0xc9c>
	spi_dma_not_ready = 1;
 8001526:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001528:	f10d 0107 	add.w	r1, sp, #7
 800152c:	489c      	ldr	r0, [pc, #624]	@ (80017a0 <GC9A01_init+0xf1c>)
	spi_dma_not_ready = 1;
 800152e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001530:	f009 fa3c 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001534:	7823      	ldrb	r3, [r4, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1fc      	bne.n	8001534 <GC9A01_init+0xcb0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800153a:	2201      	movs	r2, #1
 800153c:	4897      	ldr	r0, [pc, #604]	@ (800179c <GC9A01_init+0xf18>)
 800153e:	4611      	mov	r1, r2
 8001540:	f004 fa68 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x08);
 8001544:	2308      	movs	r3, #8
 8001546:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800154a:	7823      	ldrb	r3, [r4, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1fc      	bne.n	800154a <GC9A01_init+0xcc6>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001550:	2201      	movs	r2, #1
 8001552:	2102      	movs	r1, #2
 8001554:	4891      	ldr	r0, [pc, #580]	@ (800179c <GC9A01_init+0xf18>)
 8001556:	f004 fa5d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800155a:	7823      	ldrb	r3, [r4, #0]
 800155c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1fa      	bne.n	800155a <GC9A01_init+0xcd6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001564:	2101      	movs	r1, #1
 8001566:	488d      	ldr	r0, [pc, #564]	@ (800179c <GC9A01_init+0xf18>)
 8001568:	f004 fa54 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800156c:	7823      	ldrb	r3, [r4, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1fc      	bne.n	800156c <GC9A01_init+0xce8>
	spi_dma_not_ready = 1;
 8001572:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001574:	f10d 0107 	add.w	r1, sp, #7
 8001578:	4889      	ldr	r0, [pc, #548]	@ (80017a0 <GC9A01_init+0xf1c>)
	spi_dma_not_ready = 1;
 800157a:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800157c:	f009 fa16 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001580:	7823      	ldrb	r3, [r4, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d1fc      	bne.n	8001580 <GC9A01_init+0xcfc>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001586:	2201      	movs	r2, #1
 8001588:	4884      	ldr	r0, [pc, #528]	@ (800179c <GC9A01_init+0xf18>)
 800158a:	4611      	mov	r1, r2
 800158c:	f004 fa42 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x26);
 8001590:	2326      	movs	r3, #38	@ 0x26
    GC9A01_write_data(&val, sizeof(val));
 8001592:	f10d 0007 	add.w	r0, sp, #7
 8001596:	f88d 3007 	strb.w	r3, [sp, #7]
 800159a:	f7ff f8ef 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x2A);
 800159e:	232a      	movs	r3, #42	@ 0x2a
    GC9A01_write_data(&val, sizeof(val));
 80015a0:	f10d 0007 	add.w	r0, sp, #7
 80015a4:	f88d 3007 	strb.w	r3, [sp, #7]
 80015a8:	f7ff f8e8 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xF3);
 80015ac:	20f3      	movs	r0, #243	@ 0xf3
 80015ae:	f7ff f937 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 80015b2:	2343      	movs	r3, #67	@ 0x43
 80015b4:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80015b8:	7823      	ldrb	r3, [r4, #0]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1fc      	bne.n	80015b8 <GC9A01_init+0xd34>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80015be:	2201      	movs	r2, #1
 80015c0:	2102      	movs	r1, #2
 80015c2:	4876      	ldr	r0, [pc, #472]	@ (800179c <GC9A01_init+0xf18>)
 80015c4:	f004 fa26 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80015c8:	7823      	ldrb	r3, [r4, #0]
 80015ca:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1fa      	bne.n	80015c8 <GC9A01_init+0xd44>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80015d2:	2101      	movs	r1, #1
 80015d4:	4871      	ldr	r0, [pc, #452]	@ (800179c <GC9A01_init+0xf18>)
 80015d6:	f004 fa1d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80015da:	7823      	ldrb	r3, [r4, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d1fc      	bne.n	80015da <GC9A01_init+0xd56>
	spi_dma_not_ready = 1;
 80015e0:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80015e2:	f10d 0107 	add.w	r1, sp, #7
 80015e6:	486e      	ldr	r0, [pc, #440]	@ (80017a0 <GC9A01_init+0xf1c>)
	spi_dma_not_ready = 1;
 80015e8:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80015ea:	f009 f9df 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80015ee:	7823      	ldrb	r3, [r4, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d1fc      	bne.n	80015ee <GC9A01_init+0xd6a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80015f4:	2201      	movs	r2, #1
 80015f6:	4869      	ldr	r0, [pc, #420]	@ (800179c <GC9A01_init+0xf18>)
 80015f8:	2570      	movs	r5, #112	@ 0x70
 80015fa:	4611      	mov	r1, r2
 80015fc:	f004 fa0a 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 8001600:	f10d 0007 	add.w	r0, sp, #7
 8001604:	f88d 5007 	strb.w	r5, [sp, #7]
 8001608:	f7ff f8b8 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x72);
 800160c:	2372      	movs	r3, #114	@ 0x72
    GC9A01_write_data(&val, sizeof(val));
 800160e:	f10d 0007 	add.w	r0, sp, #7
 8001612:	f88d 3007 	strb.w	r3, [sp, #7]
 8001616:	f7ff f8b1 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x36);
 800161a:	2336      	movs	r3, #54	@ 0x36
    GC9A01_write_data(&val, sizeof(val));
 800161c:	f10d 0007 	add.w	r0, sp, #7
 8001620:	f88d 3007 	strb.w	r3, [sp, #7]
 8001624:	f7ff f8aa 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x37);
 8001628:	2337      	movs	r3, #55	@ 0x37
    GC9A01_write_data(&val, sizeof(val));
 800162a:	f10d 0007 	add.w	r0, sp, #7
 800162e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001632:	f7ff f8a3 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x6F);
 8001636:	236f      	movs	r3, #111	@ 0x6f
    GC9A01_write_data(&val, sizeof(val));
 8001638:	f10d 0007 	add.w	r0, sp, #7
 800163c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001640:	f7ff f89c 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xED);
 8001644:	20ed      	movs	r0, #237	@ 0xed
 8001646:	f7ff f8eb 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 800164a:	231b      	movs	r3, #27
    GC9A01_write_data(&val, sizeof(val));
 800164c:	f10d 0007 	add.w	r0, sp, #7
 8001650:	f88d 3007 	strb.w	r3, [sp, #7]
 8001654:	f7ff f892 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0B);
 8001658:	230b      	movs	r3, #11
    GC9A01_write_data(&val, sizeof(val));
 800165a:	f10d 0007 	add.w	r0, sp, #7
 800165e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001662:	f7ff f88b 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xAE);
 8001666:	20ae      	movs	r0, #174	@ 0xae
 8001668:	f7ff f8da 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 800166c:	2377      	movs	r3, #119	@ 0x77
    GC9A01_write_data(&val, sizeof(val));
 800166e:	f10d 0007 	add.w	r0, sp, #7
 8001672:	f88d 3007 	strb.w	r3, [sp, #7]
 8001676:	f7ff f881 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xCD);
 800167a:	20cd      	movs	r0, #205	@ 0xcd
 800167c:	f7ff f8d0 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x63);
 8001680:	2363      	movs	r3, #99	@ 0x63
    GC9A01_write_data(&val, sizeof(val));
 8001682:	f10d 0007 	add.w	r0, sp, #7
 8001686:	f88d 3007 	strb.w	r3, [sp, #7]
 800168a:	f7ff f877 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x70);
 800168e:	4628      	mov	r0, r5
 8001690:	f7ff f8c6 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x07);
 8001694:	2307      	movs	r3, #7
 8001696:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800169a:	7823      	ldrb	r3, [r4, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1fc      	bne.n	800169a <GC9A01_init+0xe16>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80016a0:	2201      	movs	r2, #1
 80016a2:	2102      	movs	r1, #2
 80016a4:	483d      	ldr	r0, [pc, #244]	@ (800179c <GC9A01_init+0xf18>)
 80016a6:	f004 f9b5 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80016aa:	7823      	ldrb	r3, [r4, #0]
 80016ac:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1fa      	bne.n	80016aa <GC9A01_init+0xe26>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80016b4:	2101      	movs	r1, #1
 80016b6:	4839      	ldr	r0, [pc, #228]	@ (800179c <GC9A01_init+0xf18>)
 80016b8:	f004 f9ac 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80016bc:	7823      	ldrb	r3, [r4, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1fc      	bne.n	80016bc <GC9A01_init+0xe38>
	spi_dma_not_ready = 1;
 80016c2:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80016c4:	f10d 0107 	add.w	r1, sp, #7
 80016c8:	4835      	ldr	r0, [pc, #212]	@ (80017a0 <GC9A01_init+0xf1c>)
	spi_dma_not_ready = 1;
 80016ca:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80016cc:	f009 f96e 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80016d0:	7823      	ldrb	r3, [r4, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1fc      	bne.n	80016d0 <GC9A01_init+0xe4c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80016d6:	2201      	movs	r2, #1
 80016d8:	2507      	movs	r5, #7
 80016da:	4830      	ldr	r0, [pc, #192]	@ (800179c <GC9A01_init+0xf18>)
 80016dc:	4611      	mov	r1, r2
 80016de:	f004 f999 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 80016e2:	eb0d 0005 	add.w	r0, sp, r5
 80016e6:	f88d 5007 	strb.w	r5, [sp, #7]
 80016ea:	f7ff f847 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x04);
 80016ee:	2304      	movs	r3, #4
    GC9A01_write_data(&val, sizeof(val));
 80016f0:	eb0d 0005 	add.w	r0, sp, r5
 80016f4:	f88d 3007 	strb.w	r3, [sp, #7]
 80016f8:	f7ff f840 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0E);
 80016fc:	230e      	movs	r3, #14
    GC9A01_write_data(&val, sizeof(val));
 80016fe:	eb0d 0005 	add.w	r0, sp, r5
 8001702:	f88d 3007 	strb.w	r3, [sp, #7]
 8001706:	f7ff f839 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0F);
 800170a:	230f      	movs	r3, #15
    GC9A01_write_data(&val, sizeof(val));
 800170c:	eb0d 0005 	add.w	r0, sp, r5
 8001710:	f88d 3007 	strb.w	r3, [sp, #7]
 8001714:	f7ff f832 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x09);
 8001718:	2309      	movs	r3, #9
    GC9A01_write_data(&val, sizeof(val));
 800171a:	eb0d 0005 	add.w	r0, sp, r5
 800171e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001722:	f7ff f82b 	bl	800077c <GC9A01_write_data.constprop.0>
 8001726:	eb0d 0005 	add.w	r0, sp, r5
 800172a:	f88d 5007 	strb.w	r5, [sp, #7]
 800172e:	f7ff f825 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x08);
 8001732:	2308      	movs	r3, #8
    GC9A01_write_data(&val, sizeof(val));
 8001734:	eb0d 0005 	add.w	r0, sp, r5
 8001738:	f88d 3007 	strb.w	r3, [sp, #7]
 800173c:	f7ff f81e 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x03);
 8001740:	2303      	movs	r3, #3
    GC9A01_write_data(&val, sizeof(val));
 8001742:	eb0d 0005 	add.w	r0, sp, r5
 8001746:	f88d 3007 	strb.w	r3, [sp, #7]
 800174a:	f7ff f817 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0xE8);
 800174e:	20e8      	movs	r0, #232	@ 0xe8
 8001750:	f7ff f866 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 8001754:	2334      	movs	r3, #52	@ 0x34
    GC9A01_write_data(&val, sizeof(val));
 8001756:	eb0d 0005 	add.w	r0, sp, r5
 800175a:	f88d 3007 	strb.w	r3, [sp, #7]
 800175e:	f7ff f80d 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x62);
 8001762:	2062      	movs	r0, #98	@ 0x62
 8001764:	f7ff f85c 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 8001768:	2318      	movs	r3, #24
    GC9A01_write_data(&val, sizeof(val));
 800176a:	eb0d 0005 	add.w	r0, sp, r5
 800176e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001772:	f7ff f803 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0D);
 8001776:	230d      	movs	r3, #13
    GC9A01_write_data(&val, sizeof(val));
 8001778:	eb0d 0005 	add.w	r0, sp, r5
 800177c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001780:	f7fe fffc 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x71);
 8001784:	2371      	movs	r3, #113	@ 0x71
    GC9A01_write_data(&val, sizeof(val));
 8001786:	eb0d 0005 	add.w	r0, sp, r5
 800178a:	f88d 3007 	strb.w	r3, [sp, #7]
 800178e:	f7fe fff5 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0xED);
 8001792:	23ed      	movs	r3, #237	@ 0xed
 8001794:	f88d 3007 	strb.w	r3, [sp, #7]
 8001798:	e004      	b.n	80017a4 <GC9A01_init+0xf20>
 800179a:	bf00      	nop
 800179c:	58020400 	.word	0x58020400
 80017a0:	24000218 	.word	0x24000218
	while(spi_dma_not_ready);
 80017a4:	7823      	ldrb	r3, [r4, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1fc      	bne.n	80017a4 <GC9A01_init+0xf20>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80017aa:	2201      	movs	r2, #1
 80017ac:	2102      	movs	r1, #2
 80017ae:	48c3      	ldr	r0, [pc, #780]	@ (8001abc <GC9A01_init+0x1238>)
 80017b0:	f004 f930 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80017b4:	7823      	ldrb	r3, [r4, #0]
 80017b6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1fa      	bne.n	80017b4 <GC9A01_init+0xf30>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80017be:	2101      	movs	r1, #1
 80017c0:	48be      	ldr	r0, [pc, #760]	@ (8001abc <GC9A01_init+0x1238>)
 80017c2:	f004 f927 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80017c6:	7823      	ldrb	r3, [r4, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d1fc      	bne.n	80017c6 <GC9A01_init+0xf42>
	spi_dma_not_ready = 1;
 80017cc:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80017ce:	f10d 0107 	add.w	r1, sp, #7
 80017d2:	48bb      	ldr	r0, [pc, #748]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 80017d4:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80017d6:	f009 f8e9 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80017da:	7823      	ldrb	r3, [r4, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d1fc      	bne.n	80017da <GC9A01_init+0xf56>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80017e0:	2201      	movs	r2, #1
 80017e2:	2570      	movs	r5, #112	@ 0x70
 80017e4:	48b5      	ldr	r0, [pc, #724]	@ (8001abc <GC9A01_init+0x1238>)
 80017e6:	4611      	mov	r1, r2
 80017e8:	f004 f914 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 80017ec:	f10d 0007 	add.w	r0, sp, #7
 80017f0:	f88d 5007 	strb.w	r5, [sp, #7]
 80017f4:	f7fe ffc2 	bl	800077c <GC9A01_write_data.constprop.0>
 80017f8:	f10d 0007 	add.w	r0, sp, #7
 80017fc:	f88d 5007 	strb.w	r5, [sp, #7]
 8001800:	f7fe ffbc 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x18);
 8001804:	2318      	movs	r3, #24
    GC9A01_write_data(&val, sizeof(val));
 8001806:	f10d 0007 	add.w	r0, sp, #7
 800180a:	f88d 3007 	strb.w	r3, [sp, #7]
 800180e:	f7fe ffb5 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x0F);
 8001812:	230f      	movs	r3, #15
    GC9A01_write_data(&val, sizeof(val));
 8001814:	f10d 0007 	add.w	r0, sp, #7
 8001818:	f88d 3007 	strb.w	r3, [sp, #7]
 800181c:	f7fe ffae 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x71);
 8001820:	2371      	movs	r3, #113	@ 0x71
    GC9A01_write_data(&val, sizeof(val));
 8001822:	f10d 0007 	add.w	r0, sp, #7
 8001826:	f88d 3007 	strb.w	r3, [sp, #7]
 800182a:	f7fe ffa7 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0xEF);
 800182e:	23ef      	movs	r3, #239	@ 0xef
    GC9A01_write_data(&val, sizeof(val));
 8001830:	f10d 0007 	add.w	r0, sp, #7
 8001834:	f88d 3007 	strb.w	r3, [sp, #7]
 8001838:	f7fe ffa0 	bl	800077c <GC9A01_write_data.constprop.0>
 800183c:	f10d 0007 	add.w	r0, sp, #7
 8001840:	f88d 5007 	strb.w	r5, [sp, #7]
 8001844:	f7fe ff9a 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x70);
 8001848:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 800184c:	7823      	ldrb	r3, [r4, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1fc      	bne.n	800184c <GC9A01_init+0xfc8>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001852:	2201      	movs	r2, #1
 8001854:	2102      	movs	r1, #2
 8001856:	4899      	ldr	r0, [pc, #612]	@ (8001abc <GC9A01_init+0x1238>)
 8001858:	f004 f8dc 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800185c:	7823      	ldrb	r3, [r4, #0]
 800185e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1fa      	bne.n	800185c <GC9A01_init+0xfd8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001866:	2101      	movs	r1, #1
 8001868:	4894      	ldr	r0, [pc, #592]	@ (8001abc <GC9A01_init+0x1238>)
 800186a:	f004 f8d3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800186e:	7823      	ldrb	r3, [r4, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1fc      	bne.n	800186e <GC9A01_init+0xfea>
	spi_dma_not_ready = 1;
 8001874:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001876:	f10d 0107 	add.w	r1, sp, #7
 800187a:	4891      	ldr	r0, [pc, #580]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 800187c:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800187e:	f009 f895 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001882:	7823      	ldrb	r3, [r4, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1fc      	bne.n	8001882 <GC9A01_init+0xffe>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001888:	2201      	movs	r2, #1
 800188a:	488c      	ldr	r0, [pc, #560]	@ (8001abc <GC9A01_init+0x1238>)
 800188c:	2518      	movs	r5, #24
 800188e:	2670      	movs	r6, #112	@ 0x70
 8001890:	4611      	mov	r1, r2
 8001892:	f004 f8bf 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x63);
 8001896:	2063      	movs	r0, #99	@ 0x63
 8001898:	f7fe ffc2 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 800189c:	f10d 0007 	add.w	r0, sp, #7
 80018a0:	f88d 5007 	strb.w	r5, [sp, #7]
 80018a4:	f7fe ff6a 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x11);
 80018a8:	2311      	movs	r3, #17
    GC9A01_write_data(&val, sizeof(val));
 80018aa:	f10d 0007 	add.w	r0, sp, #7
 80018ae:	f88d 3007 	strb.w	r3, [sp, #7]
 80018b2:	f7fe ff63 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x71);
 80018b6:	2371      	movs	r3, #113	@ 0x71
    GC9A01_write_data(&val, sizeof(val));
 80018b8:	f10d 0007 	add.w	r0, sp, #7
 80018bc:	f88d 3007 	strb.w	r3, [sp, #7]
 80018c0:	f7fe ff5c 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0xF1);
 80018c4:	23f1      	movs	r3, #241	@ 0xf1
    GC9A01_write_data(&val, sizeof(val));
 80018c6:	f10d 0007 	add.w	r0, sp, #7
 80018ca:	f88d 3007 	strb.w	r3, [sp, #7]
 80018ce:	f7fe ff55 	bl	800077c <GC9A01_write_data.constprop.0>
 80018d2:	f10d 0007 	add.w	r0, sp, #7
 80018d6:	f88d 6007 	strb.w	r6, [sp, #7]
 80018da:	f7fe ff4f 	bl	800077c <GC9A01_write_data.constprop.0>
 80018de:	f10d 0007 	add.w	r0, sp, #7
 80018e2:	f88d 6007 	strb.w	r6, [sp, #7]
 80018e6:	f7fe ff49 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x18);
 80018ea:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 80018ee:	7823      	ldrb	r3, [r4, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1fc      	bne.n	80018ee <GC9A01_init+0x106a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80018f4:	2201      	movs	r2, #1
 80018f6:	2102      	movs	r1, #2
 80018f8:	4870      	ldr	r0, [pc, #448]	@ (8001abc <GC9A01_init+0x1238>)
 80018fa:	f004 f88b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80018fe:	7823      	ldrb	r3, [r4, #0]
 8001900:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1fa      	bne.n	80018fe <GC9A01_init+0x107a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001908:	2101      	movs	r1, #1
 800190a:	486c      	ldr	r0, [pc, #432]	@ (8001abc <GC9A01_init+0x1238>)
 800190c:	f004 f882 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001910:	7823      	ldrb	r3, [r4, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1fc      	bne.n	8001910 <GC9A01_init+0x108c>
	spi_dma_not_ready = 1;
 8001916:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001918:	f10d 0107 	add.w	r1, sp, #7
 800191c:	4868      	ldr	r0, [pc, #416]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 800191e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001920:	f009 f844 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001924:	7823      	ldrb	r3, [r4, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1fc      	bne.n	8001924 <GC9A01_init+0x10a0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800192a:	2201      	movs	r2, #1
 800192c:	4863      	ldr	r0, [pc, #396]	@ (8001abc <GC9A01_init+0x1238>)
 800192e:	4611      	mov	r1, r2
 8001930:	f004 f870 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x13);
 8001934:	2313      	movs	r3, #19
    GC9A01_write_data(&val, sizeof(val));
 8001936:	f10d 0007 	add.w	r0, sp, #7
 800193a:	f88d 3007 	strb.w	r3, [sp, #7]
 800193e:	f7fe ff1d 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x71);
 8001942:	2371      	movs	r3, #113	@ 0x71
 8001944:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001948:	7823      	ldrb	r3, [r4, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d1fc      	bne.n	8001948 <GC9A01_init+0x10c4>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800194e:	2201      	movs	r2, #1
 8001950:	2102      	movs	r1, #2
 8001952:	485a      	ldr	r0, [pc, #360]	@ (8001abc <GC9A01_init+0x1238>)
 8001954:	f004 f85e 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001958:	7823      	ldrb	r3, [r4, #0]
 800195a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1fa      	bne.n	8001958 <GC9A01_init+0x10d4>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001962:	2101      	movs	r1, #1
 8001964:	4855      	ldr	r0, [pc, #340]	@ (8001abc <GC9A01_init+0x1238>)
 8001966:	f004 f855 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800196a:	7823      	ldrb	r3, [r4, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1fc      	bne.n	800196a <GC9A01_init+0x10e6>
	spi_dma_not_ready = 1;
 8001970:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001972:	f10d 0107 	add.w	r1, sp, #7
 8001976:	4852      	ldr	r0, [pc, #328]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 8001978:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800197a:	f009 f817 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800197e:	7823      	ldrb	r3, [r4, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1fc      	bne.n	800197e <GC9A01_init+0x10fa>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001984:	2201      	movs	r2, #1
 8001986:	484d      	ldr	r0, [pc, #308]	@ (8001abc <GC9A01_init+0x1238>)
 8001988:	2570      	movs	r5, #112	@ 0x70
 800198a:	4611      	mov	r1, r2
 800198c:	f004 f842 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0xF3);
 8001990:	23f3      	movs	r3, #243	@ 0xf3
    GC9A01_write_data(&val, sizeof(val));
 8001992:	f10d 0007 	add.w	r0, sp, #7
 8001996:	f88d 3007 	strb.w	r3, [sp, #7]
 800199a:	f7fe feef 	bl	800077c <GC9A01_write_data.constprop.0>
 800199e:	f10d 0007 	add.w	r0, sp, #7
 80019a2:	f88d 5007 	strb.w	r5, [sp, #7]
 80019a6:	f7fe fee9 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x70);
 80019aa:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 80019ae:	7823      	ldrb	r3, [r4, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1fc      	bne.n	80019ae <GC9A01_init+0x112a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80019b4:	2201      	movs	r2, #1
 80019b6:	2102      	movs	r1, #2
 80019b8:	4840      	ldr	r0, [pc, #256]	@ (8001abc <GC9A01_init+0x1238>)
 80019ba:	f004 f82b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80019be:	7823      	ldrb	r3, [r4, #0]
 80019c0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1fa      	bne.n	80019be <GC9A01_init+0x113a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80019c8:	2101      	movs	r1, #1
 80019ca:	483c      	ldr	r0, [pc, #240]	@ (8001abc <GC9A01_init+0x1238>)
 80019cc:	f004 f822 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80019d0:	7823      	ldrb	r3, [r4, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1fc      	bne.n	80019d0 <GC9A01_init+0x114c>
	spi_dma_not_ready = 1;
 80019d6:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80019d8:	f10d 0107 	add.w	r1, sp, #7
 80019dc:	4838      	ldr	r0, [pc, #224]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 80019de:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80019e0:	f008 ffe4 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80019e4:	7823      	ldrb	r3, [r4, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1fc      	bne.n	80019e4 <GC9A01_init+0x1160>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80019ea:	2201      	movs	r2, #1
 80019ec:	4833      	ldr	r0, [pc, #204]	@ (8001abc <GC9A01_init+0x1238>)
 80019ee:	4611      	mov	r1, r2
 80019f0:	f004 f810 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x64);
 80019f4:	2064      	movs	r0, #100	@ 0x64
 80019f6:	f7fe ff13 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 80019fa:	2328      	movs	r3, #40	@ 0x28
 80019fc:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001a00:	7823      	ldrb	r3, [r4, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1fc      	bne.n	8001a00 <GC9A01_init+0x117c>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001a06:	2201      	movs	r2, #1
 8001a08:	2102      	movs	r1, #2
 8001a0a:	482c      	ldr	r0, [pc, #176]	@ (8001abc <GC9A01_init+0x1238>)
 8001a0c:	f004 f802 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001a10:	7823      	ldrb	r3, [r4, #0]
 8001a12:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d1fa      	bne.n	8001a10 <GC9A01_init+0x118c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	4827      	ldr	r0, [pc, #156]	@ (8001abc <GC9A01_init+0x1238>)
 8001a1e:	f003 fff9 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001a22:	7823      	ldrb	r3, [r4, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1fc      	bne.n	8001a22 <GC9A01_init+0x119e>
	spi_dma_not_ready = 1;
 8001a28:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001a2a:	f10d 0107 	add.w	r1, sp, #7
 8001a2e:	4824      	ldr	r0, [pc, #144]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 8001a30:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001a32:	f008 ffbb 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001a36:	7823      	ldrb	r3, [r4, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1fc      	bne.n	8001a36 <GC9A01_init+0x11b2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	481f      	ldr	r0, [pc, #124]	@ (8001abc <GC9A01_init+0x1238>)
 8001a40:	4611      	mov	r1, r2
 8001a42:	f003 ffe7 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x29);
 8001a46:	2329      	movs	r3, #41	@ 0x29
 8001a48:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001a4c:	7823      	ldrb	r3, [r4, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1fc      	bne.n	8001a4c <GC9A01_init+0x11c8>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001a52:	2201      	movs	r2, #1
 8001a54:	2102      	movs	r1, #2
 8001a56:	4819      	ldr	r0, [pc, #100]	@ (8001abc <GC9A01_init+0x1238>)
 8001a58:	f003 ffdc 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001a5c:	7823      	ldrb	r3, [r4, #0]
 8001a5e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1fa      	bne.n	8001a5c <GC9A01_init+0x11d8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001a66:	2101      	movs	r1, #1
 8001a68:	4814      	ldr	r0, [pc, #80]	@ (8001abc <GC9A01_init+0x1238>)
 8001a6a:	f003 ffd3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001a6e:	7823      	ldrb	r3, [r4, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1fc      	bne.n	8001a6e <GC9A01_init+0x11ea>
	spi_dma_not_ready = 1;
 8001a74:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001a76:	f10d 0107 	add.w	r1, sp, #7
 8001a7a:	4811      	ldr	r0, [pc, #68]	@ (8001ac0 <GC9A01_init+0x123c>)
	spi_dma_not_ready = 1;
 8001a7c:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001a7e:	f008 ff95 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001a82:	7823      	ldrb	r3, [r4, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1fc      	bne.n	8001a82 <GC9A01_init+0x11fe>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	480c      	ldr	r0, [pc, #48]	@ (8001abc <GC9A01_init+0x1238>)
 8001a8c:	4611      	mov	r1, r2
 8001a8e:	f003 ffc1 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0xF1);
 8001a92:	23f1      	movs	r3, #241	@ 0xf1
 8001a94:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001a98:	7823      	ldrb	r3, [r4, #0]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1fc      	bne.n	8001a98 <GC9A01_init+0x1214>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	2102      	movs	r1, #2
 8001aa2:	4806      	ldr	r0, [pc, #24]	@ (8001abc <GC9A01_init+0x1238>)
 8001aa4:	f003 ffb6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001aa8:	7823      	ldrb	r3, [r4, #0]
 8001aaa:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1fa      	bne.n	8001aa8 <GC9A01_init+0x1224>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	4801      	ldr	r0, [pc, #4]	@ (8001abc <GC9A01_init+0x1238>)
 8001ab6:	f003 ffad 	bl	8005a14 <HAL_GPIO_WritePin>
 8001aba:	e003      	b.n	8001ac4 <GC9A01_init+0x1240>
 8001abc:	58020400 	.word	0x58020400
 8001ac0:	24000218 	.word	0x24000218
	while(spi_dma_not_ready);
 8001ac4:	7823      	ldrb	r3, [r4, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1fc      	bne.n	8001ac4 <GC9A01_init+0x1240>
	spi_dma_not_ready = 1;
 8001aca:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001acc:	f10d 0107 	add.w	r1, sp, #7
 8001ad0:	48b9      	ldr	r0, [pc, #740]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001ad2:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001ad4:	f008 ff6a 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001ad8:	7823      	ldrb	r3, [r4, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1fc      	bne.n	8001ad8 <GC9A01_init+0x1254>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001ade:	2201      	movs	r2, #1
 8001ae0:	48b6      	ldr	r0, [pc, #728]	@ (8001dbc <GC9A01_init+0x1538>)
 8001ae2:	4611      	mov	r1, r2
 8001ae4:	f003 ff96 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x01);
 8001ae8:	2301      	movs	r3, #1
 8001aea:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001aee:	7823      	ldrb	r3, [r4, #0]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1fc      	bne.n	8001aee <GC9A01_init+0x126a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001af4:	2201      	movs	r2, #1
 8001af6:	2102      	movs	r1, #2
 8001af8:	48b0      	ldr	r0, [pc, #704]	@ (8001dbc <GC9A01_init+0x1538>)
 8001afa:	f003 ff8b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001afe:	7823      	ldrb	r3, [r4, #0]
 8001b00:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1fa      	bne.n	8001afe <GC9A01_init+0x127a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001b08:	2101      	movs	r1, #1
 8001b0a:	48ac      	ldr	r0, [pc, #688]	@ (8001dbc <GC9A01_init+0x1538>)
 8001b0c:	f003 ff82 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001b10:	7823      	ldrb	r3, [r4, #0]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d1fc      	bne.n	8001b10 <GC9A01_init+0x128c>
	spi_dma_not_ready = 1;
 8001b16:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001b18:	f10d 0107 	add.w	r1, sp, #7
 8001b1c:	48a6      	ldr	r0, [pc, #664]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001b1e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001b20:	f008 ff44 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001b24:	7823      	ldrb	r3, [r4, #0]
 8001b26:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1fa      	bne.n	8001b24 <GC9A01_init+0x12a0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001b2e:	2201      	movs	r2, #1
 8001b30:	48a2      	ldr	r0, [pc, #648]	@ (8001dbc <GC9A01_init+0x1538>)
 8001b32:	4611      	mov	r1, r2
 8001b34:	f003 ff6e 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0xF1);
 8001b38:	23f1      	movs	r3, #241	@ 0xf1
    GC9A01_write_data(&val, sizeof(val));
 8001b3a:	f10d 0007 	add.w	r0, sp, #7
 8001b3e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001b42:	f7fe fe1b 	bl	800077c <GC9A01_write_data.constprop.0>
 8001b46:	f10d 0007 	add.w	r0, sp, #7
 8001b4a:	f88d 5007 	strb.w	r5, [sp, #7]
 8001b4e:	f7fe fe15 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x07);
 8001b52:	2307      	movs	r3, #7
 8001b54:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001b58:	7823      	ldrb	r3, [r4, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1fc      	bne.n	8001b58 <GC9A01_init+0x12d4>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001b5e:	2201      	movs	r2, #1
 8001b60:	2102      	movs	r1, #2
 8001b62:	4896      	ldr	r0, [pc, #600]	@ (8001dbc <GC9A01_init+0x1538>)
 8001b64:	f003 ff56 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001b68:	7823      	ldrb	r3, [r4, #0]
 8001b6a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1fa      	bne.n	8001b68 <GC9A01_init+0x12e4>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001b72:	2101      	movs	r1, #1
 8001b74:	4891      	ldr	r0, [pc, #580]	@ (8001dbc <GC9A01_init+0x1538>)
 8001b76:	f003 ff4d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001b7a:	7823      	ldrb	r3, [r4, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1fc      	bne.n	8001b7a <GC9A01_init+0x12f6>
	spi_dma_not_ready = 1;
 8001b80:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001b82:	f10d 0107 	add.w	r1, sp, #7
 8001b86:	488c      	ldr	r0, [pc, #560]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001b88:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001b8a:	f008 ff0f 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001b8e:	7823      	ldrb	r3, [r4, #0]
 8001b90:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1fa      	bne.n	8001b8e <GC9A01_init+0x130a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4888      	ldr	r0, [pc, #544]	@ (8001dbc <GC9A01_init+0x1538>)
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	f003 ff39 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x66);
 8001ba2:	2066      	movs	r0, #102	@ 0x66
 8001ba4:	f7fe fe3c 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x3C);
 8001ba8:	233c      	movs	r3, #60	@ 0x3c
    GC9A01_write_data(&val, sizeof(val));
 8001baa:	f10d 0007 	add.w	r0, sp, #7
 8001bae:	f88d 3007 	strb.w	r3, [sp, #7]
 8001bb2:	f7fe fde3 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x00);
 8001bb6:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8001bba:	7823      	ldrb	r3, [r4, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1fc      	bne.n	8001bba <GC9A01_init+0x1336>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	487d      	ldr	r0, [pc, #500]	@ (8001dbc <GC9A01_init+0x1538>)
 8001bc6:	f003 ff25 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001bca:	7823      	ldrb	r3, [r4, #0]
 8001bcc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d1fa      	bne.n	8001bca <GC9A01_init+0x1346>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	4879      	ldr	r0, [pc, #484]	@ (8001dbc <GC9A01_init+0x1538>)
 8001bd8:	f003 ff1c 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001bdc:	7823      	ldrb	r3, [r4, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1fc      	bne.n	8001bdc <GC9A01_init+0x1358>
	spi_dma_not_ready = 1;
 8001be2:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001be4:	f10d 0107 	add.w	r1, sp, #7
 8001be8:	4873      	ldr	r0, [pc, #460]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001bea:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001bec:	f008 fede 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001bf0:	7823      	ldrb	r3, [r4, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1fc      	bne.n	8001bf0 <GC9A01_init+0x136c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	4870      	ldr	r0, [pc, #448]	@ (8001dbc <GC9A01_init+0x1538>)
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	f003 ff0a 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0xCD);
 8001c00:	23cd      	movs	r3, #205	@ 0xcd
 8001c02:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001c06:	7823      	ldrb	r3, [r4, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1fc      	bne.n	8001c06 <GC9A01_init+0x1382>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	2102      	movs	r1, #2
 8001c10:	486a      	ldr	r0, [pc, #424]	@ (8001dbc <GC9A01_init+0x1538>)
 8001c12:	f003 feff 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001c16:	7823      	ldrb	r3, [r4, #0]
 8001c18:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1fa      	bne.n	8001c16 <GC9A01_init+0x1392>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001c20:	2101      	movs	r1, #1
 8001c22:	4866      	ldr	r0, [pc, #408]	@ (8001dbc <GC9A01_init+0x1538>)
 8001c24:	f003 fef6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001c28:	7823      	ldrb	r3, [r4, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1fc      	bne.n	8001c28 <GC9A01_init+0x13a4>
	spi_dma_not_ready = 1;
 8001c2e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001c30:	f10d 0107 	add.w	r1, sp, #7
 8001c34:	4860      	ldr	r0, [pc, #384]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001c36:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001c38:	f008 feb8 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001c3c:	7823      	ldrb	r3, [r4, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d1fc      	bne.n	8001c3c <GC9A01_init+0x13b8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001c42:	2201      	movs	r2, #1
 8001c44:	485d      	ldr	r0, [pc, #372]	@ (8001dbc <GC9A01_init+0x1538>)
 8001c46:	4611      	mov	r1, r2
 8001c48:	f003 fee4 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x67);
 8001c4c:	2367      	movs	r3, #103	@ 0x67
 8001c4e:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001c52:	7823      	ldrb	r3, [r4, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d1fc      	bne.n	8001c52 <GC9A01_init+0x13ce>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2102      	movs	r1, #2
 8001c5c:	4857      	ldr	r0, [pc, #348]	@ (8001dbc <GC9A01_init+0x1538>)
 8001c5e:	f003 fed9 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001c62:	7823      	ldrb	r3, [r4, #0]
 8001c64:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1fa      	bne.n	8001c62 <GC9A01_init+0x13de>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001c6c:	2101      	movs	r1, #1
 8001c6e:	4853      	ldr	r0, [pc, #332]	@ (8001dbc <GC9A01_init+0x1538>)
 8001c70:	f003 fed0 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001c74:	7823      	ldrb	r3, [r4, #0]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1fc      	bne.n	8001c74 <GC9A01_init+0x13f0>
	spi_dma_not_ready = 1;
 8001c7a:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001c7c:	f10d 0107 	add.w	r1, sp, #7
 8001c80:	484d      	ldr	r0, [pc, #308]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001c82:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001c84:	f008 fe92 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001c88:	7823      	ldrb	r3, [r4, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1fc      	bne.n	8001c88 <GC9A01_init+0x1404>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001c8e:	2201      	movs	r2, #1
 8001c90:	484a      	ldr	r0, [pc, #296]	@ (8001dbc <GC9A01_init+0x1538>)
 8001c92:	2545      	movs	r5, #69	@ 0x45
 8001c94:	4611      	mov	r1, r2
 8001c96:	f003 febd 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 8001c9a:	f10d 0007 	add.w	r0, sp, #7
 8001c9e:	f88d 5007 	strb.w	r5, [sp, #7]
 8001ca2:	f7fe fd6b 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x45);
 8001ca6:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8001caa:	7823      	ldrb	r3, [r4, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1fc      	bne.n	8001caa <GC9A01_init+0x1426>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	4841      	ldr	r0, [pc, #260]	@ (8001dbc <GC9A01_init+0x1538>)
 8001cb6:	f003 fead 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001cba:	7823      	ldrb	r3, [r4, #0]
 8001cbc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1fa      	bne.n	8001cba <GC9A01_init+0x1436>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	483d      	ldr	r0, [pc, #244]	@ (8001dbc <GC9A01_init+0x1538>)
 8001cc8:	f003 fea4 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001ccc:	7823      	ldrb	r3, [r4, #0]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d1fc      	bne.n	8001ccc <GC9A01_init+0x1448>
	spi_dma_not_ready = 1;
 8001cd2:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001cd4:	f10d 0107 	add.w	r1, sp, #7
 8001cd8:	4837      	ldr	r0, [pc, #220]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001cda:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001cdc:	f008 fe66 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001ce0:	7823      	ldrb	r3, [r4, #0]
 8001ce2:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1fa      	bne.n	8001ce0 <GC9A01_init+0x145c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001cea:	2201      	movs	r2, #1
 8001cec:	4833      	ldr	r0, [pc, #204]	@ (8001dbc <GC9A01_init+0x1538>)
 8001cee:	4611      	mov	r1, r2
 8001cf0:	f003 fe90 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x10);
 8001cf4:	2310      	movs	r3, #16
    GC9A01_write_data(&val, sizeof(val));
 8001cf6:	f10d 0007 	add.w	r0, sp, #7
 8001cfa:	f88d 3007 	strb.w	r3, [sp, #7]
 8001cfe:	f7fe fd3d 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x00);
 8001d02:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8001d06:	7823      	ldrb	r3, [r4, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1fc      	bne.n	8001d06 <GC9A01_init+0x1482>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	2102      	movs	r1, #2
 8001d10:	482a      	ldr	r0, [pc, #168]	@ (8001dbc <GC9A01_init+0x1538>)
 8001d12:	f003 fe7f 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001d16:	7823      	ldrb	r3, [r4, #0]
 8001d18:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1fa      	bne.n	8001d16 <GC9A01_init+0x1492>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001d20:	2101      	movs	r1, #1
 8001d22:	4826      	ldr	r0, [pc, #152]	@ (8001dbc <GC9A01_init+0x1538>)
 8001d24:	f003 fe76 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001d28:	7823      	ldrb	r3, [r4, #0]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1fc      	bne.n	8001d28 <GC9A01_init+0x14a4>
	spi_dma_not_ready = 1;
 8001d2e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001d30:	f10d 0107 	add.w	r1, sp, #7
 8001d34:	4820      	ldr	r0, [pc, #128]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001d36:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001d38:	f008 fe38 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001d3c:	7823      	ldrb	r3, [r4, #0]
 8001d3e:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1fa      	bne.n	8001d3c <GC9A01_init+0x14b8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001d46:	2201      	movs	r2, #1
 8001d48:	481c      	ldr	r0, [pc, #112]	@ (8001dbc <GC9A01_init+0x1538>)
 8001d4a:	4611      	mov	r1, r2
 8001d4c:	f003 fe62 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 8001d50:	f10d 0007 	add.w	r0, sp, #7
 8001d54:	f88d 5007 	strb.w	r5, [sp, #7]
 8001d58:	f7fe fd10 	bl	800077c <GC9A01_write_data.constprop.0>
 8001d5c:	f10d 0007 	add.w	r0, sp, #7
 8001d60:	f88d 5007 	strb.w	r5, [sp, #7]
 8001d64:	f7fe fd0a 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x67);
 8001d68:	2067      	movs	r0, #103	@ 0x67
 8001d6a:	f7fe fd59 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_data(&val, sizeof(val));
 8001d6e:	f10d 0007 	add.w	r0, sp, #7
 8001d72:	f88d 5007 	strb.w	r5, [sp, #7]
 8001d76:	f7fe fd01 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x3C);
 8001d7a:	233c      	movs	r3, #60	@ 0x3c
 8001d7c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001d80:	7823      	ldrb	r3, [r4, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1fc      	bne.n	8001d80 <GC9A01_init+0x14fc>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001d86:	2201      	movs	r2, #1
 8001d88:	2102      	movs	r1, #2
 8001d8a:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <GC9A01_init+0x1538>)
 8001d8c:	f003 fe42 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001d90:	7823      	ldrb	r3, [r4, #0]
 8001d92:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1fa      	bne.n	8001d90 <GC9A01_init+0x150c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	4807      	ldr	r0, [pc, #28]	@ (8001dbc <GC9A01_init+0x1538>)
 8001d9e:	f003 fe39 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001da2:	7823      	ldrb	r3, [r4, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1fc      	bne.n	8001da2 <GC9A01_init+0x151e>
	spi_dma_not_ready = 1;
 8001da8:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001daa:	f10d 0107 	add.w	r1, sp, #7
 8001dae:	4802      	ldr	r0, [pc, #8]	@ (8001db8 <GC9A01_init+0x1534>)
	spi_dma_not_ready = 1;
 8001db0:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001db2:	f008 fdfb 	bl	800a9ac <HAL_SPI_Transmit_DMA>
 8001db6:	e003      	b.n	8001dc0 <GC9A01_init+0x153c>
 8001db8:	24000218 	.word	0x24000218
 8001dbc:	58020400 	.word	0x58020400
	while(spi_dma_not_ready);
 8001dc0:	7823      	ldrb	r3, [r4, #0]
 8001dc2:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d1fa      	bne.n	8001dc0 <GC9A01_init+0x153c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001dca:	2201      	movs	r2, #1
 8001dcc:	48b4      	ldr	r0, [pc, #720]	@ (80020a0 <GC9A01_init+0x181c>)
 8001dce:	4611      	mov	r1, r2
 8001dd0:	f003 fe20 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x00);
 8001dd4:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8001dd8:	7823      	ldrb	r3, [r4, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1fc      	bne.n	8001dd8 <GC9A01_init+0x1554>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001dde:	2201      	movs	r2, #1
 8001de0:	2102      	movs	r1, #2
 8001de2:	48af      	ldr	r0, [pc, #700]	@ (80020a0 <GC9A01_init+0x181c>)
 8001de4:	f003 fe16 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001de8:	7823      	ldrb	r3, [r4, #0]
 8001dea:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1fa      	bne.n	8001de8 <GC9A01_init+0x1564>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001df2:	2101      	movs	r1, #1
 8001df4:	48aa      	ldr	r0, [pc, #680]	@ (80020a0 <GC9A01_init+0x181c>)
 8001df6:	f003 fe0d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001dfa:	7823      	ldrb	r3, [r4, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1fc      	bne.n	8001dfa <GC9A01_init+0x1576>
	spi_dma_not_ready = 1;
 8001e00:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001e02:	f10d 0107 	add.w	r1, sp, #7
 8001e06:	48a7      	ldr	r0, [pc, #668]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001e08:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001e0a:	f008 fdcf 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001e0e:	7823      	ldrb	r3, [r4, #0]
 8001e10:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1fa      	bne.n	8001e0e <GC9A01_init+0x158a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001e18:	2201      	movs	r2, #1
 8001e1a:	48a1      	ldr	r0, [pc, #644]	@ (80020a0 <GC9A01_init+0x181c>)
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	f003 fdf9 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x00);
 8001e22:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8001e26:	7823      	ldrb	r3, [r4, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1fc      	bne.n	8001e26 <GC9A01_init+0x15a2>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	2102      	movs	r1, #2
 8001e30:	489b      	ldr	r0, [pc, #620]	@ (80020a0 <GC9A01_init+0x181c>)
 8001e32:	f003 fdef 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001e36:	7823      	ldrb	r3, [r4, #0]
 8001e38:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1fa      	bne.n	8001e36 <GC9A01_init+0x15b2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001e40:	2101      	movs	r1, #1
 8001e42:	4897      	ldr	r0, [pc, #604]	@ (80020a0 <GC9A01_init+0x181c>)
 8001e44:	f003 fde6 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001e48:	7823      	ldrb	r3, [r4, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1fc      	bne.n	8001e48 <GC9A01_init+0x15c4>
	spi_dma_not_ready = 1;
 8001e4e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001e50:	f10d 0107 	add.w	r1, sp, #7
 8001e54:	4893      	ldr	r0, [pc, #588]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001e56:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001e58:	f008 fda8 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001e5c:	7823      	ldrb	r3, [r4, #0]
 8001e5e:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1fa      	bne.n	8001e5c <GC9A01_init+0x15d8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001e66:	2201      	movs	r2, #1
 8001e68:	488d      	ldr	r0, [pc, #564]	@ (80020a0 <GC9A01_init+0x181c>)
 8001e6a:	4611      	mov	r1, r2
 8001e6c:	f003 fdd2 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x00);
 8001e70:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8001e74:	7823      	ldrb	r3, [r4, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1fc      	bne.n	8001e74 <GC9A01_init+0x15f0>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	2102      	movs	r1, #2
 8001e7e:	4888      	ldr	r0, [pc, #544]	@ (80020a0 <GC9A01_init+0x181c>)
 8001e80:	f003 fdc8 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001e84:	7823      	ldrb	r3, [r4, #0]
 8001e86:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1fa      	bne.n	8001e84 <GC9A01_init+0x1600>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001e8e:	2101      	movs	r1, #1
 8001e90:	4883      	ldr	r0, [pc, #524]	@ (80020a0 <GC9A01_init+0x181c>)
 8001e92:	f003 fdbf 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001e96:	7823      	ldrb	r3, [r4, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1fc      	bne.n	8001e96 <GC9A01_init+0x1612>
	spi_dma_not_ready = 1;
 8001e9c:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001e9e:	f10d 0107 	add.w	r1, sp, #7
 8001ea2:	4880      	ldr	r0, [pc, #512]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001ea4:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001ea6:	f008 fd81 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001eaa:	7823      	ldrb	r3, [r4, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1fc      	bne.n	8001eaa <GC9A01_init+0x1626>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	487b      	ldr	r0, [pc, #492]	@ (80020a0 <GC9A01_init+0x181c>)
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	f003 fdad 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x01);
 8001eba:	2301      	movs	r3, #1
    GC9A01_write_data(&val, sizeof(val));
 8001ebc:	f10d 0007 	add.w	r0, sp, #7
 8001ec0:	f88d 3007 	strb.w	r3, [sp, #7]
 8001ec4:	f7fe fc5a 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_byte(0x54);
 8001ec8:	2354      	movs	r3, #84	@ 0x54
 8001eca:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001ece:	7823      	ldrb	r3, [r4, #0]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1fc      	bne.n	8001ece <GC9A01_init+0x164a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	2102      	movs	r1, #2
 8001ed8:	4871      	ldr	r0, [pc, #452]	@ (80020a0 <GC9A01_init+0x181c>)
 8001eda:	f003 fd9b 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001ede:	7823      	ldrb	r3, [r4, #0]
 8001ee0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1fa      	bne.n	8001ede <GC9A01_init+0x165a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001ee8:	2101      	movs	r1, #1
 8001eea:	486d      	ldr	r0, [pc, #436]	@ (80020a0 <GC9A01_init+0x181c>)
 8001eec:	f003 fd92 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001ef0:	7823      	ldrb	r3, [r4, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1fc      	bne.n	8001ef0 <GC9A01_init+0x166c>
	spi_dma_not_ready = 1;
 8001ef6:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001ef8:	f10d 0107 	add.w	r1, sp, #7
 8001efc:	4869      	ldr	r0, [pc, #420]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001efe:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001f00:	f008 fd54 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001f04:	7823      	ldrb	r3, [r4, #0]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1fc      	bne.n	8001f04 <GC9A01_init+0x1680>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4864      	ldr	r0, [pc, #400]	@ (80020a0 <GC9A01_init+0x181c>)
 8001f0e:	4611      	mov	r1, r2
 8001f10:	f003 fd80 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x10);
 8001f14:	2310      	movs	r3, #16
 8001f16:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001f1a:	7823      	ldrb	r3, [r4, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1fc      	bne.n	8001f1a <GC9A01_init+0x1696>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001f20:	2201      	movs	r2, #1
 8001f22:	2102      	movs	r1, #2
 8001f24:	485e      	ldr	r0, [pc, #376]	@ (80020a0 <GC9A01_init+0x181c>)
 8001f26:	f003 fd75 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001f2a:	7823      	ldrb	r3, [r4, #0]
 8001f2c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1fa      	bne.n	8001f2a <GC9A01_init+0x16a6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001f34:	2101      	movs	r1, #1
 8001f36:	485a      	ldr	r0, [pc, #360]	@ (80020a0 <GC9A01_init+0x181c>)
 8001f38:	f003 fd6c 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001f3c:	7823      	ldrb	r3, [r4, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1fc      	bne.n	8001f3c <GC9A01_init+0x16b8>
	spi_dma_not_ready = 1;
 8001f42:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001f44:	f10d 0107 	add.w	r1, sp, #7
 8001f48:	4856      	ldr	r0, [pc, #344]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001f4a:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001f4c:	f008 fd2e 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001f50:	7823      	ldrb	r3, [r4, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1fc      	bne.n	8001f50 <GC9A01_init+0x16cc>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001f56:	2201      	movs	r2, #1
 8001f58:	4851      	ldr	r0, [pc, #324]	@ (80020a0 <GC9A01_init+0x181c>)
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	f003 fd5a 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x32);
 8001f60:	2332      	movs	r3, #50	@ 0x32
 8001f62:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001f66:	7823      	ldrb	r3, [r4, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d1fc      	bne.n	8001f66 <GC9A01_init+0x16e2>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	2102      	movs	r1, #2
 8001f70:	484b      	ldr	r0, [pc, #300]	@ (80020a0 <GC9A01_init+0x181c>)
 8001f72:	f003 fd4f 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001f76:	7823      	ldrb	r3, [r4, #0]
 8001f78:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1fa      	bne.n	8001f76 <GC9A01_init+0x16f2>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001f80:	2101      	movs	r1, #1
 8001f82:	4847      	ldr	r0, [pc, #284]	@ (80020a0 <GC9A01_init+0x181c>)
 8001f84:	f003 fd46 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001f88:	7823      	ldrb	r3, [r4, #0]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1fc      	bne.n	8001f88 <GC9A01_init+0x1704>
	spi_dma_not_ready = 1;
 8001f8e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001f90:	f10d 0107 	add.w	r1, sp, #7
 8001f94:	4843      	ldr	r0, [pc, #268]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001f96:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001f98:	f008 fd08 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001f9c:	7823      	ldrb	r3, [r4, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1fc      	bne.n	8001f9c <GC9A01_init+0x1718>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	483e      	ldr	r0, [pc, #248]	@ (80020a0 <GC9A01_init+0x181c>)
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	f003 fd34 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x98);
 8001fac:	2398      	movs	r3, #152	@ 0x98
 8001fae:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8001fb2:	7823      	ldrb	r3, [r4, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1fc      	bne.n	8001fb2 <GC9A01_init+0x172e>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	2102      	movs	r1, #2
 8001fbc:	4838      	ldr	r0, [pc, #224]	@ (80020a0 <GC9A01_init+0x181c>)
 8001fbe:	f003 fd29 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001fc2:	7823      	ldrb	r3, [r4, #0]
 8001fc4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d1fa      	bne.n	8001fc2 <GC9A01_init+0x173e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4834      	ldr	r0, [pc, #208]	@ (80020a0 <GC9A01_init+0x181c>)
 8001fd0:	f003 fd20 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8001fd4:	7823      	ldrb	r3, [r4, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1fc      	bne.n	8001fd4 <GC9A01_init+0x1750>
	spi_dma_not_ready = 1;
 8001fda:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001fdc:	f10d 0107 	add.w	r1, sp, #7
 8001fe0:	4830      	ldr	r0, [pc, #192]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8001fe2:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8001fe4:	f008 fce2 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8001fe8:	7823      	ldrb	r3, [r4, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1fc      	bne.n	8001fe8 <GC9A01_init+0x1764>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8001fee:	2201      	movs	r2, #1
 8001ff0:	482b      	ldr	r0, [pc, #172]	@ (80020a0 <GC9A01_init+0x181c>)
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	f003 fd0e 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x74);
 8001ff8:	2074      	movs	r0, #116	@ 0x74
 8001ffa:	f7fe fc11 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 8001ffe:	2310      	movs	r3, #16
 8002000:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8002004:	7823      	ldrb	r3, [r4, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1fc      	bne.n	8002004 <GC9A01_init+0x1780>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800200a:	2201      	movs	r2, #1
 800200c:	2102      	movs	r1, #2
 800200e:	4824      	ldr	r0, [pc, #144]	@ (80020a0 <GC9A01_init+0x181c>)
 8002010:	f003 fd00 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002014:	7823      	ldrb	r3, [r4, #0]
 8002016:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1fa      	bne.n	8002014 <GC9A01_init+0x1790>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800201e:	2101      	movs	r1, #1
 8002020:	481f      	ldr	r0, [pc, #124]	@ (80020a0 <GC9A01_init+0x181c>)
 8002022:	f003 fcf7 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002026:	7823      	ldrb	r3, [r4, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d1fc      	bne.n	8002026 <GC9A01_init+0x17a2>
	spi_dma_not_ready = 1;
 800202c:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800202e:	f10d 0107 	add.w	r1, sp, #7
 8002032:	481c      	ldr	r0, [pc, #112]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8002034:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002036:	f008 fcb9 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800203a:	7823      	ldrb	r3, [r4, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1fc      	bne.n	800203a <GC9A01_init+0x17b6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8002040:	2201      	movs	r2, #1
 8002042:	4817      	ldr	r0, [pc, #92]	@ (80020a0 <GC9A01_init+0x181c>)
 8002044:	4611      	mov	r1, r2
 8002046:	f003 fce5 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x85);
 800204a:	2385      	movs	r3, #133	@ 0x85
 800204c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8002050:	7823      	ldrb	r3, [r4, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1fc      	bne.n	8002050 <GC9A01_init+0x17cc>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8002056:	2201      	movs	r2, #1
 8002058:	2102      	movs	r1, #2
 800205a:	4811      	ldr	r0, [pc, #68]	@ (80020a0 <GC9A01_init+0x181c>)
 800205c:	f003 fcda 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002060:	7823      	ldrb	r3, [r4, #0]
 8002062:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1fa      	bne.n	8002060 <GC9A01_init+0x17dc>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800206a:	2101      	movs	r1, #1
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <GC9A01_init+0x181c>)
 800206e:	f003 fcd1 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002072:	7823      	ldrb	r3, [r4, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1fc      	bne.n	8002072 <GC9A01_init+0x17ee>
	spi_dma_not_ready = 1;
 8002078:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800207a:	f10d 0107 	add.w	r1, sp, #7
 800207e:	4809      	ldr	r0, [pc, #36]	@ (80020a4 <GC9A01_init+0x1820>)
	spi_dma_not_ready = 1;
 8002080:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002082:	f008 fc93 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8002086:	7823      	ldrb	r3, [r4, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1fc      	bne.n	8002086 <GC9A01_init+0x1802>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800208c:	2201      	movs	r2, #1
 800208e:	4804      	ldr	r0, [pc, #16]	@ (80020a0 <GC9A01_init+0x181c>)
 8002090:	4611      	mov	r1, r2
 8002092:	f003 fcbf 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x80);
 8002096:	2380      	movs	r3, #128	@ 0x80
 8002098:	f88d 3007 	strb.w	r3, [sp, #7]
 800209c:	e004      	b.n	80020a8 <GC9A01_init+0x1824>
 800209e:	bf00      	nop
 80020a0:	58020400 	.word	0x58020400
 80020a4:	24000218 	.word	0x24000218
	while(spi_dma_not_ready);
 80020a8:	7823      	ldrb	r3, [r4, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1fc      	bne.n	80020a8 <GC9A01_init+0x1824>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80020ae:	2201      	movs	r2, #1
 80020b0:	2102      	movs	r1, #2
 80020b2:	487f      	ldr	r0, [pc, #508]	@ (80022b0 <GC9A01_init+0x1a2c>)
 80020b4:	f003 fcae 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80020b8:	7823      	ldrb	r3, [r4, #0]
 80020ba:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1fa      	bne.n	80020b8 <GC9A01_init+0x1834>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80020c2:	2101      	movs	r1, #1
 80020c4:	487a      	ldr	r0, [pc, #488]	@ (80022b0 <GC9A01_init+0x1a2c>)
 80020c6:	f003 fca5 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80020ca:	7823      	ldrb	r3, [r4, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1fc      	bne.n	80020ca <GC9A01_init+0x1846>
	spi_dma_not_ready = 1;
 80020d0:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80020d2:	f10d 0107 	add.w	r1, sp, #7
 80020d6:	4877      	ldr	r0, [pc, #476]	@ (80022b4 <GC9A01_init+0x1a30>)
	spi_dma_not_ready = 1;
 80020d8:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80020da:	f008 fc67 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80020de:	7823      	ldrb	r3, [r4, #0]
 80020e0:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1fa      	bne.n	80020de <GC9A01_init+0x185a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80020e8:	2201      	movs	r2, #1
 80020ea:	4871      	ldr	r0, [pc, #452]	@ (80022b0 <GC9A01_init+0x1a2c>)
 80020ec:	4611      	mov	r1, r2
 80020ee:	f003 fc91 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x00);
 80020f2:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 80020f6:	7823      	ldrb	r3, [r4, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1fc      	bne.n	80020f6 <GC9A01_init+0x1872>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80020fc:	2201      	movs	r2, #1
 80020fe:	2102      	movs	r1, #2
 8002100:	486b      	ldr	r0, [pc, #428]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002102:	f003 fc87 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002106:	7823      	ldrb	r3, [r4, #0]
 8002108:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1fa      	bne.n	8002106 <GC9A01_init+0x1882>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8002110:	2101      	movs	r1, #1
 8002112:	4867      	ldr	r0, [pc, #412]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002114:	f003 fc7e 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002118:	7823      	ldrb	r3, [r4, #0]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1fc      	bne.n	8002118 <GC9A01_init+0x1894>
	spi_dma_not_ready = 1;
 800211e:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002120:	f10d 0107 	add.w	r1, sp, #7
 8002124:	4863      	ldr	r0, [pc, #396]	@ (80022b4 <GC9A01_init+0x1a30>)
	spi_dma_not_ready = 1;
 8002126:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002128:	f008 fc40 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800212c:	7823      	ldrb	r3, [r4, #0]
 800212e:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8002132:	2b00      	cmp	r3, #0
 8002134:	d1fa      	bne.n	800212c <GC9A01_init+0x18a8>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8002136:	2201      	movs	r2, #1
 8002138:	485d      	ldr	r0, [pc, #372]	@ (80022b0 <GC9A01_init+0x1a2c>)
 800213a:	4611      	mov	r1, r2
 800213c:	f003 fc6a 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x00);
 8002140:	f88d 5007 	strb.w	r5, [sp, #7]
	while(spi_dma_not_ready);
 8002144:	7823      	ldrb	r3, [r4, #0]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1fc      	bne.n	8002144 <GC9A01_init+0x18c0>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800214a:	2201      	movs	r2, #1
 800214c:	2102      	movs	r1, #2
 800214e:	4858      	ldr	r0, [pc, #352]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002150:	f003 fc60 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002154:	7823      	ldrb	r3, [r4, #0]
 8002156:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1fa      	bne.n	8002154 <GC9A01_init+0x18d0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800215e:	2101      	movs	r1, #1
 8002160:	4853      	ldr	r0, [pc, #332]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002162:	f003 fc57 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002166:	7823      	ldrb	r3, [r4, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1fc      	bne.n	8002166 <GC9A01_init+0x18e2>
	spi_dma_not_ready = 1;
 800216c:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800216e:	f10d 0107 	add.w	r1, sp, #7
 8002172:	4850      	ldr	r0, [pc, #320]	@ (80022b4 <GC9A01_init+0x1a30>)
	spi_dma_not_ready = 1;
 8002174:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002176:	f008 fc19 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800217a:	7823      	ldrb	r3, [r4, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d1fc      	bne.n	800217a <GC9A01_init+0x18f6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8002180:	2201      	movs	r2, #1
 8002182:	484b      	ldr	r0, [pc, #300]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002184:	4611      	mov	r1, r2
 8002186:	f003 fc45 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x4E);
 800218a:	234e      	movs	r3, #78	@ 0x4e
 800218c:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 8002190:	7823      	ldrb	r3, [r4, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1fc      	bne.n	8002190 <GC9A01_init+0x190c>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8002196:	2201      	movs	r2, #1
 8002198:	2102      	movs	r1, #2
 800219a:	4845      	ldr	r0, [pc, #276]	@ (80022b0 <GC9A01_init+0x1a2c>)
 800219c:	f003 fc3a 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80021a0:	7823      	ldrb	r3, [r4, #0]
 80021a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1fa      	bne.n	80021a0 <GC9A01_init+0x191c>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 80021aa:	2101      	movs	r1, #1
 80021ac:	4840      	ldr	r0, [pc, #256]	@ (80022b0 <GC9A01_init+0x1a2c>)
 80021ae:	f003 fc31 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 80021b2:	7823      	ldrb	r3, [r4, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1fc      	bne.n	80021b2 <GC9A01_init+0x192e>
	spi_dma_not_ready = 1;
 80021b8:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80021ba:	f10d 0107 	add.w	r1, sp, #7
 80021be:	483d      	ldr	r0, [pc, #244]	@ (80022b4 <GC9A01_init+0x1a30>)
	spi_dma_not_ready = 1;
 80021c0:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80021c2:	f008 fbf3 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 80021c6:	7823      	ldrb	r3, [r4, #0]
 80021c8:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1fa      	bne.n	80021c6 <GC9A01_init+0x1942>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 80021d0:	2201      	movs	r2, #1
 80021d2:	4837      	ldr	r0, [pc, #220]	@ (80022b0 <GC9A01_init+0x1a2c>)
 80021d4:	4611      	mov	r1, r2
 80021d6:	f003 fc1d 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_data(&val, sizeof(val));
 80021da:	f10d 0007 	add.w	r0, sp, #7
 80021de:	f88d 5007 	strb.w	r5, [sp, #7]
 80021e2:	f7fe facb 	bl	800077c <GC9A01_write_data.constprop.0>
    GC9A01_write_command(0x98);
 80021e6:	2098      	movs	r0, #152	@ 0x98
 80021e8:	f7fe fb1a 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 80021ec:	233e      	movs	r3, #62	@ 0x3e
 80021ee:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 80021f2:	7823      	ldrb	r3, [r4, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1fc      	bne.n	80021f2 <GC9A01_init+0x196e>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80021f8:	2201      	movs	r2, #1
 80021fa:	2102      	movs	r1, #2
 80021fc:	482c      	ldr	r0, [pc, #176]	@ (80022b0 <GC9A01_init+0x1a2c>)
 80021fe:	f003 fc09 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002202:	7823      	ldrb	r3, [r4, #0]
 8002204:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1fa      	bne.n	8002202 <GC9A01_init+0x197e>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800220c:	2101      	movs	r1, #1
 800220e:	4828      	ldr	r0, [pc, #160]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002210:	f003 fc00 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002214:	7823      	ldrb	r3, [r4, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1fc      	bne.n	8002214 <GC9A01_init+0x1990>
	spi_dma_not_ready = 1;
 800221a:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800221c:	f10d 0107 	add.w	r1, sp, #7
 8002220:	4824      	ldr	r0, [pc, #144]	@ (80022b4 <GC9A01_init+0x1a30>)
	spi_dma_not_ready = 1;
 8002222:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002224:	f008 fbc2 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8002228:	7823      	ldrb	r3, [r4, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1fc      	bne.n	8002228 <GC9A01_init+0x19a4>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800222e:	2201      	movs	r2, #1
 8002230:	481f      	ldr	r0, [pc, #124]	@ (80022b0 <GC9A01_init+0x1a2c>)
 8002232:	4611      	mov	r1, r2
 8002234:	f003 fbee 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_byte(0x07);
 8002238:	2307      	movs	r3, #7
 800223a:	f88d 3007 	strb.w	r3, [sp, #7]
	while(spi_dma_not_ready);
 800223e:	7823      	ldrb	r3, [r4, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1fc      	bne.n	800223e <GC9A01_init+0x19ba>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 8002244:	2201      	movs	r2, #1
 8002246:	2102      	movs	r1, #2
 8002248:	4819      	ldr	r0, [pc, #100]	@ (80022b0 <GC9A01_init+0x1a2c>)
 800224a:	f003 fbe3 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800224e:	7823      	ldrb	r3, [r4, #0]
 8002250:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1fa      	bne.n	800224e <GC9A01_init+0x19ca>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8002258:	2101      	movs	r1, #1
 800225a:	4815      	ldr	r0, [pc, #84]	@ (80022b0 <GC9A01_init+0x1a2c>)
 800225c:	f003 fbda 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002260:	7823      	ldrb	r3, [r4, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1fc      	bne.n	8002260 <GC9A01_init+0x19dc>
	spi_dma_not_ready = 1;
 8002266:	2201      	movs	r2, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002268:	f10d 0107 	add.w	r1, sp, #7
 800226c:	4811      	ldr	r0, [pc, #68]	@ (80022b4 <GC9A01_init+0x1a30>)
	spi_dma_not_ready = 1;
 800226e:	7022      	strb	r2, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002270:	f008 fb9c 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8002274:	7823      	ldrb	r3, [r4, #0]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1fc      	bne.n	8002274 <GC9A01_init+0x19f0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 800227a:	2201      	movs	r2, #1
 800227c:	480c      	ldr	r0, [pc, #48]	@ (80022b0 <GC9A01_init+0x1a2c>)
 800227e:	4611      	mov	r1, r2
 8002280:	f003 fbc8 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(0x35);
 8002284:	2035      	movs	r0, #53	@ 0x35
 8002286:	f7fe facb 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_command(0x21);
 800228a:	2021      	movs	r0, #33	@ 0x21
 800228c:	f7fe fac8 	bl	8000820 <GC9A01_write_command>
    GC9A01_write_command(0x11);
 8002290:	2011      	movs	r0, #17
 8002292:	f7fe fac5 	bl	8000820 <GC9A01_write_command>
    HAL_Delay(120);
 8002296:	2078      	movs	r0, #120	@ 0x78
 8002298:	f001 fbf6 	bl	8003a88 <HAL_Delay>
    GC9A01_write_command(0x29);
 800229c:	2029      	movs	r0, #41	@ 0x29
 800229e:	f7fe fabf 	bl	8000820 <GC9A01_write_command>
    HAL_Delay(20);
 80022a2:	2014      	movs	r0, #20
}
 80022a4:	b002      	add	sp, #8
 80022a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_Delay(20);
 80022aa:	f001 bbed 	b.w	8003a88 <HAL_Delay>
 80022ae:	bf00      	nop
 80022b0:	58020400 	.word	0x58020400
 80022b4:	24000218 	.word	0x24000218

080022b8 <GC9A01_set_frame>:
void GC9A01_set_frame(struct GC9A01_frame frame) {
 80022b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ba:	b085      	sub	sp, #20
 80022bc:	466b      	mov	r3, sp
 80022be:	e883 0003 	stmia.w	r3, {r0, r1}
 80022c2:	f8bd 4000 	ldrh.w	r4, [sp]
    GC9A01_write_command(COL_ADDR_SET);
 80022c6:	202a      	movs	r0, #42	@ 0x2a
 80022c8:	f8bd 5004 	ldrh.w	r5, [sp, #4]
 80022cc:	f8bd 7002 	ldrh.w	r7, [sp, #2]
 80022d0:	f8bd 6006 	ldrh.w	r6, [sp, #6]
 80022d4:	f7fe faa4 	bl	8000820 <GC9A01_write_command>
    data[0] = (frame.start.X >> 8) & 0xFF;
 80022d8:	0a22      	lsrs	r2, r4, #8
 80022da:	2300      	movs	r3, #0
 80022dc:	f362 0307 	bfi	r3, r2, #0, #8
    data[2] = (frame.end.X >> 8) & 0xFF;
 80022e0:	0a2a      	lsrs	r2, r5, #8
    data[0] = (frame.start.X >> 8) & 0xFF;
 80022e2:	f364 230f 	bfi	r3, r4, #8, #8
 80022e6:	4c2f      	ldr	r4, [pc, #188]	@ (80023a4 <GC9A01_set_frame+0xec>)
 80022e8:	f362 4317 	bfi	r3, r2, #16, #8
 80022ec:	f365 631f 	bfi	r3, r5, #24, #8
 80022f0:	9303      	str	r3, [sp, #12]
	while(spi_dma_not_ready);
 80022f2:	7823      	ldrb	r3, [r4, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1fc      	bne.n	80022f2 <GC9A01_set_frame+0x3a>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 80022f8:	2201      	movs	r2, #1
 80022fa:	2102      	movs	r1, #2
 80022fc:	482a      	ldr	r0, [pc, #168]	@ (80023a8 <GC9A01_set_frame+0xf0>)
 80022fe:	f003 fb89 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002302:	7823      	ldrb	r3, [r4, #0]
 8002304:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1fa      	bne.n	8002302 <GC9A01_set_frame+0x4a>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 800230c:	2101      	movs	r1, #1
 800230e:	4826      	ldr	r0, [pc, #152]	@ (80023a8 <GC9A01_set_frame+0xf0>)
 8002310:	f003 fb80 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002314:	7823      	ldrb	r3, [r4, #0]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1fc      	bne.n	8002314 <GC9A01_set_frame+0x5c>
	spi_dma_not_ready = 1;
 800231a:	2301      	movs	r3, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800231c:	2204      	movs	r2, #4
 800231e:	a903      	add	r1, sp, #12
 8002320:	4822      	ldr	r0, [pc, #136]	@ (80023ac <GC9A01_set_frame+0xf4>)
	spi_dma_not_ready = 1;
 8002322:	7023      	strb	r3, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002324:	f008 fb42 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 8002328:	7823      	ldrb	r3, [r4, #0]
 800232a:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1fa      	bne.n	8002328 <GC9A01_set_frame+0x70>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8002332:	2201      	movs	r2, #1
 8002334:	481c      	ldr	r0, [pc, #112]	@ (80023a8 <GC9A01_set_frame+0xf0>)
 8002336:	4611      	mov	r1, r2
 8002338:	f003 fb6c 	bl	8005a14 <HAL_GPIO_WritePin>
    GC9A01_write_command(ROW_ADDR_SET);
 800233c:	202b      	movs	r0, #43	@ 0x2b
 800233e:	f7fe fa6f 	bl	8000820 <GC9A01_write_command>
    data[0] = (frame.start.Y >> 8) & 0xFF;
 8002342:	0a3b      	lsrs	r3, r7, #8
 8002344:	f363 0507 	bfi	r5, r3, #0, #8
    data[2] = (frame.end.Y >> 8) & 0xFF;
 8002348:	0a33      	lsrs	r3, r6, #8
    data[0] = (frame.start.Y >> 8) & 0xFF;
 800234a:	f367 250f 	bfi	r5, r7, #8, #8
 800234e:	f363 4517 	bfi	r5, r3, #16, #8
 8002352:	f366 651f 	bfi	r5, r6, #24, #8
 8002356:	9503      	str	r5, [sp, #12]
	while(spi_dma_not_ready);
 8002358:	7823      	ldrb	r3, [r4, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1fc      	bne.n	8002358 <GC9A01_set_frame+0xa0>
        HAL_GPIO_WritePin(GC9A01_DC_GPIO_Port, GC9A01_DC_Pin, SET);
 800235e:	2201      	movs	r2, #1
 8002360:	2102      	movs	r1, #2
 8002362:	4811      	ldr	r0, [pc, #68]	@ (80023a8 <GC9A01_set_frame+0xf0>)
 8002364:	f003 fb56 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 8002368:	7823      	ldrb	r3, [r4, #0]
 800236a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1fa      	bne.n	8002368 <GC9A01_set_frame+0xb0>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, RESET);
 8002372:	2101      	movs	r1, #1
 8002374:	480c      	ldr	r0, [pc, #48]	@ (80023a8 <GC9A01_set_frame+0xf0>)
 8002376:	f003 fb4d 	bl	8005a14 <HAL_GPIO_WritePin>
	while(spi_dma_not_ready);
 800237a:	7823      	ldrb	r3, [r4, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1fc      	bne.n	800237a <GC9A01_set_frame+0xc2>
	spi_dma_not_ready = 1;
 8002380:	2301      	movs	r3, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 8002382:	2204      	movs	r2, #4
 8002384:	a903      	add	r1, sp, #12
 8002386:	4809      	ldr	r0, [pc, #36]	@ (80023ac <GC9A01_set_frame+0xf4>)
	spi_dma_not_ready = 1;
 8002388:	7023      	strb	r3, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 800238a:	f008 fb0f 	bl	800a9ac <HAL_SPI_Transmit_DMA>
	while(spi_dma_not_ready);
 800238e:	7823      	ldrb	r3, [r4, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1fc      	bne.n	800238e <GC9A01_set_frame+0xd6>
    	HAL_GPIO_WritePin(GC9A01_CS_GPIO_Port, GC9A01_CS_Pin, SET);
 8002394:	2201      	movs	r2, #1
 8002396:	4804      	ldr	r0, [pc, #16]	@ (80023a8 <GC9A01_set_frame+0xf0>)
 8002398:	4611      	mov	r1, r2
 800239a:	f003 fb3b 	bl	8005a14 <HAL_GPIO_WritePin>
}
 800239e:	b005      	add	sp, #20
 80023a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a2:	bf00      	nop
 80023a4:	2400008c 	.word	0x2400008c
 80023a8:	58020400 	.word	0x58020400
 80023ac:	24000218 	.word	0x24000218

080023b0 <GC9A01_sleep_mode>:
{
 80023b0:	b508      	push	{r3, lr}
	if(command)
 80023b2:	b138      	cbz	r0, 80023c4 <GC9A01_sleep_mode+0x14>
		GC9A01_write_command(SLEEP_MODE_ON);
 80023b4:	2010      	movs	r0, #16
 80023b6:	f7fe fa33 	bl	8000820 <GC9A01_write_command>
	HAL_Delay(120);
 80023ba:	2078      	movs	r0, #120	@ 0x78
}
 80023bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(120);
 80023c0:	f001 bb62 	b.w	8003a88 <HAL_Delay>
		GC9A01_write_command(SLEEP_MODE_OFF);
 80023c4:	2011      	movs	r0, #17
 80023c6:	f7fe fa2b 	bl	8000820 <GC9A01_write_command>
	HAL_Delay(120);
 80023ca:	2078      	movs	r0, #120	@ 0x78
}
 80023cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(120);
 80023d0:	f001 bb5a 	b.w	8003a88 <HAL_Delay>

080023d4 <GC9A01_spi_tx>:
{
 80023d4:	b510      	push	{r4, lr}
 80023d6:	460a      	mov	r2, r1
 80023d8:	4c07      	ldr	r4, [pc, #28]	@ (80023f8 <GC9A01_spi_tx+0x24>)
	while(spi_dma_not_ready);
 80023da:	7823      	ldrb	r3, [r4, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1fc      	bne.n	80023da <GC9A01_spi_tx+0x6>
	spi_dma_not_ready = 1;
 80023e0:	2301      	movs	r3, #1
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80023e2:	4601      	mov	r1, r0
 80023e4:	4805      	ldr	r0, [pc, #20]	@ (80023fc <GC9A01_spi_tx+0x28>)
	spi_dma_not_ready = 1;
 80023e6:	7023      	strb	r3, [r4, #0]
	ret = HAL_SPI_Transmit_DMA(&hspi1, data, size);
 80023e8:	f008 fae0 	bl	800a9ac <HAL_SPI_Transmit_DMA>
#endif

	if(ret != HAL_OK)
		return -1;

	return 1;
 80023ec:	2800      	cmp	r0, #0

}
 80023ee:	bf14      	ite	ne
 80023f0:	f04f 30ff 	movne.w	r0, #4294967295
 80023f4:	2001      	moveq	r0, #1
 80023f6:	bd10      	pop	{r4, pc}
 80023f8:	2400008c 	.word	0x2400008c
 80023fc:	24000218 	.word	0x24000218

08002400 <JPEG_Decode_DMA>:
  * @param  FrameSourceAddress    : video buffer address.
  * @param  DestAddress : YCbCr destination Frame Buffer Address.
  * @retval None
  */
int JPEG_Decode_DMA(JPEG_HandleTypeDef *hjpeg, uint32_t FrameSourceAddress ,uint32_t FrameSize, uint32_t DestAddress)
{
 8002400:	b570      	push	{r4, r5, r6, lr}
 8002402:	4616      	mov	r6, r2
 8002404:	b082      	sub	sp, #8
  Input_frameSize = FrameSize;

  Jpeg_HWDecodingEnd = 0;
  
  /* Start JPEG decoding with DMA method */
  if(HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT) != HAL_OK)
 8002406:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
  JPEGSourceAddress =  FrameSourceAddress ;
 800240a:	4d0a      	ldr	r5, [pc, #40]	@ (8002434 <JPEG_Decode_DMA+0x34>)
  Input_frameIndex=0;
 800240c:	2400      	movs	r4, #0
  if(HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT) != HAL_OK)
 800240e:	9200      	str	r2, [sp, #0]
  JPEGSourceAddress =  FrameSourceAddress ;
 8002410:	6029      	str	r1, [r5, #0]
  FrameBufferAddress = DestAddress;
 8002412:	4d09      	ldr	r5, [pc, #36]	@ (8002438 <JPEG_Decode_DMA+0x38>)
 8002414:	602b      	str	r3, [r5, #0]
  Input_frameIndex=0;
 8002416:	4d09      	ldr	r5, [pc, #36]	@ (800243c <JPEG_Decode_DMA+0x3c>)
 8002418:	602c      	str	r4, [r5, #0]
  Input_frameSize = FrameSize;
 800241a:	4d09      	ldr	r5, [pc, #36]	@ (8002440 <JPEG_Decode_DMA+0x40>)
 800241c:	602e      	str	r6, [r5, #0]
  Jpeg_HWDecodingEnd = 0;
 800241e:	4d09      	ldr	r5, [pc, #36]	@ (8002444 <JPEG_Decode_DMA+0x44>)
 8002420:	602c      	str	r4, [r5, #0]
  if(HAL_JPEG_Decode_DMA(hjpeg ,(uint8_t *)JPEGSourceAddress ,CHUNK_SIZE_IN ,(uint8_t *)FrameBufferAddress ,CHUNK_SIZE_OUT) != HAL_OK)
 8002422:	f003 ff45 	bl	80062b0 <HAL_JPEG_Decode_DMA>
	  return -1;
  
  
  return 1;
 8002426:	42a0      	cmp	r0, r4
  
}
 8002428:	bf14      	ite	ne
 800242a:	f04f 30ff 	movne.w	r0, #4294967295
 800242e:	2001      	moveq	r0, #1
 8002430:	b002      	add	sp, #8
 8002432:	bd70      	pop	{r4, r5, r6, pc}
 8002434:	24000098 	.word	0x24000098
 8002438:	2400009c 	.word	0x2400009c
 800243c:	24000090 	.word	0x24000090
 8002440:	24000094 	.word	0x24000094
 8002444:	240000a0 	.word	0x240000a0

08002448 <HAL_JPEG_InfoReadyCallback>:
  * @param pInfo: JPEG Info Struct pointer
  * @retval None
  */
void HAL_JPEG_InfoReadyCallback(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
{  
}
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop

0800244c <HAL_JPEG_GetDataCallback>:
  * @param hjpeg: JPEG handle pointer
  * @param NbDecodedData: Number of decoded (consumed) bytes from input buffer
  * @retval None
  */
void HAL_JPEG_GetDataCallback(JPEG_HandleTypeDef *hjpeg, uint32_t NbDecodedData)
{
 800244c:	b410      	push	{r4}
  uint32_t inDataLength; 
  Input_frameIndex += NbDecodedData;
 800244e:	4c0e      	ldr	r4, [pc, #56]	@ (8002488 <HAL_JPEG_GetDataCallback+0x3c>)
{
 8002450:	468c      	mov	ip, r1
  if( Input_frameIndex < Input_frameSize)
 8002452:	4a0e      	ldr	r2, [pc, #56]	@ (800248c <HAL_JPEG_GetDataCallback+0x40>)
  Input_frameIndex += NbDecodedData;
 8002454:	6823      	ldr	r3, [r4, #0]
  if( Input_frameIndex < Input_frameSize)
 8002456:	6812      	ldr	r2, [r2, #0]
  Input_frameIndex += NbDecodedData;
 8002458:	440b      	add	r3, r1
 800245a:	6023      	str	r3, [r4, #0]
  if( Input_frameIndex < Input_frameSize)
 800245c:	4293      	cmp	r3, r2
  {
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 800245e:	4c0c      	ldr	r4, [pc, #48]	@ (8002490 <HAL_JPEG_GetDataCallback+0x44>)
 8002460:	6821      	ldr	r1, [r4, #0]
  if( Input_frameIndex < Input_frameSize)
 8002462:	d20b      	bcs.n	800247c <HAL_JPEG_GetDataCallback+0x30>
    
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 8002464:	1ad2      	subs	r2, r2, r3
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 8002466:	4461      	add	r1, ip
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 8002468:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
   JPEGSourceAddress = JPEGSourceAddress + NbDecodedData;
 800246c:	6021      	str	r1, [r4, #0]
  {
    inDataLength = 0; 
  }
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
  
}
 800246e:	f85d 4b04 	ldr.w	r4, [sp], #4
    if((Input_frameSize - Input_frameIndex) >= CHUNK_SIZE_IN)
 8002472:	bf28      	it	cs
 8002474:	f44f 3280 	movcs.w	r2, #65536	@ 0x10000
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
 8002478:	f003 bf58 	b.w	800632c <HAL_JPEG_ConfigInputBuffer>
    inDataLength = 0; 
 800247c:	2200      	movs	r2, #0
}
 800247e:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_JPEG_ConfigInputBuffer(hjpeg,(uint8_t *)JPEGSourceAddress, inDataLength);    
 8002482:	f003 bf53 	b.w	800632c <HAL_JPEG_ConfigInputBuffer>
 8002486:	bf00      	nop
 8002488:	24000090 	.word	0x24000090
 800248c:	24000094 	.word	0x24000094
 8002490:	24000098 	.word	0x24000098

08002494 <HAL_JPEG_DataReadyCallback>:
  * @retval None
  */
void HAL_JPEG_DataReadyCallback (JPEG_HandleTypeDef *hjpeg, uint8_t *pDataOut, uint32_t OutDataLength)
{
  /* Update JPEG encoder output buffer address*/  
  FrameBufferAddress += OutDataLength;
 8002494:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <HAL_JPEG_DataReadyCallback+0x18>)
{
 8002496:	4611      	mov	r1, r2

  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT); 
 8002498:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
{
 800249c:	b410      	push	{r4}
  FrameBufferAddress += OutDataLength;
 800249e:	681c      	ldr	r4, [r3, #0]
 80024a0:	4421      	add	r1, r4
}
 80024a2:	f85d 4b04 	ldr.w	r4, [sp], #4
  FrameBufferAddress += OutDataLength;
 80024a6:	6019      	str	r1, [r3, #0]
  HAL_JPEG_ConfigOutputBuffer(hjpeg, (uint8_t *)FrameBufferAddress, CHUNK_SIZE_OUT); 
 80024a8:	f003 bf44 	b.w	8006334 <HAL_JPEG_ConfigOutputBuffer>
 80024ac:	2400009c 	.word	0x2400009c

080024b0 <HAL_JPEG_ErrorCallback>:
  * @param hjpeg: JPEG handle pointer
  * @retval None
  */
void HAL_JPEG_ErrorCallback(JPEG_HandleTypeDef *hjpeg)
{
  Error_Handler();
 80024b0:	f000 b9e2 	b.w	8002878 <Error_Handler>

080024b4 <HAL_JPEG_DecodeCpltCallback>:
  * @param hjpeg: JPEG handle pointer
  * @retval None
  */
void HAL_JPEG_DecodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
{    
  Jpeg_HWDecodingEnd = 1; 
 80024b4:	4b01      	ldr	r3, [pc, #4]	@ (80024bc <HAL_JPEG_DecodeCpltCallback+0x8>)
 80024b6:	2201      	movs	r2, #1
 80024b8:	601a      	str	r2, [r3, #0]
}
 80024ba:	4770      	bx	lr
 80024bc:	240000a0 	.word	0x240000a0

080024c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024c0:	b530      	push	{r4, r5, lr}
 80024c2:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024c4:	224c      	movs	r2, #76	@ 0x4c
 80024c6:	2100      	movs	r1, #0
 80024c8:	a80a      	add	r0, sp, #40	@ 0x28
 80024ca:	f00b fe9f 	bl	800e20c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024ce:	2220      	movs	r2, #32
 80024d0:	2100      	movs	r1, #0
 80024d2:	a802      	add	r0, sp, #8
 80024d4:	f00b fe9a 	bl	800e20c <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80024d8:	4b25      	ldr	r3, [pc, #148]	@ (8002570 <SystemClock_Config+0xb0>)
 80024da:	f04f 32ff 	mov.w	r2, #4294967295

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80024de:	2002      	movs	r0, #2
  RCC->CKGAENR = 0xFFFFFFFF;
 80024e0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80024e4:	f004 ff40 	bl	8007368 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80024e8:	4a22      	ldr	r2, [pc, #136]	@ (8002574 <SystemClock_Config+0xb4>)
 80024ea:	2300      	movs	r3, #0
 80024ec:	9301      	str	r3, [sp, #4]
 80024ee:	6993      	ldr	r3, [r2, #24]
 80024f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80024f4:	6193      	str	r3, [r2, #24]
 80024f6:	6993      	ldr	r3, [r2, #24]
 80024f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024fc:	9301      	str	r3, [sp, #4]
 80024fe:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002500:	6993      	ldr	r3, [r2, #24]
 8002502:	0499      	lsls	r1, r3, #18
 8002504:	d5fc      	bpl.n	8002500 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002506:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = 64;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002508:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800250a:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 800250c:	2106      	movs	r1, #6
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800250e:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8002510:	2540      	movs	r5, #64	@ 0x40
  RCC_OscInitStruct.HSEState = RCC_HSI_ON;
 8002512:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 6;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002514:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002516:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 23;
 8002518:	2204      	movs	r2, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE;
 800251a:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800251c:	9118      	str	r1, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800251e:	9417      	str	r4, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8002520:	950e      	str	r5, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002522:	9419      	str	r4, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002524:	e9cd 4313 	strd	r4, r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002528:	e9cd 331b 	strd	r3, r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 23;
 800252c:	2317      	movs	r3, #23
 800252e:	e9cd 2315 	strd	r2, r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002532:	230c      	movs	r3, #12
 8002534:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002536:	f004 ffad 	bl	8007494 <HAL_RCC_OscConfig>
 800253a:	4603      	mov	r3, r0
 800253c:	b108      	cbz	r0, 8002542 <SystemClock_Config+0x82>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800253e:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002540:	e7fe      	b.n	8002540 <SystemClock_Config+0x80>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002542:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002544:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002546:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002548:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800254a:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800254c:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800254e:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002550:	9509      	str	r5, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002552:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002554:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002558:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800255c:	e9cd 5307 	strd	r5, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002560:	f005 fb0a 	bl	8007b78 <HAL_RCC_ClockConfig>
 8002564:	b108      	cbz	r0, 800256a <SystemClock_Config+0xaa>
 8002566:	b672      	cpsid	i
  while (1)
 8002568:	e7fe      	b.n	8002568 <SystemClock_Config+0xa8>
}
 800256a:	b01f      	add	sp, #124	@ 0x7c
 800256c:	bd30      	pop	{r4, r5, pc}
 800256e:	bf00      	nop
 8002570:	58024400 	.word	0x58024400
 8002574:	58024800 	.word	0x58024800

08002578 <main>:
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002578:	4aaf      	ldr	r2, [pc, #700]	@ (8002838 <main+0x2c0>)
 800257a:	6953      	ldr	r3, [r2, #20]
 800257c:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08c      	sub	sp, #48	@ 0x30
 8002584:	d111      	bne.n	80025aa <main+0x32>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002586:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800258a:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800258e:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002592:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002596:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800259a:	6953      	ldr	r3, [r2, #20]
 800259c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80025a2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80025a6:	f3bf 8f6f 	isb	sy
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025aa:	2400      	movs	r4, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025ac:	4da3      	ldr	r5, [pc, #652]	@ (800283c <main+0x2c4>)
  HAL_Init();
 80025ae:	f001 fa29 	bl	8003a04 <HAL_Init>
  HAL_Delay(500);
 80025b2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025b6:	f001 fa67 	bl	8003a88 <HAL_Delay>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025ba:	f04f 0801 	mov.w	r8, #1
  SystemClock_Config();
 80025be:	f7ff ff7f 	bl	80024c0 <SystemClock_Config>
  HAL_Delay(500);
 80025c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025c6:	f001 fa5f 	bl	8003a88 <HAL_Delay>
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80025ca:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ce:	a907      	add	r1, sp, #28
 80025d0:	489b      	ldr	r0, [pc, #620]	@ (8002840 <main+0x2c8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025d2:	2707      	movs	r7, #7
  DMA2D_Handle.Instance = DMA2D;
 80025d4:	4e9b      	ldr	r6, [pc, #620]	@ (8002844 <main+0x2cc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d6:	e9cd 4408 	strd	r4, r4, [sp, #32]
 80025da:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025de:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 80025e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025e6:	f8c5 3140 	str.w	r3, [r5, #320]	@ 0x140
 80025ea:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 80025ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025f2:	9302      	str	r3, [sp, #8]
 80025f4:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f6:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	f8c5 3140 	str.w	r3, [r5, #320]	@ 0x140
 8002602:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	9303      	str	r3, [sp, #12]
 800260c:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800260e:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	f8c5 3140 	str.w	r3, [r5, #320]	@ 0x140
 800261a:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	9304      	str	r3, [sp, #16]
 8002624:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002626:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 800262a:	f043 0304 	orr.w	r3, r3, #4
 800262e:	f8c5 3140 	str.w	r3, [r5, #320]	@ 0x140
 8002632:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	9305      	str	r3, [sp, #20]
 800263c:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800263e:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
 8002642:	f043 0308 	orr.w	r3, r3, #8
 8002646:	f8c5 3140 	str.w	r3, [r5, #320]	@ 0x140
 800264a:	f8d5 3140 	ldr.w	r3, [r5, #320]	@ 0x140
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800264e:	9207      	str	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	9306      	str	r3, [sp, #24]
 8002656:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002658:	f003 f894 	bl	8005784 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOB, GC9A01_CS_Pin|GC9A01_DC_Pin, GPIO_PIN_RESET);
 800265c:	4622      	mov	r2, r4
 800265e:	2103      	movs	r1, #3
 8002660:	4879      	ldr	r0, [pc, #484]	@ (8002848 <main+0x2d0>)
 8002662:	f003 f9d7 	bl	8005a14 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GC9A01_RST_Pin|GC9A01_BL_Pin, GPIO_PIN_SET);
 8002666:	2201      	movs	r2, #1
 8002668:	f240 4104 	movw	r1, #1028	@ 0x404
 800266c:	4876      	ldr	r0, [pc, #472]	@ (8002848 <main+0x2d0>)
 800266e:	f003 f9d1 	bl	8005a14 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, PLUS_BTN_Pin|SET_BTN_Pin|MINUS_BTN_Pin, GPIO_PIN_SET);
 8002672:	2201      	movs	r2, #1
 8002674:	2107      	movs	r1, #7
 8002676:	4875      	ldr	r0, [pc, #468]	@ (800284c <main+0x2d4>)
 8002678:	f003 f9cc 	bl	8005a14 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GC9A01_CS_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin|GC9A01_BL_Pin;
 800267c:	f240 4307 	movw	r3, #1031	@ 0x407
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002680:	a907      	add	r1, sp, #28
 8002682:	4871      	ldr	r0, [pc, #452]	@ (8002848 <main+0x2d0>)
  GPIO_InitStruct.Pin = GC9A01_CS_Pin|GC9A01_DC_Pin|GC9A01_RST_Pin|GC9A01_BL_Pin;
 8002684:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002686:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268a:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268e:	f003 f879 	bl	8005784 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002692:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002696:	486d      	ldr	r0, [pc, #436]	@ (800284c <main+0x2d4>)
 8002698:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800269a:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800269e:	e9cd 7307 	strd	r7, r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a2:	f003 f86f 	bl	8005784 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80026a6:	4622      	mov	r2, r4
 80026a8:	4621      	mov	r1, r4
 80026aa:	2006      	movs	r0, #6
 80026ac:	f001 fa20 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80026b0:	2006      	movs	r0, #6
 80026b2:	f001 fa59 	bl	8003b68 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80026b6:	4622      	mov	r2, r4
 80026b8:	4621      	mov	r1, r4
 80026ba:	4638      	mov	r0, r7
 80026bc:	f001 fa18 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80026c0:	4638      	mov	r0, r7
 80026c2:	f001 fa51 	bl	8003b68 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80026c6:	4622      	mov	r2, r4
 80026c8:	4621      	mov	r1, r4
 80026ca:	2008      	movs	r0, #8
 80026cc:	f001 fa10 	bl	8003af0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80026d0:	2008      	movs	r0, #8
 80026d2:	f001 fa49 	bl	8003b68 <HAL_NVIC_EnableIRQ>
  DMA2D_Handle.Instance = DMA2D;
 80026d6:	4b5e      	ldr	r3, [pc, #376]	@ (8002850 <main+0x2d8>)
  if (HAL_DMA2D_Init(&DMA2D_Handle) != HAL_OK)
 80026d8:	4630      	mov	r0, r6
  DMA2D_Handle.Init.OutputOffset = 0;
 80026da:	60f4      	str	r4, [r6, #12]
  DMA2D_Handle.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 80026dc:	65f4      	str	r4, [r6, #92]	@ 0x5c
  DMA2D_Handle.Instance = DMA2D;
 80026de:	6033      	str	r3, [r6, #0]
  DMA2D_Handle.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80026e0:	e9c6 4401 	strd	r4, r4, [r6, #4]
  DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80026e4:	e9c6 4411 	strd	r4, r4, [r6, #68]	@ 0x44
  DMA2D_Handle.LayerCfg[1].InputAlpha = 0;
 80026e8:	e9c6 4413 	strd	r4, r4, [r6, #76]	@ 0x4c
  DMA2D_Handle.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 80026ec:	e9c6 4415 	strd	r4, r4, [r6, #84]	@ 0x54
  if (HAL_DMA2D_Init(&DMA2D_Handle) != HAL_OK)
 80026f0:	f002 feaa 	bl	8005448 <HAL_DMA2D_Init>
 80026f4:	b108      	cbz	r0, 80026fa <main+0x182>
  __ASM volatile ("cpsid i" : : : "memory");
 80026f6:	b672      	cpsid	i
  while (1)
 80026f8:	e7fe      	b.n	80026f8 <main+0x180>
  if (HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1) != HAL_OK)
 80026fa:	4641      	mov	r1, r8
 80026fc:	4630      	mov	r0, r6
 80026fe:	f002 ffd7 	bl	80056b0 <HAL_DMA2D_ConfigLayer>
 8002702:	4604      	mov	r4, r0
 8002704:	2800      	cmp	r0, #0
 8002706:	d145      	bne.n	8002794 <main+0x21c>
  hsd1.Instance = SDMMC1;
 8002708:	4b52      	ldr	r3, [pc, #328]	@ (8002854 <main+0x2dc>)
 800270a:	4a53      	ldr	r2, [pc, #332]	@ (8002858 <main+0x2e0>)
  hsd1.Init.ClockDiv = 0;
 800270c:	6158      	str	r0, [r3, #20]
  hsd1.Instance = SDMMC1;
 800270e:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002710:	e9c3 0001 	strd	r0, r0, [r3, #4]
 __HAL_RCC_DMA1_CLK_ENABLE();
 8002714:	f8d5 2138 	ldr.w	r2, [r5, #312]	@ 0x138
 8002718:	f042 0201 	orr.w	r2, r2, #1
 800271c:	f8c5 2138 	str.w	r2, [r5, #312]	@ 0x138
 8002720:	f8d5 2138 	ldr.w	r2, [r5, #312]	@ 0x138
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002724:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 __HAL_RCC_DMA1_CLK_ENABLE();
 8002728:	f002 0201 	and.w	r2, r2, #1
 800272c:	9201      	str	r2, [sp, #4]
 HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800272e:	4602      	mov	r2, r0
 __HAL_RCC_DMA1_CLK_ENABLE();
 8002730:	9901      	ldr	r1, [sp, #4]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 8002732:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002736:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 800273a:	e9c3 0103 	strd	r0, r1, [r3, #12]
 HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800273e:	4621      	mov	r1, r4
 8002740:	200b      	movs	r0, #11
 8002742:	f001 f9d5 	bl	8003af0 <HAL_NVIC_SetPriority>
 HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002746:	200b      	movs	r0, #11
 8002748:	f001 fa0e 	bl	8003b68 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 800274c:	4843      	ldr	r0, [pc, #268]	@ (800285c <main+0x2e4>)
 800274e:	4b44      	ldr	r3, [pc, #272]	@ (8002860 <main+0x2e8>)
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002750:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002754:	60c7      	str	r7, [r0, #12]
  hspi1.Instance = SPI1;
 8002756:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002758:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800275c:	6182      	str	r2, [r0, #24]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800275e:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002760:	f44f 23c0 	mov.w	r3, #393216	@ 0x60000
  hspi1.Init.CRCPolynomial = 0x0;
 8002764:	62c4      	str	r4, [r0, #44]	@ 0x2c
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002766:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002768:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800276c:	e9c0 4407 	strd	r4, r4, [r0, #28]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002770:	e9c0 4409 	strd	r4, r4, [r0, #36]	@ 0x24
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002774:	e9c0 540d 	strd	r5, r4, [r0, #52]	@ 0x34
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002778:	e9c0 440f 	strd	r4, r4, [r0, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800277c:	e9c0 4411 	strd	r4, r4, [r0, #68]	@ 0x44
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002780:	e9c0 4413 	strd	r4, r4, [r0, #76]	@ 0x4c
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002784:	e9c0 4415 	strd	r4, r4, [r0, #84]	@ 0x54
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002788:	f008 f838 	bl	800a7fc <HAL_SPI_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	b118      	cbz	r0, 8002798 <main+0x220>
 8002790:	b672      	cpsid	i
  while (1)
 8002792:	e7fe      	b.n	8002792 <main+0x21a>
 8002794:	b672      	cpsid	i
 8002796:	e7fe      	b.n	8002796 <main+0x21e>
  hrtc.Instance = RTC;
 8002798:	4c32      	ldr	r4, [pc, #200]	@ (8002864 <main+0x2ec>)
 800279a:	4a33      	ldr	r2, [pc, #204]	@ (8002868 <main+0x2f0>)
  RTC_TimeTypeDef sTime = {0};
 800279c:	900b      	str	r0, [sp, #44]	@ 0x2c
  hrtc.Instance = RTC;
 800279e:	6022      	str	r2, [r4, #0]
  hrtc.Init.AsynchPrediv = 127;
 80027a0:	227f      	movs	r2, #127	@ 0x7f
  RTC_DateTypeDef sDate = {0};
 80027a2:	9000      	str	r0, [sp, #0]
  hrtc.Init.AsynchPrediv = 127;
 80027a4:	60a2      	str	r2, [r4, #8]
  hrtc.Init.SynchPrediv = 255;
 80027a6:	22ff      	movs	r2, #255	@ 0xff
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80027a8:	6060      	str	r0, [r4, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80027aa:	6120      	str	r0, [r4, #16]
  hrtc.Init.SynchPrediv = 255;
 80027ac:	60e2      	str	r2, [r4, #12]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80027ae:	6163      	str	r3, [r4, #20]
  RTC_TimeTypeDef sTime = {0};
 80027b0:	e9cd 0007 	strd	r0, r0, [sp, #28]
 80027b4:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80027b8:	e9c4 0506 	strd	r0, r5, [r4, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80027bc:	4620      	mov	r0, r4
 80027be:	f006 ffbd 	bl	800973c <HAL_RTC_Init>
 80027c2:	4602      	mov	r2, r0
 80027c4:	b108      	cbz	r0, 80027ca <main+0x252>
 80027c6:	b672      	cpsid	i
  while (1)
 80027c8:	e7fe      	b.n	80027c8 <main+0x250>
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80027ca:	a907      	add	r1, sp, #28
 80027cc:	4620      	mov	r0, r4
  sTime.Hours = 0;
 80027ce:	f8ad 201c 	strh.w	r2, [sp, #28]
  sTime.Seconds = 0;
 80027d2:	f88d 201e 	strb.w	r2, [sp, #30]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027d6:	e9cd 220a 	strd	r2, r2, [sp, #40]	@ 0x28
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80027da:	f007 f823 	bl	8009824 <HAL_RTC_SetTime>
 80027de:	4602      	mov	r2, r0
 80027e0:	b108      	cbz	r0, 80027e6 <main+0x26e>
 80027e2:	b672      	cpsid	i
  while (1)
 80027e4:	e7fe      	b.n	80027e4 <main+0x26c>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027e6:	4b21      	ldr	r3, [pc, #132]	@ (800286c <main+0x2f4>)
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80027e8:	4669      	mov	r1, sp
 80027ea:	4620      	mov	r0, r4
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027ec:	9300      	str	r3, [sp, #0]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80027ee:	f007 f8bb 	bl	8009968 <HAL_RTC_SetDate>
 80027f2:	b108      	cbz	r0, 80027f8 <main+0x280>
 80027f4:	b672      	cpsid	i
  while (1)
 80027f6:	e7fe      	b.n	80027f6 <main+0x27e>
  HAL_Delay(500);
 80027f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80027fc:	f001 f944 	bl	8003a88 <HAL_Delay>
  JPEG_Handle.Instance = JPEG;
 8002800:	481b      	ldr	r0, [pc, #108]	@ (8002870 <main+0x2f8>)
 8002802:	4b1c      	ldr	r3, [pc, #112]	@ (8002874 <main+0x2fc>)
 8002804:	6003      	str	r3, [r0, #0]
  if (HAL_JPEG_Init(&JPEG_Handle) != HAL_OK)
 8002806:	f003 fc1b 	bl	8006040 <HAL_JPEG_Init>
 800280a:	b108      	cbz	r0, 8002810 <main+0x298>
 800280c:	b672      	cpsid	i
  while (1)
 800280e:	e7fe      	b.n	800280e <main+0x296>
  HAL_Delay(500);
 8002810:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002814:	f001 f938 	bl	8003a88 <HAL_Delay>
  GC9A01_init();
 8002818:	f7fe f834 	bl	8000884 <GC9A01_init>
  HAL_Delay(500);
 800281c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002820:	f001 f932 	bl	8003a88 <HAL_Delay>
  smart_watch_init();
 8002824:	f000 fa20 	bl	8002c68 <smart_watch_init>
  HAL_Delay(500);
 8002828:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800282c:	f001 f92c 	bl	8003a88 <HAL_Delay>
	  smart_watch_process();
 8002830:	f000 fa4e 	bl	8002cd0 <smart_watch_process>
  while (1)
 8002834:	e7fe      	b.n	8002834 <main+0x2bc>
 8002836:	bf00      	nop
 8002838:	e000ed00 	.word	0xe000ed00
 800283c:	58024400 	.word	0x58024400
 8002840:	58020000 	.word	0x58020000
 8002844:	240000e0 	.word	0x240000e0
 8002848:	58020400 	.word	0x58020400
 800284c:	58020800 	.word	0x58020800
 8002850:	52001000 	.word	0x52001000
 8002854:	240002a0 	.word	0x240002a0
 8002858:	52007000 	.word	0x52007000
 800285c:	24000218 	.word	0x24000218
 8002860:	40013000 	.word	0x40013000
 8002864:	240000a4 	.word	0x240000a4
 8002868:	58004000 	.word	0x58004000
 800286c:	00010101 	.word	0x00010101
 8002870:	24000148 	.word	0x24000148
 8002874:	52003000 	.word	0x52003000

08002878 <Error_Handler>:
 8002878:	b672      	cpsid	i
  while (1)
 800287a:	e7fe      	b.n	800287a <Error_Handler+0x2>

0800287c <file_handler>:
	enable_btn_int();

}

static void file_handler(uint8_t openFile)
{
 800287c:	b530      	push	{r4, r5, lr}
   // Each file takes 1m

   static uint8_t  new_file_flag = 1;


   if(new_file_flag || openFile)
 800287e:	4c27      	ldr	r4, [pc, #156]	@ (800291c <file_handler+0xa0>)
{
 8002880:	b085      	sub	sp, #20
   if(new_file_flag || openFile)
 8002882:	7823      	ldrb	r3, [r4, #0]
 8002884:	b9cb      	cbnz	r3, 80028ba <file_handler+0x3e>
 8002886:	b340      	cbz	r0, 80028da <file_handler+0x5e>
   {

  	 if(openFile)
  		 f_close(&MJPEG_File);
 8002888:	4825      	ldr	r0, [pc, #148]	@ (8002920 <file_handler+0xa4>)
 800288a:	f00b fa2b 	bl	800dce4 <f_close>

  	 new_file_flag = 0;
 800288e:	2100      	movs	r1, #0

  	 char file_idx_str[4];
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8002890:	4d24      	ldr	r5, [pc, #144]	@ (8002924 <file_handler+0xa8>)
 8002892:	4a25      	ldr	r2, [pc, #148]	@ (8002928 <file_handler+0xac>)
 8002894:	a803      	add	r0, sp, #12
 8002896:	8aab      	ldrh	r3, [r5, #20]
  	 new_file_flag = 0;
 8002898:	7021      	strb	r1, [r4, #0]
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 800289a:	2104      	movs	r1, #4
 800289c:	f00b fc82 	bl	800e1a4 <sniprintf>
  	 snprintf(name, sizeof(name), "a%s.avi", file_idx_str);
 80028a0:	4a22      	ldr	r2, [pc, #136]	@ (800292c <file_handler+0xb0>)
 80028a2:	210e      	movs	r1, #14
 80028a4:	ab03      	add	r3, sp, #12
 80028a6:	4822      	ldr	r0, [pc, #136]	@ (8002930 <file_handler+0xb4>)
 80028a8:	f00b fc7c 	bl	800e1a4 <sniprintf>

  	 // Open the MJPEG avi file with read access
  	 if(f_open(&MJPEG_File, name, FA_READ) == FR_OK)
 80028ac:	2201      	movs	r2, #1
 80028ae:	4920      	ldr	r1, [pc, #128]	@ (8002930 <file_handler+0xb4>)
 80028b0:	481b      	ldr	r0, [pc, #108]	@ (8002920 <file_handler+0xa4>)
 80028b2:	f00a ff67 	bl	800d784 <f_open>
 80028b6:	b118      	cbz	r0, 80028c0 <file_handler+0x44>

  	 }
  	 else
  	 {

  		 while(1);
 80028b8:	e7fe      	b.n	80028b8 <file_handler+0x3c>
  	 if(openFile)
 80028ba:	2800      	cmp	r0, #0
 80028bc:	d0e7      	beq.n	800288e <file_handler+0x12>
 80028be:	e7e3      	b.n	8002888 <file_handler+0xc>
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 80028c0:	491c      	ldr	r1, [pc, #112]	@ (8002934 <file_handler+0xb8>)
  		 video.isfirstFrame = 1;
 80028c2:	2201      	movs	r2, #1
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 80028c4:	9001      	str	r0, [sp, #4]
 80028c6:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 80028ca:	9100      	str	r1, [sp, #0]
 80028cc:	481a      	ldr	r0, [pc, #104]	@ (8002938 <file_handler+0xbc>)
  		 video.isfirstFrame = 1;
 80028ce:	75aa      	strb	r2, [r5, #22]
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 80028d0:	4913      	ldr	r1, [pc, #76]	@ (8002920 <file_handler+0xa4>)
 80028d2:	4a1a      	ldr	r2, [pc, #104]	@ (800293c <file_handler+0xc0>)
 80028d4:	f7fd fd5c 	bl	8000390 <AVI_ParserInit>
 80028d8:	b930      	cbnz	r0, 80028e8 <file_handler+0x6c>
  	 }

   }

   // Check for the end of the video
   if(AVI_Handel.CurrentImage  >=  AVI_Handel.aviInfo.TotalFrame)
 80028da:	4b17      	ldr	r3, [pc, #92]	@ (8002938 <file_handler+0xbc>)
 80028dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d202      	bcs.n	80028ea <file_handler+0x6e>

		 new_file_flag = 1;

   }

}
 80028e4:	b005      	add	sp, #20
 80028e6:	bd30      	pop	{r4, r5, pc}
  			 while(1);
 80028e8:	e7fe      	b.n	80028e8 <file_handler+0x6c>
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 80028ea:	4d0e      	ldr	r5, [pc, #56]	@ (8002924 <file_handler+0xa8>)
 80028ec:	4914      	ldr	r1, [pc, #80]	@ (8002940 <file_handler+0xc4>)
  	 video.file_idx++;
 80028ee:	8aab      	ldrh	r3, [r5, #20]
		 HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 80028f0:	4814      	ldr	r0, [pc, #80]	@ (8002944 <file_handler+0xc8>)
  	 video.file_idx++;
 80028f2:	3301      	adds	r3, #1
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 80028f4:	f3c3 120b 	ubfx	r2, r3, #4, #12
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	fba1 1202 	umull	r1, r2, r1, r2
 80028fe:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8002902:	fb01 3312 	mls	r3, r1, r2, r3
		 HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 8002906:	2132      	movs	r1, #50	@ 0x32
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8002908:	82ab      	strh	r3, [r5, #20]
		 HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 800290a:	f002 fe39 	bl	8005580 <HAL_DMA2D_PollForTransfer>
		 f_close(&MJPEG_File);
 800290e:	4804      	ldr	r0, [pc, #16]	@ (8002920 <file_handler+0xa4>)
 8002910:	f00b f9e8 	bl	800dce4 <f_close>
		 new_file_flag = 1;
 8002914:	2301      	movs	r3, #1
 8002916:	7023      	strb	r3, [r4, #0]
}
 8002918:	b005      	add	sp, #20
 800291a:	bd30      	pop	{r4, r5, pc}
 800291c:	24000000 	.word	0x24000000
 8002920:	240ac27c 	.word	0x240ac27c
 8002924:	2409f9f0 	.word	0x2409f9f0
 8002928:	0800eb44 	.word	0x0800eb44
 800292c:	0800eb4c 	.word	0x0800eb4c
 8002930:	240ac6dc 	.word	0x240ac6dc
 8002934:	2409fa34 	.word	0x2409fa34
 8002938:	240ac234 	.word	0x240ac234
 800293c:	2409fa34 	.word	0x2409fa34
 8002940:	05b05b06 	.word	0x05b05b06
 8002944:	240000e0 	.word	0x240000e0

08002948 <DMA2D_Init.constprop.0>:
	//video.video_mode = NORMAL_MODE;
	video.set = SET_IDLE;

}

static void DMA2D_Init(uint16_t xsize, uint16_t ysize, uint32_t ChromaSampling)
 8002948:	b570      	push	{r4, r5, r6, lr}
 800294a:	460e      	mov	r6, r1
 800294c:	4605      	mov	r5, r0
{

	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;


	HAL_DMA2D_MspInit(&DMA2D_Handle);
 800294e:	4822      	ldr	r0, [pc, #136]	@ (80029d8 <DMA2D_Init.constprop.0+0x90>)
 8002950:	f000 fd82 	bl	8003458 <HAL_DMA2D_MspInit>

	if(ChromaSampling == JPEG_420_SUBSAMPLING)
 8002954:	2e01      	cmp	r6, #1
 8002956:	d02b      	beq.n	80029b0 <DMA2D_Init.constprop.0+0x68>
			inputLineOffset = 16 - inputLineOffset;

		}

	}
	else if(ChromaSampling == JPEG_444_SUBSAMPLING)
 8002958:	b326      	cbz	r6, 80029a4 <DMA2D_Init.constprop.0+0x5c>
			inputLineOffset = 8 - inputLineOffset;

		}

	}
	else if(ChromaSampling == JPEG_422_SUBSAMPLING)
 800295a:	2e02      	cmp	r6, #2
 800295c:	d033      	beq.n	80029c6 <DMA2D_Init.constprop.0+0x7e>
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;
 800295e:	2200      	movs	r2, #0
 8002960:	2601      	movs	r6, #1
		}

	}

  	// Configure the DMA2D Mode, Color Mode and output offset
  	DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 8002962:	4c1d      	ldr	r4, [pc, #116]	@ (80029d8 <DMA2D_Init.constprop.0+0x90>)
 8002964:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  	DMA2D_Handle.Init.ColorMode    = DMA2D_OUTPUT_RGB888;
  	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
  	DMA2D_Handle.Init.AlphaInverted = DMA2D_REGULAR_ALPHA;  // No Output Alpha Inversion
 8002968:	2300      	movs	r3, #0
  	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
 800296a:	f1c5 05f0 	rsb	r5, r5, #240	@ 0xf0
  	// Foreground Configuration
  	DMA2D_Handle.LayerCfg[1].AlphaMode = DMA2D_REPLACE_ALPHA;
  	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
  	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
  	DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
  	DMA2D_Handle.LayerCfg[1].InputOffset = inputLineOffset;
 800296e:	6462      	str	r2, [r4, #68]	@ 0x44
  	DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; // No ForeGround Alpha inversion

  	DMA2D_Handle.Instance = DMA2D;

  	// DMA2D Initialization
  	HAL_DMA2D_Init(&DMA2D_Handle);
 8002970:	4620      	mov	r0, r4
  	DMA2D_Handle.Instance = DMA2D;
 8002972:	4a1a      	ldr	r2, [pc, #104]	@ (80029dc <DMA2D_Init.constprop.0+0x94>)
  	DMA2D_Handle.LayerCfg[1].ChromaSubSampling = cssMode;
 8002974:	65e6      	str	r6, [r4, #92]	@ 0x5c
  	DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 8002976:	2601      	movs	r6, #1
  	DMA2D_Handle.XferCpltCallback  = NULL;
 8002978:	6223      	str	r3, [r4, #32]
  	DMA2D_Handle.Init.Mode         = DMA2D_M2M_PFC;
 800297a:	e9c4 2100 	strd	r2, r1, [r4]
  	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 800297e:	21ff      	movs	r1, #255	@ 0xff
  	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 8002980:	220b      	movs	r2, #11
  	DMA2D_Handle.LayerCfg[1].InputAlpha = 0xFF;
 8002982:	e9c4 6113 	strd	r6, r1, [r4, #76]	@ 0x4c
  	DMA2D_Handle.Init.OutputOffset = LCD_X_SIZE - xsize;
 8002986:	e9c4 6502 	strd	r6, r5, [r4, #8]
  	DMA2D_Handle.Init.RedBlueSwap   = DMA2D_RB_REGULAR;     // No Output Red & Blue swap
 800298a:	e9c4 3304 	strd	r3, r3, [r4, #16]
  	DMA2D_Handle.LayerCfg[1].InputColorMode = DMA2D_INPUT_YCBCR;
 800298e:	64a2      	str	r2, [r4, #72]	@ 0x48
  	DMA2D_Handle.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA; // No ForeGround Alpha inversion
 8002990:	e9c4 3315 	strd	r3, r3, [r4, #84]	@ 0x54
  	HAL_DMA2D_Init(&DMA2D_Handle);
 8002994:	f002 fd58 	bl	8005448 <HAL_DMA2D_Init>
  	HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 8002998:	4631      	mov	r1, r6
 800299a:	4620      	mov	r0, r4

}
 800299c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  	HAL_DMA2D_ConfigLayer(&DMA2D_Handle, 1);
 80029a0:	f002 be86 	b.w	80056b0 <HAL_DMA2D_ConfigLayer>
		if(inputLineOffset != 0)
 80029a4:	f015 0207 	ands.w	r2, r5, #7
 80029a8:	d00b      	beq.n	80029c2 <DMA2D_Init.constprop.0+0x7a>
			inputLineOffset = 8 - inputLineOffset;
 80029aa:	f1c2 0208 	rsb	r2, r2, #8
 80029ae:	e7d8      	b.n	8002962 <DMA2D_Init.constprop.0+0x1a>
		if(inputLineOffset != 0)
 80029b0:	f015 020f 	ands.w	r2, r5, #15
 80029b4:	d003      	beq.n	80029be <DMA2D_Init.constprop.0+0x76>
			inputLineOffset = 16 - inputLineOffset;
 80029b6:	f1c2 0210 	rsb	r2, r2, #16
		cssMode = DMA2D_CSS_420;
 80029ba:	2602      	movs	r6, #2
 80029bc:	e7d1      	b.n	8002962 <DMA2D_Init.constprop.0+0x1a>
 80029be:	2602      	movs	r6, #2
 80029c0:	e7cf      	b.n	8002962 <DMA2D_Init.constprop.0+0x1a>
 80029c2:	4632      	mov	r2, r6
 80029c4:	e7cd      	b.n	8002962 <DMA2D_Init.constprop.0+0x1a>
		if(inputLineOffset != 0)
 80029c6:	f015 020f 	ands.w	r2, r5, #15
 80029ca:	d003      	beq.n	80029d4 <DMA2D_Init.constprop.0+0x8c>
			inputLineOffset = 16 - inputLineOffset;
 80029cc:	f1c2 0210 	rsb	r2, r2, #16
		cssMode = DMA2D_CSS_422;
 80029d0:	2601      	movs	r6, #1
 80029d2:	e7c6      	b.n	8002962 <DMA2D_Init.constprop.0+0x1a>
	uint32_t cssMode = JPEG_420_SUBSAMPLING, inputLineOffset = 0;
 80029d4:	2601      	movs	r6, #1
 80029d6:	e7c4      	b.n	8002962 <DMA2D_Init.constprop.0+0x1a>
 80029d8:	240000e0 	.word	0x240000e0
 80029dc:	52001000 	.word	0x52001000

080029e0 <show_frame.constprop.0>:
static void show_frame(uint32_t frame_num)
 80029e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for(int i = 0 ; i < 2 ; i++)
 80029e4:	2502      	movs	r5, #2
static void show_frame(uint32_t frame_num)
 80029e6:	b085      	sub	sp, #20
 80029e8:	4c63      	ldr	r4, [pc, #396]	@ (8002b78 <show_frame.constprop.0+0x198>)
		if(video.FrameType == AVI_VIDEO_FRAME)
 80029ea:	7de3      	ldrb	r3, [r4, #23]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d002      	beq.n	80029f6 <show_frame.constprop.0+0x16>
}
 80029f0:	b005      	add	sp, #20
 80029f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			AVI_Handel.CurrentImage++;
 80029f6:	4a61      	ldr	r2, [pc, #388]	@ (8002b7c <show_frame.constprop.0+0x19c>)
			video.frameCount++;
 80029f8:	6a20      	ldr	r0, [r4, #32]
			AVI_Handel.CurrentImage++;
 80029fa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
			video.frameCount++;
 80029fc:	3001      	adds	r0, #1
			JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess);
 80029fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
			AVI_Handel.CurrentImage++;
 8002a00:	3101      	adds	r1, #1
			video.frameCount++;
 8002a02:	6220      	str	r0, [r4, #32]
			AVI_Handel.CurrentImage++;
 8002a04:	62d1      	str	r1, [r2, #44]	@ 0x2c
			JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess);
 8002a06:	485e      	ldr	r0, [pc, #376]	@ (8002b80 <show_frame.constprop.0+0x1a0>)
 8002a08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a0a:	495e      	ldr	r1, [pc, #376]	@ (8002b84 <show_frame.constprop.0+0x1a4>)
 8002a0c:	f7ff fcf8 	bl	8002400 <JPEG_Decode_DMA>
			while(Jpeg_HWDecodingEnd == 0);
 8002a10:	4a5d      	ldr	r2, [pc, #372]	@ (8002b88 <show_frame.constprop.0+0x1a8>)
 8002a12:	6813      	ldr	r3, [r2, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0fc      	beq.n	8002a12 <show_frame.constprop.0+0x32>
			if(video.isfirstFrame == 1)
 8002a18:	7da3      	ldrb	r3, [r4, #22]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	f000 8086 	beq.w	8002b2c <show_frame.constprop.0+0x14c>
			DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8002a20:	4b5a      	ldr	r3, [pc, #360]	@ (8002b8c <show_frame.constprop.0+0x1ac>)
 8002a22:	e9d3 2102 	ldrd	r2, r1, [r3, #8]
 8002a26:	b28f      	uxth	r7, r1
 8002a28:	fa1f f882 	uxth.w	r8, r2
	uint32_t xPos, yPos, destination;


	// calculate the destination transfer address
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 8002a2c:	f1c2 02f0 	rsb	r2, r2, #240	@ 0xf0
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 8002a30:	f1c1 03f0 	rsb	r3, r1, #240	@ 0xf0
			DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8002a34:	4e56      	ldr	r6, [pc, #344]	@ (8002b90 <show_frame.constprop.0+0x1b0>)

	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;

	// wait for the DMA2D transfer to ends
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8002a36:	f04f 31ff 	mov.w	r1, #4294967295
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 8002a3a:	0852      	lsrs	r2, r2, #1
			DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8002a3c:	f8d4 9034 	ldr.w	r9, [r4, #52]	@ 0x34
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 8002a40:	085b      	lsrs	r3, r3, #1
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8002a42:	4854      	ldr	r0, [pc, #336]	@ (8002b94 <show_frame.constprop.0+0x1b4>)
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8002a44:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8002a48:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8002a4c:	6832      	ldr	r2, [r6, #0]
 8002a4e:	eb02 0a83 	add.w	sl, r2, r3, lsl #2
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8002a52:	f002 fd95 	bl	8005580 <HAL_DMA2D_PollForTransfer>
	// copy the new decoded frame to the LCD Frame buffer
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 8002a56:	463b      	mov	r3, r7
 8002a58:	4652      	mov	r2, sl
 8002a5a:	f8cd 8000 	str.w	r8, [sp]
 8002a5e:	4649      	mov	r1, r9
 8002a60:	484c      	ldr	r0, [pc, #304]	@ (8002b94 <show_frame.constprop.0+0x1b4>)
 8002a62:	f002 fd31 	bl	80054c8 <HAL_DMA2D_Start>
			depth24To16(&pOut, ( video.width * video.height ), 3);
 8002a66:	f8b4 8018 	ldrh.w	r8, [r4, #24]
 8002a6a:	f8b4 a01a 	ldrh.w	sl, [r4, #26]
			pOut.u8Arr = (uint8_t *)outputData;
 8002a6e:	6837      	ldr	r7, [r6, #0]
			depth24To16(&pOut, ( video.width * video.height ), 3);
 8002a70:	fb18 fc0a 	smulbb	ip, r8, sl
 8002a74:	fa1f f38c 	uxth.w	r3, ip
	for( ; i < length ; i++)
 8002a78:	b1d3      	cbz	r3, 8002ab0 <show_frame.constprop.0+0xd0>
 8002a7a:	eb07 0c43 	add.w	ip, r7, r3, lsl #1
 8002a7e:	4638      	mov	r0, r7
 8002a80:	4639      	mov	r1, r7
		pxArr->u16Arr[i] = color565(r, g, b);
 8002a82:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 8002ba0 <show_frame.constprop.0+0x1c0>
 8002a86:	784a      	ldrb	r2, [r1, #1]
 8002a88:	788b      	ldrb	r3, [r1, #2]
 8002a8a:	00d2      	lsls	r2, r2, #3
 8002a8c:	ea0e 2303 	and.w	r3, lr, r3, lsl #8
 8002a90:	f402 62fc 	and.w	r2, r2, #2016	@ 0x7e0
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f811 2b03 	ldrb.w	r2, [r1], #3
 8002a9a:	ea43 03d2 	orr.w	r3, r3, r2, lsr #3
		pxArr->u16Arr[i] = ( ( ( pxArr->u16Arr[i] & 0x00ff ) << 8 ) | (( pxArr->u16Arr[i] & 0xff00 ) >> 8) );
 8002a9e:	ba5b      	rev16	r3, r3
 8002aa0:	f820 3b02 	strh.w	r3, [r0], #2
	for( ; i < length ; i++)
 8002aa4:	4560      	cmp	r0, ip
 8002aa6:	d1ee      	bne.n	8002a86 <show_frame.constprop.0+0xa6>
			lcd_draw(video.xPos, video.yPos, video.width, video.height, pOut.u8Arr, swap);
 8002aa8:	f8b4 8018 	ldrh.w	r8, [r4, #24]
 8002aac:	f8b4 a01a 	ldrh.w	sl, [r4, #26]
 8002ab0:	f8df 90f0 	ldr.w	r9, [pc, #240]	@ 8002ba4 <show_frame.constprop.0+0x1c4>
	   if(swap)
 8002ab4:	f899 3000 	ldrb.w	r3, [r9]
 8002ab8:	bbab      	cbnz	r3, 8002b26 <show_frame.constprop.0+0x146>
		   data += ( 240 * 240 ) ;
 8002aba:	f507 4761 	add.w	r7, r7, #57600	@ 0xe100
 8002abe:	2278      	movs	r2, #120	@ 0x78
 8002ac0:	23ef      	movs	r3, #239	@ 0xef
	       frame.end.Y = 119;
 8002ac2:	f8ad 300e 	strh.w	r3, [sp, #14]
	       frame.end.X = 239;
 8002ac6:	23ef      	movs	r3, #239	@ 0xef
	       frame.start.X = 0;
 8002ac8:	f04f 0b00 	mov.w	fp, #0
	       frame.start.Y = 0;
 8002acc:	f8ad 200a 	strh.w	r2, [sp, #10]
	       frame.end.X = 239;
 8002ad0:	f8ad 300c 	strh.w	r3, [sp, #12]
	   GC9A01_set_frame(frame);
 8002ad4:	ab04      	add	r3, sp, #16
	       frame.start.X = 0;
 8002ad6:	f8ad b008 	strh.w	fp, [sp, #8]
	   GC9A01_set_frame(frame);
 8002ada:	e913 0003 	ldmdb	r3, {r0, r1}
 8002ade:	f7ff fbeb 	bl	80022b8 <GC9A01_set_frame>
	   GC9A01_write_command(MEM_WR);
 8002ae2:	202c      	movs	r0, #44	@ 0x2c
 8002ae4:	f7fd fe9c 	bl	8000820 <GC9A01_write_command>
	   GC9A01_set_data_command(ON);
 8002ae8:	2001      	movs	r0, #1
 8002aea:	f7fd fe75 	bl	80007d8 <GC9A01_set_data_command>
	   GC9A01_set_chip_select(OFF);
 8002aee:	4658      	mov	r0, fp
 8002af0:	f7fd fe82 	bl	80007f8 <GC9A01_set_chip_select>
	   uint32_t total_bytes = wd * ht;		// 2 byte per pixel
 8002af4:	fb0a f108 	mul.w	r1, sl, r8
	   ret = GC9A01_spi_tx(data, total_bytes);
 8002af8:	4638      	mov	r0, r7
 8002afa:	b289      	uxth	r1, r1
 8002afc:	f7ff fc6a 	bl	80023d4 <GC9A01_spi_tx>
			swap = ( ( swap ) ? 0 : 1 );
 8002b00:	f899 3000 	ldrb.w	r3, [r9]
			outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8002b04:	6831      	ldr	r1, [r6, #0]
			swap = ( ( swap ) ? 0 : 1 );
 8002b06:	fab3 f383 	clz	r3, r3
			outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8002b0a:	4a23      	ldr	r2, [pc, #140]	@ (8002b98 <show_frame.constprop.0+0x1b8>)
			swap = ( ( swap ) ? 0 : 1 );
 8002b0c:	095b      	lsrs	r3, r3, #5
 8002b0e:	f889 3000 	strb.w	r3, [r9]
			outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8002b12:	4b22      	ldr	r3, [pc, #136]	@ (8002b9c <show_frame.constprop.0+0x1bc>)
 8002b14:	4291      	cmp	r1, r2
 8002b16:	bf18      	it	ne
 8002b18:	4613      	movne	r3, r2
	for(int i = 0 ; i < 2 ; i++)
 8002b1a:	2d01      	cmp	r5, #1
			outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8002b1c:	6033      	str	r3, [r6, #0]
	for(int i = 0 ; i < 2 ; i++)
 8002b1e:	f43f af67 	beq.w	80029f0 <show_frame.constprop.0+0x10>
 8002b22:	2501      	movs	r5, #1
 8002b24:	e761      	b.n	80029ea <show_frame.constprop.0+0xa>
 8002b26:	2200      	movs	r2, #0
 8002b28:	2377      	movs	r3, #119	@ 0x77
 8002b2a:	e7ca      	b.n	8002ac2 <show_frame.constprop.0+0xe2>
				HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8002b2c:	4f17      	ldr	r7, [pc, #92]	@ (8002b8c <show_frame.constprop.0+0x1ac>)
				video.isfirstFrame = 0;
 8002b2e:	2600      	movs	r6, #0
				HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8002b30:	4813      	ldr	r0, [pc, #76]	@ (8002b80 <show_frame.constprop.0+0x1a0>)
 8002b32:	4639      	mov	r1, r7
				video.isfirstFrame = 0;
 8002b34:	75a6      	strb	r6, [r4, #22]
				HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8002b36:	f003 fbb5 	bl	80062a4 <HAL_JPEG_GetInfo>
				DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	89b8      	ldrh	r0, [r7, #12]
 8002b3e:	f7ff ff03 	bl	8002948 <DMA2D_Init.constprop.0>
				video.width = JPEG_Info.ImageWidth;
 8002b42:	68f9      	ldr	r1, [r7, #12]
				video.height = JPEG_Info.ImageHeight;
 8002b44:	68ba      	ldr	r2, [r7, #8]
				video.width = JPEG_Info.ImageWidth;
 8002b46:	4633      	mov	r3, r6
 8002b48:	b28f      	uxth	r7, r1
				video.yPos = ( ( LCD_Y_SIZE - video.height ) / 2 );					// Center the image in y
 8002b4a:	fa1f f882 	uxth.w	r8, r2
				video.width = JPEG_Info.ImageWidth;
 8002b4e:	f361 030f 	bfi	r3, r1, #0, #16
				video.xPos = ( ( LCD_X_SIZE - video.width ) / 2 );					// Center the image in x
 8002b52:	f1d7 00f0 	rsbs	r0, r7, #240	@ 0xf0
				video.width = JPEG_Info.ImageWidth;
 8002b56:	f362 431f 	bfi	r3, r2, #16, #16
				video.xPos = ( ( LCD_X_SIZE - video.width ) / 2 );					// Center the image in x
 8002b5a:	bf48      	it	mi
 8002b5c:	3001      	addmi	r0, #1
				video.width = JPEG_Info.ImageWidth;
 8002b5e:	61a3      	str	r3, [r4, #24]
				video.xPos = ( ( LCD_X_SIZE - video.width ) / 2 );					// Center the image in x
 8002b60:	1040      	asrs	r0, r0, #1
				video.width = JPEG_Info.ImageWidth;
 8002b62:	f360 060f 	bfi	r6, r0, #0, #16
				video.yPos = ( ( LCD_Y_SIZE - video.height ) / 2 );					// Center the image in y
 8002b66:	f1d8 00f0 	rsbs	r0, r8, #240	@ 0xf0
 8002b6a:	bf48      	it	mi
 8002b6c:	3001      	addmi	r0, #1
 8002b6e:	1040      	asrs	r0, r0, #1
				video.width = JPEG_Info.ImageWidth;
 8002b70:	f360 461f 	bfi	r6, r0, #16, #16
 8002b74:	61e6      	str	r6, [r4, #28]
 8002b76:	e759      	b.n	8002a2c <show_frame.constprop.0+0x4c>
 8002b78:	2409f9f0 	.word	0x2409f9f0
 8002b7c:	240ac234 	.word	0x240ac234
 8002b80:	24000148 	.word	0x24000148
 8002b84:	2409fa34 	.word	0x2409fa34
 8002b88:	240000a0 	.word	0x240000a0
 8002b8c:	240000cc 	.word	0x240000cc
 8002b90:	24000004 	.word	0x24000004
 8002b94:	240000e0 	.word	0x240000e0
 8002b98:	2402a688 	.word	0x2402a688
 8002b9c:	24000324 	.word	0x24000324
 8002ba0:	fffff800 	.word	0xfffff800
 8002ba4:	2400031c 	.word	0x2400031c

08002ba8 <file_handler.constprop.0>:
static void file_handler(uint8_t openFile)
 8002ba8:	b530      	push	{r4, r5, lr}
   if(new_file_flag || openFile)
 8002baa:	4c24      	ldr	r4, [pc, #144]	@ (8002c3c <file_handler.constprop.0+0x94>)
static void file_handler(uint8_t openFile)
 8002bac:	b085      	sub	sp, #20
   if(new_file_flag || openFile)
 8002bae:	7823      	ldrb	r3, [r4, #0]
 8002bb0:	b933      	cbnz	r3, 8002bc0 <file_handler.constprop.0+0x18>
   if(AVI_Handel.CurrentImage  >=  AVI_Handel.aviInfo.TotalFrame)
 8002bb2:	4b23      	ldr	r3, [pc, #140]	@ (8002c40 <file_handler.constprop.0+0x98>)
 8002bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d226      	bcs.n	8002c0a <file_handler.constprop.0+0x62>
}
 8002bbc:	b005      	add	sp, #20
 8002bbe:	bd30      	pop	{r4, r5, pc}
  	 new_file_flag = 0;
 8002bc0:	2100      	movs	r1, #0
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8002bc2:	4d20      	ldr	r5, [pc, #128]	@ (8002c44 <file_handler.constprop.0+0x9c>)
 8002bc4:	4a20      	ldr	r2, [pc, #128]	@ (8002c48 <file_handler.constprop.0+0xa0>)
 8002bc6:	a803      	add	r0, sp, #12
 8002bc8:	8aab      	ldrh	r3, [r5, #20]
  	 new_file_flag = 0;
 8002bca:	7021      	strb	r1, [r4, #0]
  	 snprintf(file_idx_str, sizeof(file_idx_str), "%03d", video.file_idx);
 8002bcc:	2104      	movs	r1, #4
 8002bce:	f00b fae9 	bl	800e1a4 <sniprintf>
  	 snprintf(name, sizeof(name), "a%s.avi", file_idx_str);
 8002bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c4c <file_handler.constprop.0+0xa4>)
 8002bd4:	210e      	movs	r1, #14
 8002bd6:	ab03      	add	r3, sp, #12
 8002bd8:	481d      	ldr	r0, [pc, #116]	@ (8002c50 <file_handler.constprop.0+0xa8>)
 8002bda:	f00b fae3 	bl	800e1a4 <sniprintf>
  	 if(f_open(&MJPEG_File, name, FA_READ) == FR_OK)
 8002bde:	2201      	movs	r2, #1
 8002be0:	491b      	ldr	r1, [pc, #108]	@ (8002c50 <file_handler.constprop.0+0xa8>)
 8002be2:	481c      	ldr	r0, [pc, #112]	@ (8002c54 <file_handler.constprop.0+0xac>)
 8002be4:	f00a fdce 	bl	800d784 <f_open>
 8002be8:	b100      	cbz	r0, 8002bec <file_handler.constprop.0+0x44>
  		 while(1);
 8002bea:	e7fe      	b.n	8002bea <file_handler.constprop.0+0x42>
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8002bec:	491a      	ldr	r1, [pc, #104]	@ (8002c58 <file_handler.constprop.0+0xb0>)
  		 video.isfirstFrame = 1;
 8002bee:	2201      	movs	r2, #1
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8002bf0:	9001      	str	r0, [sp, #4]
 8002bf2:	f44f 4348 	mov.w	r3, #51200	@ 0xc800
 8002bf6:	9100      	str	r1, [sp, #0]
 8002bf8:	4811      	ldr	r0, [pc, #68]	@ (8002c40 <file_handler.constprop.0+0x98>)
  		 video.isfirstFrame = 1;
 8002bfa:	75aa      	strb	r2, [r5, #22]
  		 if(AVI_ParserInit(&AVI_Handel, &MJPEG_File, MJPEG_VideoBuffer, MJPEG_VID_BUFFER_SIZE, MJPEG_AudioBuffer, MJPEG_AUD_BUFFER_SIZE) != 0)
 8002bfc:	4915      	ldr	r1, [pc, #84]	@ (8002c54 <file_handler.constprop.0+0xac>)
 8002bfe:	4a17      	ldr	r2, [pc, #92]	@ (8002c5c <file_handler.constprop.0+0xb4>)
 8002c00:	f7fd fbc6 	bl	8000390 <AVI_ParserInit>
 8002c04:	2800      	cmp	r0, #0
 8002c06:	d0d4      	beq.n	8002bb2 <file_handler.constprop.0+0xa>
  			 while(1);
 8002c08:	e7fe      	b.n	8002c08 <file_handler.constprop.0+0x60>
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8002c0a:	4d0e      	ldr	r5, [pc, #56]	@ (8002c44 <file_handler.constprop.0+0x9c>)
 8002c0c:	4914      	ldr	r1, [pc, #80]	@ (8002c60 <file_handler.constprop.0+0xb8>)
  	 video.file_idx++;
 8002c0e:	8aab      	ldrh	r3, [r5, #20]
		 HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 8002c10:	4814      	ldr	r0, [pc, #80]	@ (8002c64 <file_handler.constprop.0+0xbc>)
  	 video.file_idx++;
 8002c12:	3301      	adds	r3, #1
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8002c14:	f3c3 120b 	ubfx	r2, r3, #4, #12
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	fba1 1202 	umull	r1, r2, r1, r2
 8002c1e:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 8002c22:	fb01 3312 	mls	r3, r1, r2, r3
		 HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 8002c26:	2132      	movs	r1, #50	@ 0x32
		 video.file_idx %= 720;	// Restart the index every 24 files ( 12h )
 8002c28:	82ab      	strh	r3, [r5, #20]
		 HAL_DMA2D_PollForTransfer(&DMA2D_Handle, 50);
 8002c2a:	f002 fca9 	bl	8005580 <HAL_DMA2D_PollForTransfer>
		 f_close(&MJPEG_File);
 8002c2e:	4809      	ldr	r0, [pc, #36]	@ (8002c54 <file_handler.constprop.0+0xac>)
 8002c30:	f00b f858 	bl	800dce4 <f_close>
		 new_file_flag = 1;
 8002c34:	2301      	movs	r3, #1
 8002c36:	7023      	strb	r3, [r4, #0]
}
 8002c38:	b005      	add	sp, #20
 8002c3a:	bd30      	pop	{r4, r5, pc}
 8002c3c:	24000000 	.word	0x24000000
 8002c40:	240ac234 	.word	0x240ac234
 8002c44:	2409f9f0 	.word	0x2409f9f0
 8002c48:	0800eb44 	.word	0x0800eb44
 8002c4c:	0800eb4c 	.word	0x0800eb4c
 8002c50:	240ac6dc 	.word	0x240ac6dc
 8002c54:	240ac27c 	.word	0x240ac27c
 8002c58:	2409fa34 	.word	0x2409fa34
 8002c5c:	2409fa34 	.word	0x2409fa34
 8002c60:	05b05b06 	.word	0x05b05b06
 8002c64:	240000e0 	.word	0x240000e0

08002c68 <smart_watch_init>:
	video.width = 0;
 8002c68:	4b13      	ldr	r3, [pc, #76]	@ (8002cb8 <smart_watch_init+0x50>)
	video.frame_time = 0.0;
 8002c6a:	2000      	movs	r0, #0
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8002c6c:	4913      	ldr	r1, [pc, #76]	@ (8002cbc <smart_watch_init+0x54>)
	video.width = 0;
 8002c6e:	2200      	movs	r2, #0
{
 8002c70:	b510      	push	{r4, lr}
	video.display_status = DISPLAY_ON;
 8002c72:	2401      	movs	r4, #1
	video.frame_time = 0.0;
 8002c74:	6298      	str	r0, [r3, #40]	@ 0x28
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8002c76:	6359      	str	r1, [r3, #52]	@ 0x34
	if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8002c78:	4811      	ldr	r0, [pc, #68]	@ (8002cc0 <smart_watch_init+0x58>)
 8002c7a:	4912      	ldr	r1, [pc, #72]	@ (8002cc4 <smart_watch_init+0x5c>)
	video.time.Hours = 0;
 8002c7c:	801a      	strh	r2, [r3, #0]
	video.time.Seconds = 0;
 8002c7e:	709a      	strb	r2, [r3, #2]
	video.file_idx = 0;
 8002c80:	829a      	strh	r2, [r3, #20]
	video.FrameType = 0;
 8002c82:	75da      	strb	r2, [r3, #23]
	video.frameToSkip = 0;
 8002c84:	625a      	str	r2, [r3, #36]	@ 0x24
	video.display_ts = video.time.Seconds;
 8002c86:	63da      	str	r2, [r3, #60]	@ 0x3c
	video.display_status = DISPLAY_ON;
 8002c88:	f883 4040 	strb.w	r4, [r3, #64]	@ 0x40
	video.frameCount = 0;
 8002c8c:	621a      	str	r2, [r3, #32]
	video.video_mode = SETTING_MODE;
 8002c8e:	871a      	strh	r2, [r3, #56]	@ 0x38
	video.width = 0;
 8002c90:	e9c3 2206 	strd	r2, r2, [r3, #24]
	video.tick_offset = 0;
 8002c94:	e9c3 220b 	strd	r2, r2, [r3, #44]	@ 0x2c
	if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0)
 8002c98:	f00b fa60 	bl	800e15c <FATFS_LinkDriver>
 8002c9c:	b100      	cbz	r0, 8002ca0 <smart_watch_init+0x38>
		while(1);
 8002c9e:	e7fe      	b.n	8002c9e <smart_watch_init+0x36>
}

static void SD_Initialize(void)
{

	BSP_SD_Init();
 8002ca0:	4604      	mov	r4, r0
 8002ca2:	f009 fb53 	bl	800c34c <BSP_SD_Init>
	    if(f_mount(&SDFatFs, (TCHAR const*)SDPath, 0) != FR_OK)
 8002ca6:	4907      	ldr	r1, [pc, #28]	@ (8002cc4 <smart_watch_init+0x5c>)
 8002ca8:	4622      	mov	r2, r4
 8002caa:	4807      	ldr	r0, [pc, #28]	@ (8002cc8 <smart_watch_init+0x60>)
 8002cac:	f00a fd1e 	bl	800d6ec <f_mount>
 8002cb0:	b100      	cbz	r0, 8002cb4 <smart_watch_init+0x4c>
	    	while(1);
 8002cb2:	e7fe      	b.n	8002cb2 <smart_watch_init+0x4a>
}
 8002cb4:	bd10      	pop	{r4, pc}
 8002cb6:	bf00      	nop
 8002cb8:	2409f9f0 	.word	0x2409f9f0
 8002cbc:	240549ec 	.word	0x240549ec
 8002cc0:	0800edcc 	.word	0x0800edcc
 8002cc4:	240ac7d4 	.word	0x240ac7d4
 8002cc8:	240ac4ac 	.word	0x240ac4ac
 8002ccc:	00000000 	.word	0x00000000

08002cd0 <smart_watch_process>:
{
 8002cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cd4:	ed2d 8b04 	vpush	{d8-d9}
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8002cd8:	ed9f 8bbf 	vldr	d8, [pc, #764]	@ 8002fd8 <smart_watch_process+0x308>
{
 8002cdc:	b089      	sub	sp, #36	@ 0x24
 8002cde:	4cc0      	ldr	r4, [pc, #768]	@ (8002fe0 <smart_watch_process+0x310>)
 8002ce0:	f8df 9340 	ldr.w	r9, [pc, #832]	@ 8003024 <smart_watch_process+0x354>
 8002ce4:	4fbf      	ldr	r7, [pc, #764]	@ (8002fe4 <smart_watch_process+0x314>)
 8002ce6:	f8df 8340 	ldr.w	r8, [pc, #832]	@ 8003028 <smart_watch_process+0x358>
			while(!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin));
 8002cea:	4ebf      	ldr	r6, [pc, #764]	@ (8002fe8 <smart_watch_process+0x318>)
	video.frame_time = 0.0;
 8002cec:	ed9f 9abf 	vldr	s18, [pc, #764]	@ 8002fec <smart_watch_process+0x31c>
		uint32_t tempStart = HAL_GetTick();
 8002cf0:	f000 fec4 	bl	8003a7c <HAL_GetTick>
 8002cf4:	4605      	mov	r5, r0
		file_handler(0);
 8002cf6:	f7ff ff57 	bl	8002ba8 <file_handler.constprop.0>
	switch(video.video_mode)
 8002cfa:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	f000 808c 	beq.w	8002e1c <smart_watch_process+0x14c>
	switch(video.set)
 8002d04:	f894 3039 	ldrb.w	r3, [r4, #57]	@ 0x39
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	f000 8191 	beq.w	8003030 <smart_watch_process+0x360>
 8002d0e:	2b03      	cmp	r3, #3
 8002d10:	f000 81d9 	beq.w	80030c6 <smart_watch_process+0x3f6>
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	f000 81b5 	beq.w	8003084 <smart_watch_process+0x3b4>
			while(!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin));
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	4630      	mov	r0, r6
 8002d1e:	f002 fe73 	bl	8005a08 <HAL_GPIO_ReadPin>
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d0f9      	beq.n	8002d1a <smart_watch_process+0x4a>
			video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002d26:	2200      	movs	r2, #0
 8002d28:	49b1      	ldr	r1, [pc, #708]	@ (8002ff0 <smart_watch_process+0x320>)
 8002d2a:	4638      	mov	r0, r7
 8002d2c:	f7fd fc72 	bl	8000614 <AVI_GetFrame>
			video.set = SET_HOURS;
 8002d30:	2301      	movs	r3, #1
			video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002d32:	75e0      	strb	r0, [r4, #23]
			video.set = SET_HOURS;
 8002d34:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
}

static void enable_btn_int(void)
{

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002d38:	2006      	movs	r0, #6
 8002d3a:	f000 ff15 	bl	8003b68 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002d3e:	2007      	movs	r0, #7
 8002d40:	f000 ff12 	bl	8003b68 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002d44:	2008      	movs	r0, #8
 8002d46:	f000 ff0f 	bl	8003b68 <HAL_NVIC_EnableIRQ>
	if(video.display_status == DISPLAY_ON)
 8002d4a:	f894 a040 	ldrb.w	sl, [r4, #64]	@ 0x40
 8002d4e:	f1ba 0f01 	cmp.w	sl, #1
 8002d52:	d00d      	beq.n	8002d70 <smart_watch_process+0xa0>
		long unsigned int tempStop = HAL_GetTick();
 8002d54:	f000 fe92 	bl	8003a7c <HAL_GetTick>
		if(video.video_mode == NORMAL_MODE)
 8002d58:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
		volatile long unsigned int tempDiff = ( ( tempStop - tempStart ) );
 8002d5c:	1b40      	subs	r0, r0, r5
		if(video.video_mode == NORMAL_MODE)
 8002d5e:	2b01      	cmp	r3, #1
		volatile long unsigned int tempDiff = ( ( tempStop - tempStart ) );
 8002d60:	9005      	str	r0, [sp, #20]
		if(video.video_mode == NORMAL_MODE)
 8002d62:	d1c5      	bne.n	8002cf0 <smart_watch_process+0x20>
			count++;
 8002d64:	f8d8 3000 	ldr.w	r3, [r8]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f8c8 3000 	str.w	r3, [r8]
 8002d6e:	e7bf      	b.n	8002cf0 <smart_watch_process+0x20>
		if(video.time.Seconds >= DISPLAY_STANDBY_TIMER)
 8002d70:	78a3      	ldrb	r3, [r4, #2]
 8002d72:	2b3a      	cmp	r3, #58	@ 0x3a
 8002d74:	d9ee      	bls.n	8002d54 <smart_watch_process+0x84>
	video.width = 0;
 8002d76:	f04f 0b00 	mov.w	fp, #0
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8002d7a:	4b9e      	ldr	r3, [pc, #632]	@ (8002ff4 <smart_watch_process+0x324>)
			GC9A01_sleep_mode(ON);
 8002d7c:	4650      	mov	r0, sl
	video.frame_time = 0.0;
 8002d7e:	ed84 9a0a 	vstr	s18, [r4, #40]	@ 0x28
	video.jpegOutDataAdreess = (uint32_t)preElab_data;
 8002d82:	6363      	str	r3, [r4, #52]	@ 0x34
	video.display_status = DISPLAY_ON;
 8002d84:	f884 a040 	strb.w	sl, [r4, #64]	@ 0x40
	video.time.Hours = 0;
 8002d88:	f8a4 b000 	strh.w	fp, [r4]
	video.time.Seconds = 0;
 8002d8c:	f884 b002 	strb.w	fp, [r4, #2]
	video.file_idx = 0;
 8002d90:	f8a4 b014 	strh.w	fp, [r4, #20]
	video.FrameType = 0;
 8002d94:	f884 b017 	strb.w	fp, [r4, #23]
	video.frameToSkip = 0;
 8002d98:	f8c4 b024 	str.w	fp, [r4, #36]	@ 0x24
	video.display_ts = video.time.Seconds;
 8002d9c:	f8c4 b03c 	str.w	fp, [r4, #60]	@ 0x3c
	video.frameCount = 0;
 8002da0:	f8c4 b020 	str.w	fp, [r4, #32]
	video.set = SET_IDLE;
 8002da4:	f884 b039 	strb.w	fp, [r4, #57]	@ 0x39
	video.width = 0;
 8002da8:	e9c4 bb06 	strd	fp, fp, [r4, #24]
	video.tick_offset = 0;
 8002dac:	e9c4 bb0b 	strd	fp, fp, [r4, #44]	@ 0x2c
			GC9A01_sleep_mode(ON);
 8002db0:	f7ff fafe 	bl	80023b0 <GC9A01_sleep_mode>
			video.display_status = DISPLAY_OFF;
 8002db4:	f884 b040 	strb.w	fp, [r4, #64]	@ 0x40
			HAL_SuspendTick();
 8002db8:	f000 fe78 	bl	8003aac <HAL_SuspendTick>
 8002dbc:	b672      	cpsid	i
			HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8002dbe:	4651      	mov	r1, sl
 8002dc0:	4650      	mov	r0, sl
 8002dc2:	f004 faab 	bl	800731c <HAL_PWR_EnterSTOPMode>
  __ASM volatile ("cpsie i" : : : "memory");
 8002dc6:	b662      	cpsie	i
			HAL_ResumeTick();
 8002dc8:	f000 fe78 	bl	8003abc <HAL_ResumeTick>
			SystemClock_Config();
 8002dcc:	f7ff fb78 	bl	80024c0 <SystemClock_Config>
			GC9A01_init();
 8002dd0:	f7fd fd58 	bl	8000884 <GC9A01_init>
			HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002dd4:	465a      	mov	r2, fp
 8002dd6:	4982      	ldr	r1, [pc, #520]	@ (8002fe0 <smart_watch_process+0x310>)
 8002dd8:	4887      	ldr	r0, [pc, #540]	@ (8002ff8 <smart_watch_process+0x328>)
			video.display_status = DISPLAY_ON;
 8002dda:	f884 a040 	strb.w	sl, [r4, #64]	@ 0x40
			RTC_DateTypeDef sDate = {0};
 8002dde:	f8cd b018 	str.w	fp, [sp, #24]
			HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002de2:	f006 fbf3 	bl	80095cc <HAL_RTC_GetTime>
			HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002de6:	a906      	add	r1, sp, #24
 8002de8:	465a      	mov	r2, fp
 8002dea:	4883      	ldr	r0, [pc, #524]	@ (8002ff8 <smart_watch_process+0x328>)
 8002dec:	f006 fc2a 	bl	8009644 <HAL_RTC_GetDate>
			video.file_idx = ( ( video.time.Hours % 12 ) * 60 );
 8002df0:	7823      	ldrb	r3, [r4, #0]
 8002df2:	4a82      	ldr	r2, [pc, #520]	@ (8002ffc <smart_watch_process+0x32c>)
			file_handler(1);
 8002df4:	4650      	mov	r0, sl
			video.file_idx = ( ( video.time.Hours % 12 ) * 60 );
 8002df6:	fba2 1203 	umull	r1, r2, r2, r3
 8002dfa:	08d2      	lsrs	r2, r2, #3
 8002dfc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002e00:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
			video.file_idx += video.time.Minutes;
 8002e04:	7862      	ldrb	r2, [r4, #1]
			video.file_idx = ( ( video.time.Hours % 12 ) * 60 );
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
			video.file_idx += video.time.Minutes;
 8002e0c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002e10:	82a3      	strh	r3, [r4, #20]
			file_handler(1);
 8002e12:	f7ff fd33 	bl	800287c <file_handler>
			video.display_ts = video.time.Seconds;
 8002e16:	78a3      	ldrb	r3, [r4, #2]
 8002e18:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002e1a:	e79b      	b.n	8002d54 <smart_watch_process+0x84>
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	4974      	ldr	r1, [pc, #464]	@ (8002ff0 <smart_watch_process+0x320>)
 8002e20:	4638      	mov	r0, r7
 8002e22:	f7fd fbf7 	bl	8000614 <AVI_GetFrame>
 8002e26:	b2c0      	uxtb	r0, r0
	else if(video.FrameType == AVI_VIDEO_FRAME)
 8002e28:	2801      	cmp	r0, #1
	video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8002e2a:	75e0      	strb	r0, [r4, #23]
	else if(video.FrameType == AVI_VIDEO_FRAME)
 8002e2c:	d18d      	bne.n	8002d4a <smart_watch_process+0x7a>
		AVI_Handel.CurrentImage++;
 8002e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
		JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess);
 8002e30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
		AVI_Handel.CurrentImage++;
 8002e32:	3301      	adds	r3, #1
		JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess);
 8002e34:	4972      	ldr	r1, [pc, #456]	@ (8003000 <smart_watch_process+0x330>)
 8002e36:	4873      	ldr	r0, [pc, #460]	@ (8003004 <smart_watch_process+0x334>)
		AVI_Handel.CurrentImage++;
 8002e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
		video.frameCount++;
 8002e3a:	6a23      	ldr	r3, [r4, #32]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	6223      	str	r3, [r4, #32]
		JPEG_Decode_DMA(&JPEG_Handle, (uint32_t)MJPEG_VideoBuffer, AVI_Handel.FrameSize, video.jpegOutDataAdreess);
 8002e40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e42:	f7ff fadd 	bl	8002400 <JPEG_Decode_DMA>
		while(Jpeg_HWDecodingEnd == 0);
 8002e46:	4b70      	ldr	r3, [pc, #448]	@ (8003008 <smart_watch_process+0x338>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d0fb      	beq.n	8002e46 <smart_watch_process+0x176>
		if(video.isfirstFrame == 1)
 8002e4e:	7da3      	ldrb	r3, [r4, #22]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	f000 81fc 	beq.w	800324e <smart_watch_process+0x57e>
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8002e56:	4b6d      	ldr	r3, [pc, #436]	@ (800300c <smart_watch_process+0x33c>)
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8002e58:	f04f 31ff 	mov.w	r1, #4294967295
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8002e5c:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8002e60:	4b6b      	ldr	r3, [pc, #428]	@ (8003010 <smart_watch_process+0x340>)
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 8002e62:	f1ca 00f0 	rsb	r0, sl, #240	@ 0xf0
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 8002e66:	f1cb 0cf0 	rsb	ip, fp, #240	@ 0xf0
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8002e6a:	681a      	ldr	r2, [r3, #0]
	yPos = (LCD_Y_SIZE - JPEG_Info.ImageHeight)/2;
 8002e6c:	0840      	lsrs	r0, r0, #1
	xPos = (LCD_X_SIZE - JPEG_Info.ImageWidth)/2;
 8002e6e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8002e72:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 8002e76:	eb0c 1000 	add.w	r0, ip, r0, lsl #4
 8002e7a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8002e7e:	4865      	ldr	r0, [pc, #404]	@ (8003014 <smart_watch_process+0x344>)
	destination = (uint32_t)pDst + ((yPos * LCD_X_SIZE) + xPos) * 4;
 8002e80:	9203      	str	r2, [sp, #12]
		DMA2D_CopyBuffer((uint32_t *)video.jpegOutDataAdreess, (uint32_t *)outputData, JPEG_Info.ImageWidth, JPEG_Info.ImageHeight);
 8002e82:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002e84:	9202      	str	r2, [sp, #8]
	HAL_DMA2D_PollForTransfer(&DMA2D_Handle, HAL_MAX_DELAY);
 8002e86:	f002 fb7b 	bl	8005580 <HAL_DMA2D_PollForTransfer>
	HAL_DMA2D_Start(&DMA2D_Handle, (uint32_t)pSrc, destination, ImageWidth, ImageHeight);
 8002e8a:	fa1f f18a 	uxth.w	r1, sl
 8002e8e:	4861      	ldr	r0, [pc, #388]	@ (8003014 <smart_watch_process+0x344>)
 8002e90:	fa1f f38b 	uxth.w	r3, fp
 8002e94:	9100      	str	r1, [sp, #0]
 8002e96:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8002e9a:	f002 fb15 	bl	80054c8 <HAL_DMA2D_Start>
		depth24To16(&pOut, ( video.width * video.height ), 3);
 8002e9e:	8b23      	ldrh	r3, [r4, #24]
 8002ea0:	8b62      	ldrh	r2, [r4, #26]
		pOut.u8Arr = (uint8_t *)outputData;
 8002ea2:	495b      	ldr	r1, [pc, #364]	@ (8003010 <smart_watch_process+0x340>)
		depth24To16(&pOut, ( video.width * video.height ), 3);
 8002ea4:	fb13 f002 	smulbb	r0, r3, r2
		pOut.u8Arr = (uint8_t *)outputData;
 8002ea8:	f8d1 a000 	ldr.w	sl, [r1]
		depth24To16(&pOut, ( video.width * video.height ), 3);
 8002eac:	b280      	uxth	r0, r0
	for( ; i < length ; i++)
 8002eae:	b1d8      	cbz	r0, 8002ee8 <smart_watch_process+0x218>
 8002eb0:	eb0a 0040 	add.w	r0, sl, r0, lsl #1
 8002eb4:	4651      	mov	r1, sl
 8002eb6:	4652      	mov	r2, sl
		pxArr->u16Arr[i] = color565(r, g, b);
 8002eb8:	f8df c170 	ldr.w	ip, [pc, #368]	@ 800302c <smart_watch_process+0x35c>
 8002ebc:	f892 e001 	ldrb.w	lr, [r2, #1]
 8002ec0:	7893      	ldrb	r3, [r2, #2]
 8002ec2:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8002ec6:	ea0c 2303 	and.w	r3, ip, r3, lsl #8
 8002eca:	f40e 6efc 	and.w	lr, lr, #2016	@ 0x7e0
 8002ece:	ea43 030e 	orr.w	r3, r3, lr
 8002ed2:	f812 eb03 	ldrb.w	lr, [r2], #3
 8002ed6:	ea43 03de 	orr.w	r3, r3, lr, lsr #3
		pxArr->u16Arr[i] = ( ( ( pxArr->u16Arr[i] & 0x00ff ) << 8 ) | (( pxArr->u16Arr[i] & 0xff00 ) >> 8) );
 8002eda:	ba5b      	rev16	r3, r3
 8002edc:	f821 3b02 	strh.w	r3, [r1], #2
	for( ; i < length ; i++)
 8002ee0:	4288      	cmp	r0, r1
 8002ee2:	d1eb      	bne.n	8002ebc <smart_watch_process+0x1ec>
		lcd_draw(video.xPos, video.yPos, video.width, video.height, pOut.u8Arr, 0);
 8002ee4:	8b23      	ldrh	r3, [r4, #24]
 8002ee6:	8b62      	ldrh	r2, [r4, #26]
	       frame.start.X = 0;
 8002ee8:	f04f 11ef 	mov.w	r1, #15663343	@ 0xef00ef
	       frame.start.X = 0;
 8002eec:	f04f 0b00 	mov.w	fp, #0
 8002ef0:	e9cd 3202 	strd	r3, r2, [sp, #8]
	       frame.start.X = 0;
 8002ef4:	f44f 03f0 	mov.w	r3, #7864320	@ 0x780000
 8002ef8:	e9cd 3106 	strd	r3, r1, [sp, #24]
	   GC9A01_set_frame(frame);
 8002efc:	ab06      	add	r3, sp, #24
 8002efe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002f02:	f7ff f9d9 	bl	80022b8 <GC9A01_set_frame>
	   GC9A01_write_command(MEM_WR);
 8002f06:	202c      	movs	r0, #44	@ 0x2c
 8002f08:	f7fd fc8a 	bl	8000820 <GC9A01_write_command>
	   GC9A01_set_data_command(ON);
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	f7fd fc63 	bl	80007d8 <GC9A01_set_data_command>
	   GC9A01_set_chip_select(OFF);
 8002f12:	4658      	mov	r0, fp
 8002f14:	f7fd fc70 	bl	80007f8 <GC9A01_set_chip_select>
	   ret = GC9A01_spi_tx(data, total_bytes);
 8002f18:	f50a 4061 	add.w	r0, sl, #57600	@ 0xe100
	   uint32_t total_bytes = wd * ht;		// 2 byte per pixel
 8002f1c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8002f20:	fb02 f103 	mul.w	r1, r2, r3
	   ret = GC9A01_spi_tx(data, total_bytes);
 8002f24:	b289      	uxth	r1, r1
 8002f26:	f7ff fa55 	bl	80023d4 <GC9A01_spi_tx>
	       frame.start.X = 0;
 8002f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8003018 <smart_watch_process+0x348>)
		lcd_draw(video.xPos, video.yPos, video.width, video.height, pOut.u8Arr, 1);
 8002f2c:	8b62      	ldrh	r2, [r4, #26]
	       frame.start.X = 0;
 8002f2e:	9307      	str	r3, [sp, #28]
		lcd_draw(video.xPos, video.yPos, video.width, video.height, pOut.u8Arr, 1);
 8002f30:	8b23      	ldrh	r3, [r4, #24]
	       frame.start.X = 0;
 8002f32:	f8cd b018 	str.w	fp, [sp, #24]
		lcd_draw(video.xPos, video.yPos, video.width, video.height, pOut.u8Arr, 1);
 8002f36:	9303      	str	r3, [sp, #12]
	   GC9A01_set_frame(frame);
 8002f38:	ab06      	add	r3, sp, #24
		lcd_draw(video.xPos, video.yPos, video.width, video.height, pOut.u8Arr, 1);
 8002f3a:	9202      	str	r2, [sp, #8]
	   GC9A01_set_frame(frame);
 8002f3c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002f40:	f7ff f9ba 	bl	80022b8 <GC9A01_set_frame>
	   GC9A01_write_command(MEM_WR);
 8002f44:	202c      	movs	r0, #44	@ 0x2c
 8002f46:	f7fd fc6b 	bl	8000820 <GC9A01_write_command>
	   GC9A01_set_data_command(ON);
 8002f4a:	2001      	movs	r0, #1
 8002f4c:	f7fd fc44 	bl	80007d8 <GC9A01_set_data_command>
	   GC9A01_set_chip_select(OFF);
 8002f50:	4658      	mov	r0, fp
 8002f52:	f7fd fc51 	bl	80007f8 <GC9A01_set_chip_select>
	   ret = GC9A01_spi_tx(data, total_bytes);
 8002f56:	4650      	mov	r0, sl
	   uint32_t total_bytes = wd * ht;		// 2 byte per pixel
 8002f58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002f5c:	fb02 f103 	mul.w	r1, r2, r3
	   ret = GC9A01_spi_tx(data, total_bytes);
 8002f60:	b289      	uxth	r1, r1
 8002f62:	f7ff fa37 	bl	80023d4 <GC9A01_spi_tx>
		outputData = ( outputData == output_data1 ) ? output_data2 : output_data1;
 8002f66:	482a      	ldr	r0, [pc, #168]	@ (8003010 <smart_watch_process+0x340>)
 8002f68:	4a2c      	ldr	r2, [pc, #176]	@ (800301c <smart_watch_process+0x34c>)
 8002f6a:	6801      	ldr	r1, [r0, #0]
 8002f6c:	4b2c      	ldr	r3, [pc, #176]	@ (8003020 <smart_watch_process+0x350>)
 8002f6e:	4828      	ldr	r0, [pc, #160]	@ (8003010 <smart_watch_process+0x340>)
 8002f70:	4299      	cmp	r1, r3
 8002f72:	bf08      	it	eq
 8002f74:	4613      	moveq	r3, r2
 8002f76:	6003      	str	r3, [r0, #0]
		video.actual_time = ( HAL_GetTick() - video.tick_offset );
 8002f78:	f000 fd80 	bl	8003a7c <HAL_GetTick>
 8002f7c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
		float watch_time = ( video.frameCount * video.frame_time );
 8002f7e:	ed94 7a08 	vldr	s14, [r4, #32]
		video.actual_time = ( HAL_GetTick() - video.tick_offset );
 8002f82:	1ac0      	subs	r0, r0, r3
		float watch_time = ( video.frameCount * video.frame_time );
 8002f84:	edd4 6a0a 	vldr	s13, [r4, #40]	@ 0x28
 8002f88:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		int time_diff = ( video.actual_time - watch_time );
 8002f8c:	ee07 0a90 	vmov	s15, r0
		video.actual_time = ( HAL_GetTick() - video.tick_offset );
 8002f90:	62e0      	str	r0, [r4, #44]	@ 0x2c
		int time_diff = ( video.actual_time - watch_time );
 8002f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f96:	eee7 7a66 	vfms.f32	s15, s14, s13
 8002f9a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		video.frameToSkip = ( time_diff / video.frame_time );
 8002f9e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
		if(time_diff < 0)
 8002fa2:	ee17 3a90 	vmov	r3, s15
 8002fa6:	455b      	cmp	r3, fp
		video.frameToSkip = ( time_diff / video.frame_time );
 8002fa8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002fac:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002fb0:	ed84 7a09 	vstr	s14, [r4, #36]	@ 0x24
		if(time_diff < 0)
 8002fb4:	f2c0 813e 	blt.w	8003234 <smart_watch_process+0x564>
		RTC_DateTypeDef sDate = {0};
 8002fb8:	f04f 0a00 	mov.w	sl, #0
		HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002fbc:	4908      	ldr	r1, [pc, #32]	@ (8002fe0 <smart_watch_process+0x310>)
 8002fbe:	480e      	ldr	r0, [pc, #56]	@ (8002ff8 <smart_watch_process+0x328>)
 8002fc0:	4652      	mov	r2, sl
		RTC_DateTypeDef sDate = {0};
 8002fc2:	f8cd a018 	str.w	sl, [sp, #24]
		HAL_RTC_GetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 8002fc6:	f006 fb01 	bl	80095cc <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002fca:	4652      	mov	r2, sl
 8002fcc:	a906      	add	r1, sp, #24
 8002fce:	480a      	ldr	r0, [pc, #40]	@ (8002ff8 <smart_watch_process+0x328>)
 8002fd0:	f006 fb38 	bl	8009644 <HAL_RTC_GetDate>
 8002fd4:	e6b9      	b.n	8002d4a <smart_watch_process+0x7a>
 8002fd6:	bf00      	nop
 8002fd8:	00000000 	.word	0x00000000
 8002fdc:	408f4000 	.word	0x408f4000
 8002fe0:	2409f9f0 	.word	0x2409f9f0
 8002fe4:	240ac234 	.word	0x240ac234
 8002fe8:	58020800 	.word	0x58020800
 8002fec:	00000000 	.word	0x00000000
 8002ff0:	240ac27c 	.word	0x240ac27c
 8002ff4:	240549ec 	.word	0x240549ec
 8002ff8:	240000a4 	.word	0x240000a4
 8002ffc:	aaaaaaab 	.word	0xaaaaaaab
 8003000:	2409fa34 	.word	0x2409fa34
 8003004:	24000148 	.word	0x24000148
 8003008:	240000a0 	.word	0x240000a0
 800300c:	240000cc 	.word	0x240000cc
 8003010:	24000004 	.word	0x24000004
 8003014:	240000e0 	.word	0x240000e0
 8003018:	007700ef 	.word	0x007700ef
 800301c:	24000324 	.word	0x24000324
 8003020:	2402a688 	.word	0x2402a688
 8003024:	240ac6ea 	.word	0x240ac6ea
 8003028:	24000320 	.word	0x24000320
 800302c:	fffff800 	.word	0xfffff800
			show_frame(0);
 8003030:	f7ff fcd6 	bl	80029e0 <show_frame.constprop.0>
			if(btn_status == BTN_PLUS)
 8003034:	f899 a000 	ldrb.w	sl, [r9]
 8003038:	f1ba 0f01 	cmp.w	sl, #1
 800303c:	f000 80c9 	beq.w	80031d2 <smart_watch_process+0x502>
			if(btn_status == BTN_MINUS)
 8003040:	f1ba 0f03 	cmp.w	sl, #3
 8003044:	f000 809b 	beq.w	800317e <smart_watch_process+0x4ae>
			if(btn_status == BTN_SET)
 8003048:	f1ba 0f02 	cmp.w	sl, #2
 800304c:	f47f ae74 	bne.w	8002d38 <smart_watch_process+0x68>
				btn_status = BTN_NONE;
 8003050:	2300      	movs	r3, #0
				HAL_Delay(300);
 8003052:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 8003056:	f889 3000 	strb.w	r3, [r9]
				HAL_Delay(300);
 800305a:	f000 fd15 	bl	8003a88 <HAL_Delay>
}

static void clear_btn_int(void)
{

	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 800305e:	2006      	movs	r0, #6
 8003060:	f000 fdb8 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8003064:	2007      	movs	r0, #7
 8003066:	f000 fdb5 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 800306a:	2008      	movs	r0, #8
 800306c:	f000 fdb2 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
				video.file_idx += video.time.Minutes;
 8003070:	8aa2      	ldrh	r2, [r4, #20]
 8003072:	7863      	ldrb	r3, [r4, #1]
 8003074:	4413      	add	r3, r2
 8003076:	82a3      	strh	r3, [r4, #20]
				video.isfirstFrame = 1;
 8003078:	2301      	movs	r3, #1
 800307a:	75a3      	strb	r3, [r4, #22]
				video.set = SET_START;
 800307c:	2303      	movs	r3, #3
 800307e:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 8003082:	e659      	b.n	8002d38 <smart_watch_process+0x68>
			show_frame(0);
 8003084:	f7ff fcac 	bl	80029e0 <show_frame.constprop.0>
			if(btn_status == BTN_PLUS)
 8003088:	f899 a000 	ldrb.w	sl, [r9]
 800308c:	f1ba 0f01 	cmp.w	sl, #1
 8003090:	d047      	beq.n	8003122 <smart_watch_process+0x452>
			if(btn_status == BTN_MINUS)
 8003092:	f1ba 0f03 	cmp.w	sl, #3
 8003096:	d01c      	beq.n	80030d2 <smart_watch_process+0x402>
			if(btn_status == BTN_SET)
 8003098:	f1ba 0f02 	cmp.w	sl, #2
 800309c:	f47f ae4c 	bne.w	8002d38 <smart_watch_process+0x68>
				btn_status = BTN_NONE;
 80030a0:	2300      	movs	r3, #0
				HAL_Delay(300);
 80030a2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80030a6:	f889 3000 	strb.w	r3, [r9]
				HAL_Delay(300);
 80030aa:	f000 fced 	bl	8003a88 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80030ae:	2006      	movs	r0, #6
 80030b0:	f000 fd90 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80030b4:	2007      	movs	r0, #7
 80030b6:	f000 fd8d 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80030ba:	2008      	movs	r0, #8
 80030bc:	f000 fd8a 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
				video.set = SET_MINUTES;
 80030c0:	f884 a039 	strb.w	sl, [r4, #57]	@ 0x39
 80030c4:	e638      	b.n	8002d38 <smart_watch_process+0x68>
			file_handler(1);							// Start froma the first frame
 80030c6:	2001      	movs	r0, #1
 80030c8:	f7ff fbd8 	bl	800287c <file_handler>
			video.video_mode = NORMAL_MODE;
 80030cc:	2301      	movs	r3, #1
 80030ce:	8723      	strh	r3, [r4, #56]	@ 0x38
			break;
 80030d0:	e632      	b.n	8002d38 <smart_watch_process+0x68>
				btn_status = BTN_NONE;
 80030d2:	2300      	movs	r3, #0
				HAL_Delay(300);
 80030d4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80030d8:	f889 3000 	strb.w	r3, [r9]
				HAL_Delay(300);
 80030dc:	f000 fcd4 	bl	8003a88 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80030e0:	2006      	movs	r0, #6
 80030e2:	f000 fd77 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80030e6:	2007      	movs	r0, #7
 80030e8:	f000 fd74 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80030ec:	2008      	movs	r0, #8
 80030ee:	f000 fd71 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
				if(video.time.Hours > 0)
 80030f2:	7823      	ldrb	r3, [r4, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f000 80a3 	beq.w	8003240 <smart_watch_process+0x570>
					video.time.Hours--;
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b2db      	uxtb	r3, r3
				video.file_idx = ( video.time.Hours * 60 );
 80030fe:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 8003102:	0092      	lsls	r2, r2, #2
 8003104:	b292      	uxth	r2, r2
				file_handler(1);
 8003106:	2001      	movs	r0, #1
 8003108:	7023      	strb	r3, [r4, #0]
				video.file_idx = ( video.time.Hours * 60 );
 800310a:	82a2      	strh	r2, [r4, #20]
				file_handler(1);
 800310c:	f7ff fbb6 	bl	800287c <file_handler>
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8003110:	2200      	movs	r2, #0
 8003112:	4968      	ldr	r1, [pc, #416]	@ (80032b4 <smart_watch_process+0x5e4>)
 8003114:	4638      	mov	r0, r7
 8003116:	f7fd fa7d 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_SET)
 800311a:	f899 a000 	ldrb.w	sl, [r9]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800311e:	75e0      	strb	r0, [r4, #23]
 8003120:	e7ba      	b.n	8003098 <smart_watch_process+0x3c8>
				btn_status = BTN_NONE;
 8003122:	f04f 0b00 	mov.w	fp, #0
				HAL_Delay(300);
 8003126:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 800312a:	f889 b000 	strb.w	fp, [r9]
				HAL_Delay(300);
 800312e:	f000 fcab 	bl	8003a88 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 8003132:	2006      	movs	r0, #6
 8003134:	f000 fd4e 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8003138:	2007      	movs	r0, #7
 800313a:	f000 fd4b 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 800313e:	2008      	movs	r0, #8
 8003140:	f000 fd48 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
				video.time.Hours++;
 8003144:	7823      	ldrb	r3, [r4, #0]
				video.time.Hours %= 12;
 8003146:	4a5c      	ldr	r2, [pc, #368]	@ (80032b8 <smart_watch_process+0x5e8>)
				file_handler(1);
 8003148:	4650      	mov	r0, sl
				video.time.Hours++;
 800314a:	3301      	adds	r3, #1
				video.time.Hours %= 12;
 800314c:	b2db      	uxtb	r3, r3
 800314e:	fba2 1203 	umull	r1, r2, r2, r3
 8003152:	08d2      	lsrs	r2, r2, #3
 8003154:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003158:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 800315c:	b2db      	uxtb	r3, r3
 800315e:	7023      	strb	r3, [r4, #0]
				video.file_idx = ( video.time.Hours * 60 );
 8003160:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	82a3      	strh	r3, [r4, #20]
				file_handler(1);
 8003168:	f7ff fb88 	bl	800287c <file_handler>
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800316c:	465a      	mov	r2, fp
 800316e:	4951      	ldr	r1, [pc, #324]	@ (80032b4 <smart_watch_process+0x5e4>)
 8003170:	4638      	mov	r0, r7
 8003172:	f7fd fa4f 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_MINUS)
 8003176:	f899 a000 	ldrb.w	sl, [r9]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800317a:	75e0      	strb	r0, [r4, #23]
 800317c:	e789      	b.n	8003092 <smart_watch_process+0x3c2>
				btn_status = BTN_NONE;
 800317e:	2300      	movs	r3, #0
				HAL_Delay(300);
 8003180:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 8003184:	f889 3000 	strb.w	r3, [r9]
				HAL_Delay(300);
 8003188:	f000 fc7e 	bl	8003a88 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 800318c:	2006      	movs	r0, #6
 800318e:	f000 fd21 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 8003192:	2007      	movs	r0, #7
 8003194:	f000 fd1e 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8003198:	2008      	movs	r0, #8
 800319a:	f000 fd1b 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
				if(video.time.Minutes > 0)
 800319e:	7863      	ldrb	r3, [r4, #1]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d051      	beq.n	8003248 <smart_watch_process+0x578>
					video.time.Minutes--;
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b2db      	uxtb	r3, r3
				video.file_idx += video.time.Minutes;
 80031a8:	461a      	mov	r2, r3
 80031aa:	7063      	strb	r3, [r4, #1]
				file_handler(1);
 80031ac:	2001      	movs	r0, #1
				video.file_idx += video.time.Minutes;
 80031ae:	8aa3      	ldrh	r3, [r4, #20]
 80031b0:	441a      	add	r2, r3
 80031b2:	82a2      	strh	r2, [r4, #20]
				file_handler(1);
 80031b4:	f7ff fb62 	bl	800287c <file_handler>
				video.file_idx -= video.time.Minutes;
 80031b8:	8aa3      	ldrh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80031ba:	4638      	mov	r0, r7
				video.file_idx -= video.time.Minutes;
 80031bc:	7862      	ldrb	r2, [r4, #1]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80031be:	493d      	ldr	r1, [pc, #244]	@ (80032b4 <smart_watch_process+0x5e4>)
				video.file_idx -= video.time.Minutes;
 80031c0:	1a9b      	subs	r3, r3, r2
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80031c2:	2200      	movs	r2, #0
				video.file_idx -= video.time.Minutes;
 80031c4:	82a3      	strh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80031c6:	f7fd fa25 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_SET)
 80031ca:	f899 a000 	ldrb.w	sl, [r9]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 80031ce:	75e0      	strb	r0, [r4, #23]
 80031d0:	e73a      	b.n	8003048 <smart_watch_process+0x378>
				btn_status = BTN_NONE;
 80031d2:	f04f 0b00 	mov.w	fp, #0
				HAL_Delay(300);
 80031d6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
				btn_status = BTN_NONE;
 80031da:	f889 b000 	strb.w	fp, [r9]
				HAL_Delay(300);
 80031de:	f000 fc53 	bl	8003a88 <HAL_Delay>
	HAL_NVIC_ClearPendingIRQ(EXTI0_IRQn);
 80031e2:	2006      	movs	r0, #6
 80031e4:	f000 fcf6 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80031e8:	2007      	movs	r0, #7
 80031ea:	f000 fcf3 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 80031ee:	2008      	movs	r0, #8
 80031f0:	f000 fcf0 	bl	8003bd4 <HAL_NVIC_ClearPendingIRQ>
				video.time.Minutes++;
 80031f4:	7863      	ldrb	r3, [r4, #1]
				video.time.Minutes %= 60;
 80031f6:	4a31      	ldr	r2, [pc, #196]	@ (80032bc <smart_watch_process+0x5ec>)
				file_handler(1);
 80031f8:	4650      	mov	r0, sl
				video.time.Minutes++;
 80031fa:	3301      	adds	r3, #1
				video.time.Minutes %= 60;
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	fba2 1203 	umull	r1, r2, r2, r3
 8003202:	0952      	lsrs	r2, r2, #5
 8003204:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8003208:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
				video.file_idx += video.time.Minutes;
 800320c:	8aa2      	ldrh	r2, [r4, #20]
				video.time.Minutes %= 60;
 800320e:	b2db      	uxtb	r3, r3
 8003210:	7063      	strb	r3, [r4, #1]
				video.file_idx += video.time.Minutes;
 8003212:	4413      	add	r3, r2
 8003214:	82a3      	strh	r3, [r4, #20]
				file_handler(1);
 8003216:	f7ff fb31 	bl	800287c <file_handler>
				video.file_idx -= video.time.Minutes;
 800321a:	8aa3      	ldrh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 800321c:	465a      	mov	r2, fp
				video.file_idx -= video.time.Minutes;
 800321e:	7861      	ldrb	r1, [r4, #1]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8003220:	4638      	mov	r0, r7
				video.file_idx -= video.time.Minutes;
 8003222:	1a5b      	subs	r3, r3, r1
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8003224:	4923      	ldr	r1, [pc, #140]	@ (80032b4 <smart_watch_process+0x5e4>)
				video.file_idx -= video.time.Minutes;
 8003226:	82a3      	strh	r3, [r4, #20]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8003228:	f7fd f9f4 	bl	8000614 <AVI_GetFrame>
			if(btn_status == BTN_MINUS)
 800322c:	f899 a000 	ldrb.w	sl, [r9]
				video.FrameType = AVI_GetFrame(&AVI_Handel, &MJPEG_File, 0);
 8003230:	75e0      	strb	r0, [r4, #23]
 8003232:	e705      	b.n	8003040 <smart_watch_process+0x370>
			HAL_Delay(-time_diff);
 8003234:	4258      	negs	r0, r3
 8003236:	f000 fc27 	bl	8003a88 <HAL_Delay>
			video.frameToSkip = 0;
 800323a:	f8c4 b024 	str.w	fp, [r4, #36]	@ 0x24
 800323e:	e6bb      	b.n	8002fb8 <smart_watch_process+0x2e8>
 8003240:	f44f 7225 	mov.w	r2, #660	@ 0x294
					video.time.Hours = 11;
 8003244:	230b      	movs	r3, #11
 8003246:	e75e      	b.n	8003106 <smart_watch_process+0x436>
 8003248:	223b      	movs	r2, #59	@ 0x3b
					video.time.Minutes = 59;
 800324a:	4613      	mov	r3, r2
 800324c:	e7ad      	b.n	80031aa <smart_watch_process+0x4da>
			video.isfirstFrame = 0;
 800324e:	2300      	movs	r3, #0
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8003250:	491b      	ldr	r1, [pc, #108]	@ (80032c0 <smart_watch_process+0x5f0>)
 8003252:	481c      	ldr	r0, [pc, #112]	@ (80032c4 <smart_watch_process+0x5f4>)
			video.isfirstFrame = 0;
 8003254:	75a3      	strb	r3, [r4, #22]
			HAL_JPEG_GetInfo(&JPEG_Handle, &JPEG_Info);
 8003256:	f003 f825 	bl	80062a4 <HAL_JPEG_GetInfo>
			DMA2D_Init(JPEG_Info.ImageWidth, JPEG_Info.ImageHeight, JPEG_Info.ChromaSubsampling);
 800325a:	4b19      	ldr	r3, [pc, #100]	@ (80032c0 <smart_watch_process+0x5f0>)
 800325c:	6859      	ldr	r1, [r3, #4]
 800325e:	8998      	ldrh	r0, [r3, #12]
 8003260:	f7ff fb72 	bl	8002948 <DMA2D_Init.constprop.0>
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8003264:	edd7 7a00 	vldr	s15, [r7]
			video.width = JPEG_Info.ImageWidth;
 8003268:	4b15      	ldr	r3, [pc, #84]	@ (80032c0 <smart_watch_process+0x5f0>)
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 800326a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
			video.width = JPEG_Info.ImageWidth;
 800326e:	68da      	ldr	r2, [r3, #12]
			video.height = JPEG_Info.ImageHeight;
 8003270:	689b      	ldr	r3, [r3, #8]
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8003272:	ee86 7b08 	vdiv.f64	d7, d6, d8
			video.width = JPEG_Info.ImageWidth;
 8003276:	8322      	strh	r2, [r4, #24]
			video.xPos =  ( ( LCD_Y_SIZE - video.width ) / 2 );					// Center the image in x
 8003278:	b292      	uxth	r2, r2
			video.height = JPEG_Info.ImageHeight;
 800327a:	8363      	strh	r3, [r4, #26]
			video.yPos = ( ( LCD_Y_SIZE - video.height ) / 2 );					// Center the image in y
 800327c:	b29b      	uxth	r3, r3
			video.xPos =  ( ( LCD_Y_SIZE - video.width ) / 2 );					// Center the image in x
 800327e:	f1d2 02f0 	rsbs	r2, r2, #240	@ 0xf0
 8003282:	bf48      	it	mi
 8003284:	3201      	addmi	r2, #1
			video.yPos = ( ( LCD_Y_SIZE - video.height ) / 2 );					// Center the image in y
 8003286:	f1d3 03f0 	rsbs	r3, r3, #240	@ 0xf0
 800328a:	bf48      	it	mi
 800328c:	3301      	addmi	r3, #1
			video.xPos =  ( ( LCD_Y_SIZE - video.width ) / 2 );					// Center the image in x
 800328e:	1052      	asrs	r2, r2, #1
			video.yPos = ( ( LCD_Y_SIZE - video.height ) / 2 );					// Center the image in y
 8003290:	105b      	asrs	r3, r3, #1
			video.xPos =  ( ( LCD_Y_SIZE - video.width ) / 2 );					// Center the image in x
 8003292:	83a2      	strh	r2, [r4, #28]
			video.yPos = ( ( LCD_Y_SIZE - video.height ) / 2 );					// Center the image in y
 8003294:	83e3      	strh	r3, [r4, #30]
			video.frame_time = ( AVI_Handel.aviInfo.SecPerFrame / 1000.0 );
 8003296:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800329a:	ed84 7a0a 	vstr	s14, [r4, #40]	@ 0x28
			video.tick_offset = HAL_GetTick();									// Tick offset from 0
 800329e:	f000 fbed 	bl	8003a7c <HAL_GetTick>
			video.frameCount = 1;												// Reset the count here for every first frame of the minute chunk
 80032a2:	2301      	movs	r3, #1
			video.tick_offset = HAL_GetTick();									// Tick offset from 0
 80032a4:	6320      	str	r0, [r4, #48]	@ 0x30
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80032a6:	2200      	movs	r2, #0
 80032a8:	4907      	ldr	r1, [pc, #28]	@ (80032c8 <smart_watch_process+0x5f8>)
 80032aa:	4808      	ldr	r0, [pc, #32]	@ (80032cc <smart_watch_process+0x5fc>)
			video.frameCount = 1;												// Reset the count here for every first frame of the minute chunk
 80032ac:	6223      	str	r3, [r4, #32]
			HAL_RTC_SetTime(&hrtc, &video.time, RTC_FORMAT_BIN);
 80032ae:	f006 fab9 	bl	8009824 <HAL_RTC_SetTime>
 80032b2:	e5d0      	b.n	8002e56 <smart_watch_process+0x186>
 80032b4:	240ac27c 	.word	0x240ac27c
 80032b8:	aaaaaaab 	.word	0xaaaaaaab
 80032bc:	88888889 	.word	0x88888889
 80032c0:	240000cc 	.word	0x240000cc
 80032c4:	24000148 	.word	0x24000148
 80032c8:	2409f9f0 	.word	0x2409f9f0
 80032cc:	240000a4 	.word	0x240000a4

080032d0 <HAL_GPIO_EXTI_Callback>:
}

/************************** CALLBACK FUNCTIONS **************************/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80032d0:	b508      	push	{r3, lr}

	if(video.video_mode == SETTING_MODE)
 80032d2:	4b15      	ldr	r3, [pc, #84]	@ (8003328 <HAL_GPIO_EXTI_Callback+0x58>)
 80032d4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032d8:	b103      	cbz	r3, 80032dc <HAL_GPIO_EXTI_Callback+0xc>

		disable_btn_int();

	}

}
 80032da:	bd08      	pop	{r3, pc}
		if(!HAL_GPIO_ReadPin(PLUS_BTN_GPIO_Port, PLUS_BTN_Pin))
 80032dc:	2104      	movs	r1, #4
 80032de:	4813      	ldr	r0, [pc, #76]	@ (800332c <HAL_GPIO_EXTI_Callback+0x5c>)
 80032e0:	f002 fb92 	bl	8005a08 <HAL_GPIO_ReadPin>
 80032e4:	b968      	cbnz	r0, 8003302 <HAL_GPIO_EXTI_Callback+0x32>
			btn_status = BTN_PLUS;
 80032e6:	4b12      	ldr	r3, [pc, #72]	@ (8003330 <HAL_GPIO_EXTI_Callback+0x60>)
 80032e8:	2201      	movs	r2, #1
 80032ea:	701a      	strb	r2, [r3, #0]
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80032ec:	2006      	movs	r0, #6
 80032ee:	f000 fc49 	bl	8003b84 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80032f2:	2007      	movs	r0, #7
 80032f4:	f000 fc46 	bl	8003b84 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80032f8:	2008      	movs	r0, #8
}
 80032fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80032fe:	f000 bc41 	b.w	8003b84 <HAL_NVIC_DisableIRQ>
		else if(!HAL_GPIO_ReadPin(SET_BTN_GPIO_Port, SET_BTN_Pin))
 8003302:	2102      	movs	r1, #2
 8003304:	4809      	ldr	r0, [pc, #36]	@ (800332c <HAL_GPIO_EXTI_Callback+0x5c>)
 8003306:	f002 fb7f 	bl	8005a08 <HAL_GPIO_ReadPin>
 800330a:	b918      	cbnz	r0, 8003314 <HAL_GPIO_EXTI_Callback+0x44>
			btn_status = BTN_SET;
 800330c:	4b08      	ldr	r3, [pc, #32]	@ (8003330 <HAL_GPIO_EXTI_Callback+0x60>)
 800330e:	2202      	movs	r2, #2
 8003310:	701a      	strb	r2, [r3, #0]
 8003312:	e7eb      	b.n	80032ec <HAL_GPIO_EXTI_Callback+0x1c>
		else if(!HAL_GPIO_ReadPin(MINUS_BTN_GPIO_Port, MINUS_BTN_Pin))
 8003314:	2101      	movs	r1, #1
 8003316:	4805      	ldr	r0, [pc, #20]	@ (800332c <HAL_GPIO_EXTI_Callback+0x5c>)
 8003318:	f002 fb76 	bl	8005a08 <HAL_GPIO_ReadPin>
 800331c:	2800      	cmp	r0, #0
 800331e:	d1e5      	bne.n	80032ec <HAL_GPIO_EXTI_Callback+0x1c>
			btn_status = BTN_MINUS;
 8003320:	4b03      	ldr	r3, [pc, #12]	@ (8003330 <HAL_GPIO_EXTI_Callback+0x60>)
 8003322:	2203      	movs	r2, #3
 8003324:	701a      	strb	r2, [r3, #0]
 8003326:	e7e1      	b.n	80032ec <HAL_GPIO_EXTI_Callback+0x1c>
 8003328:	2409f9f0 	.word	0x2409f9f0
 800332c:	58020800 	.word	0x58020800
 8003330:	240ac6ea 	.word	0x240ac6ea

08003334 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{

    // Controlla errori FIFO
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_FEIF0_4)) {
 8003334:	4b34      	ldr	r3, [pc, #208]	@ (8003408 <HAL_SPI_TxCpltCallback+0xd4>)
 8003336:	4a35      	ldr	r2, [pc, #212]	@ (800340c <HAL_SPI_TxCpltCallback+0xd8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4293      	cmp	r3, r2
 800333c:	d904      	bls.n	8003348 <HAL_SPI_TxCpltCallback+0x14>
 800333e:	4b34      	ldr	r3, [pc, #208]	@ (8003410 <HAL_SPI_TxCpltCallback+0xdc>)
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	07d0      	lsls	r0, r2, #31
 8003344:	d524      	bpl.n	8003390 <HAL_SPI_TxCpltCallback+0x5c>
       while(1);
 8003346:	e7fe      	b.n	8003346 <HAL_SPI_TxCpltCallback+0x12>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_FEIF0_4)) {
 8003348:	4a32      	ldr	r2, [pc, #200]	@ (8003414 <HAL_SPI_TxCpltCallback+0xe0>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d90a      	bls.n	8003364 <HAL_SPI_TxCpltCallback+0x30>
 800334e:	4b32      	ldr	r3, [pc, #200]	@ (8003418 <HAL_SPI_TxCpltCallback+0xe4>)
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	07d1      	lsls	r1, r2, #31
 8003354:	d4f7      	bmi.n	8003346 <HAL_SPI_TxCpltCallback+0x12>
    }

    // Controlla errori Direct Mode
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_DMEIF0_4)) {
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	0751      	lsls	r1, r2, #29
 800335a:	d423      	bmi.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
        while(1);
    }

    // Controlla errori di trasferimento
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TEIF0_4)) {
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	0711      	lsls	r1, r2, #28
 8003360:	d51c      	bpl.n	800339c <HAL_SPI_TxCpltCallback+0x68>
        while(1);
 8003362:	e7fe      	b.n	8003362 <HAL_SPI_TxCpltCallback+0x2e>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_FEIF0_4)) {
 8003364:	4a2d      	ldr	r2, [pc, #180]	@ (800341c <HAL_SPI_TxCpltCallback+0xe8>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d91d      	bls.n	80033a6 <HAL_SPI_TxCpltCallback+0x72>
 800336a:	4b2d      	ldr	r3, [pc, #180]	@ (8003420 <HAL_SPI_TxCpltCallback+0xec>)
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	07d2      	lsls	r2, r2, #31
 8003370:	d4e9      	bmi.n	8003346 <HAL_SPI_TxCpltCallback+0x12>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_DMEIF0_4)) {
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	0752      	lsls	r2, r2, #29
 8003376:	d415      	bmi.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TEIF0_4)) {
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	0712      	lsls	r2, r2, #28
 800337c:	d4f1      	bmi.n	8003362 <HAL_SPI_TxCpltCallback+0x2e>
    }

    // Controlla completamento trasferimento
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TCIF0_4)) {
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d12e      	bne.n	80033e6 <HAL_SPI_TxCpltCallback+0xb2>
    	while(1);
    }

	spi_dma_not_ready = 0;
 8003388:	4b26      	ldr	r3, [pc, #152]	@ (8003424 <HAL_SPI_TxCpltCallback+0xf0>)
 800338a:	2200      	movs	r2, #0
 800338c:	701a      	strb	r2, [r3, #0]

}
 800338e:	4770      	bx	lr
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_DMEIF0_4)) {
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	0750      	lsls	r0, r2, #29
 8003394:	d406      	bmi.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TEIF0_4)) {
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	0710      	lsls	r0, r2, #28
 800339a:	d4e2      	bmi.n	8003362 <HAL_SPI_TxCpltCallback+0x2e>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TCIF0_4)) {
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80033a2:	e7ef      	b.n	8003384 <HAL_SPI_TxCpltCallback+0x50>
        while(1);
 80033a4:	e7fe      	b.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_FEIF0_4)) {
 80033a6:	4a20      	ldr	r2, [pc, #128]	@ (8003428 <HAL_SPI_TxCpltCallback+0xf4>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d90a      	bls.n	80033c2 <HAL_SPI_TxCpltCallback+0x8e>
 80033ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003420 <HAL_SPI_TxCpltCallback+0xec>)
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	07d0      	lsls	r0, r2, #31
 80033b2:	d4c8      	bmi.n	8003346 <HAL_SPI_TxCpltCallback+0x12>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_DMEIF0_4)) {
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	0750      	lsls	r0, r2, #29
 80033b8:	d4f4      	bmi.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TEIF0_4)) {
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	0710      	lsls	r0, r2, #28
 80033be:	d50d      	bpl.n	80033dc <HAL_SPI_TxCpltCallback+0xa8>
 80033c0:	e7cf      	b.n	8003362 <HAL_SPI_TxCpltCallback+0x2e>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_FEIF0_4)) {
 80033c2:	4a1a      	ldr	r2, [pc, #104]	@ (800342c <HAL_SPI_TxCpltCallback+0xf8>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003430 <HAL_SPI_TxCpltCallback+0xfc>)
 80033c8:	d80e      	bhi.n	80033e8 <HAL_SPI_TxCpltCallback+0xb4>
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	07d2      	lsls	r2, r2, #31
 80033ce:	d4ba      	bmi.n	8003346 <HAL_SPI_TxCpltCallback+0x12>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_DMEIF0_4)) {
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	0752      	lsls	r2, r2, #29
 80033d4:	d4e6      	bmi.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TEIF0_4)) {
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	0712      	lsls	r2, r2, #28
 80033da:	d4c2      	bmi.n	8003362 <HAL_SPI_TxCpltCallback+0x2e>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TCIF0_4)) {
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d0d0      	beq.n	8003388 <HAL_SPI_TxCpltCallback+0x54>
    	while(1);
 80033e6:	e7fe      	b.n	80033e6 <HAL_SPI_TxCpltCallback+0xb2>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_FEIF0_4)) {
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	07d1      	lsls	r1, r2, #31
 80033ec:	d4ab      	bmi.n	8003346 <HAL_SPI_TxCpltCallback+0x12>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_DMEIF0_4)) {
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	0751      	lsls	r1, r2, #29
 80033f2:	d4d7      	bmi.n	80033a4 <HAL_SPI_TxCpltCallback+0x70>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TEIF0_4)) {
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	0711      	lsls	r1, r2, #28
 80033f8:	d4b3      	bmi.n	8003362 <HAL_SPI_TxCpltCallback+0x2e>
    if (__HAL_DMA_GET_FLAG(&hdma_spi1_tx, DMA_FLAG_TCIF0_4)) {
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1f0      	bne.n	80033e6 <HAL_SPI_TxCpltCallback+0xb2>
 8003404:	e7c0      	b.n	8003388 <HAL_SPI_TxCpltCallback+0x54>
 8003406:	bf00      	nop
 8003408:	240001a0 	.word	0x240001a0
 800340c:	48022c94 	.word	0x48022c94
 8003410:	58025400 	.word	0x58025400
 8003414:	400204b8 	.word	0x400204b8
 8003418:	48022c00 	.word	0x48022c00
 800341c:	40020458 	.word	0x40020458
 8003420:	40020400 	.word	0x40020400
 8003424:	2400008c 	.word	0x2400008c
 8003428:	400200b8 	.word	0x400200b8
 800342c:	40020058 	.word	0x40020058
 8003430:	40020000 	.word	0x40020000

08003434 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003434:	4b07      	ldr	r3, [pc, #28]	@ (8003454 <HAL_MspInit+0x20>)
{
 8003436:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003438:	f8d3 2154 	ldr.w	r2, [r3, #340]	@ 0x154
 800343c:	f042 0202 	orr.w	r2, r2, #2
 8003440:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
 8003444:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	9301      	str	r3, [sp, #4]
 800344e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003450:	b002      	add	sp, #8
 8003452:	4770      	bx	lr
 8003454:	58024400 	.word	0x58024400

08003458 <HAL_DMA2D_MspInit>:
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
  if(hdma2d->Instance==DMA2D)
 8003458:	4b0a      	ldr	r3, [pc, #40]	@ (8003484 <HAL_DMA2D_MspInit+0x2c>)
 800345a:	6802      	ldr	r2, [r0, #0]
 800345c:	429a      	cmp	r2, r3
 800345e:	d000      	beq.n	8003462 <HAL_DMA2D_MspInit+0xa>
 8003460:	4770      	bx	lr
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003462:	4b09      	ldr	r3, [pc, #36]	@ (8003488 <HAL_DMA2D_MspInit+0x30>)
{
 8003464:	b082      	sub	sp, #8
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003466:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 800346a:	f042 0210 	orr.w	r2, r2, #16
 800346e:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
 8003472:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8003476:	f003 0310 	and.w	r3, r3, #16
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800347e:	b002      	add	sp, #8
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	52001000 	.word	0x52001000
 8003488:	58024400 	.word	0x58024400

0800348c <HAL_JPEG_MspInit>:
{
	  static MDMA_HandleTypeDef   hmdmaIn;
	  static MDMA_HandleTypeDef   hmdmaOut;


	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 800348c:	4b3a      	ldr	r3, [pc, #232]	@ (8003578 <HAL_JPEG_MspInit+0xec>)

	  __HAL_RCC_MDMA_CLK_ENABLE();

	  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 800348e:	2107      	movs	r1, #7
 8003490:	220f      	movs	r2, #15
{
 8003492:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 8003496:	f8d3 4134 	ldr.w	r4, [r3, #308]	@ 0x134
{
 800349a:	4606      	mov	r6, r0
 800349c:	b083      	sub	sp, #12
	  HAL_NVIC_EnableIRQ(JPEG_IRQn);

	  hmdmaIn.Init.Priority           = MDMA_PRIORITY_HIGH;
	  hmdmaIn.Init.Endianness         = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 800349e:	2500      	movs	r5, #0
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 80034a0:	f044 0420 	orr.w	r4, r4, #32
	  hmdmaIn.Init.SourceBlockAddressOffset = 0;
	  hmdmaIn.Init.DestBlockAddressOffset  = 0;

	  hmdmaIn.Init.Request = MDMA_REQUEST_JPEG_INFIFO_TH;
	  hmdmaIn.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
	  hmdmaIn.Init.BufferTransferLength = 32;
 80034a4:	2720      	movs	r7, #32
	  hmdmaIn.Init.DataAlignment      = MDMA_DATAALIGN_PACKENABLE;
 80034a6:	f04f 7900 	mov.w	r9, #33554432	@ 0x2000000
	  hmdmaIn.Init.SourceBurst        = MDMA_SOURCE_BURST_32BEATS;
 80034aa:	f44f 48a0 	mov.w	r8, #20480	@ 0x5000
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 80034ae:	f8c3 4134 	str.w	r4, [r3, #308]	@ 0x134
 80034b2:	f8d3 0134 	ldr.w	r0, [r3, #308]	@ 0x134
	  hmdmaIn.Init.Priority           = MDMA_PRIORITY_HIGH;
 80034b6:	4c31      	ldr	r4, [pc, #196]	@ (800357c <HAL_JPEG_MspInit+0xf0>)
	  __HAL_RCC_JPGDECEN_CLK_ENABLE();
 80034b8:	f000 0020 	and.w	r0, r0, #32
 80034bc:	9000      	str	r0, [sp, #0]
 80034be:	9800      	ldr	r0, [sp, #0]
	  __HAL_RCC_MDMA_CLK_ENABLE();
 80034c0:	f8d3 0134 	ldr.w	r0, [r3, #308]	@ 0x134
 80034c4:	f040 0001 	orr.w	r0, r0, #1
 80034c8:	f8c3 0134 	str.w	r0, [r3, #308]	@ 0x134
	  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 80034cc:	2079      	movs	r0, #121	@ 0x79
	  __HAL_RCC_MDMA_CLK_ENABLE();
 80034ce:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	9301      	str	r3, [sp, #4]
 80034d8:	9b01      	ldr	r3, [sp, #4]
	  HAL_NVIC_SetPriority(JPEG_IRQn, 0x07, 0x0F);
 80034da:	f000 fb09 	bl	8003af0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(JPEG_IRQn);
 80034de:	2079      	movs	r0, #121	@ 0x79
 80034e0:	f000 fb42 	bl	8003b68 <HAL_NVIC_EnableIRQ>
	  hmdmaIn.Init.Priority           = MDMA_PRIORITY_HIGH;
 80034e4:	2380      	movs	r3, #128	@ 0x80
	  hmdmaIn.Init.SourceInc          = MDMA_SRC_INC_BYTE;
 80034e6:	2202      	movs	r2, #2

	  hmdmaIn.Instance = MDMA_Channel1;

	  __HAL_LINKDMA(hjpeg, hdmain, hmdmaIn);

	  HAL_MDMA_DeInit(&hmdmaIn);
 80034e8:	4620      	mov	r0, r4
	  hmdmaIn.Init.DestDataSize       = MDMA_DEST_DATASIZE_WORD;
 80034ea:	6223      	str	r3, [r4, #32]
	  hmdmaIn.Init.SourceInc          = MDMA_SRC_INC_BYTE;
 80034ec:	6162      	str	r2, [r4, #20]
	  hmdmaIn.Instance = MDMA_Channel1;
 80034ee:	2211      	movs	r2, #17
	  hmdmaIn.Init.DataAlignment      = MDMA_DATAALIGN_PACKENABLE;
 80034f0:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
	  hmdmaIn.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 80034f4:	60a5      	str	r5, [r4, #8]
	  hmdmaIn.Init.SourceBurst        = MDMA_SOURCE_BURST_32BEATS;
 80034f6:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
	  hmdmaIn.Init.BufferTransferLength = 32;
 80034fa:	62a7      	str	r7, [r4, #40]	@ 0x28
	  hmdmaIn.Init.Endianness         = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80034fc:	e9c4 3503 	strd	r3, r5, [r4, #12]
	  hmdmaIn.Init.DestBurst          = MDMA_DEST_BURST_16BEATS;
 8003500:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003504:	6323      	str	r3, [r4, #48]	@ 0x30
	  hmdmaIn.Instance = MDMA_Channel1;
 8003506:	4b1e      	ldr	r3, [pc, #120]	@ (8003580 <HAL_JPEG_MspInit+0xf4>)
	  hmdmaIn.Init.SourceBlockAddressOffset = 0;
 8003508:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
	  __HAL_LINKDMA(hjpeg, hdmain, hmdmaIn);
 800350c:	6334      	str	r4, [r6, #48]	@ 0x30
 800350e:	6426      	str	r6, [r4, #64]	@ 0x40
	  hmdmaIn.Instance = MDMA_Channel1;
 8003510:	e9c4 3200 	strd	r3, r2, [r4]
	  hmdmaIn.Init.SourceDataSize     = MDMA_SRC_DATASIZE_BYTE;
 8003514:	e9c4 5506 	strd	r5, r5, [r4, #24]
	  HAL_MDMA_DeInit(&hmdmaIn);
 8003518:	f003 fd98 	bl	800704c <HAL_MDMA_DeInit>

	  HAL_MDMA_Init(&hmdmaIn);
 800351c:	4620      	mov	r0, r4
 800351e:	f003 fd1b 	bl	8006f58 <HAL_MDMA_Init>

	  hmdmaOut.Init.Priority        = MDMA_PRIORITY_VERY_HIGH;
 8003522:	4c18      	ldr	r4, [pc, #96]	@ (8003584 <HAL_JPEG_MspInit+0xf8>)
	  hmdmaOut.Init.DestinationInc  = MDMA_DEST_INC_BYTE;
	  hmdmaOut.Init.SourceDataSize  = MDMA_SRC_DATASIZE_WORD;
	  hmdmaOut.Init.DestDataSize    = MDMA_DEST_DATASIZE_BYTE;
	  hmdmaOut.Init.DataAlignment   = MDMA_DATAALIGN_PACKENABLE;
	  hmdmaOut.Init.SourceBurst     = MDMA_SOURCE_BURST_32BEATS;
	  hmdmaOut.Init.DestBurst       = MDMA_DEST_BURST_32BEATS;
 8003524:	f44f 3320 	mov.w	r3, #163840	@ 0x28000

	  hmdmaOut.Init.Request              = MDMA_REQUEST_JPEG_OUTFIFO_TH;
	  hmdmaOut.Init.TransferTriggerMode  = MDMA_BUFFER_TRANSFER;
	  hmdmaOut.Init.BufferTransferLength = 32;

	  hmdmaOut.Instance = MDMA_Channel0;
 8003528:	4a17      	ldr	r2, [pc, #92]	@ (8003588 <HAL_JPEG_MspInit+0xfc>)
	  hmdmaOut.Init.TransferTriggerMode  = MDMA_BUFFER_TRANSFER;
 800352a:	60a5      	str	r5, [r4, #8]

	  HAL_MDMA_DeInit(&hmdmaOut);
 800352c:	4620      	mov	r0, r4
	  hmdmaOut.Init.DestBurst       = MDMA_DEST_BURST_32BEATS;
 800352e:	6323      	str	r3, [r4, #48]	@ 0x30
	  hmdmaOut.Init.Request              = MDMA_REQUEST_JPEG_OUTFIFO_TH;
 8003530:	2313      	movs	r3, #19
	  hmdmaOut.Instance = MDMA_Channel0;
 8003532:	6022      	str	r2, [r4, #0]
	  hmdmaOut.Init.Request              = MDMA_REQUEST_JPEG_OUTFIFO_TH;
 8003534:	6063      	str	r3, [r4, #4]
	  hmdmaOut.Init.Priority        = MDMA_PRIORITY_VERY_HIGH;
 8003536:	23c0      	movs	r3, #192	@ 0xc0
	  hmdmaOut.Init.DataAlignment   = MDMA_DATAALIGN_PACKENABLE;
 8003538:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
	  hmdmaOut.Init.Priority        = MDMA_PRIORITY_VERY_HIGH;
 800353c:	60e3      	str	r3, [r4, #12]
	  hmdmaOut.Init.SourceBurst     = MDMA_SOURCE_BURST_32BEATS;
 800353e:	f8c4 802c 	str.w	r8, [r4, #44]	@ 0x2c
	  hmdmaOut.Init.BufferTransferLength = 32;
 8003542:	62a7      	str	r7, [r4, #40]	@ 0x28
	  hmdmaOut.Init.SourceInc       = MDMA_SRC_INC_DISABLE;
 8003544:	e9c4 5504 	strd	r5, r5, [r4, #16]
	  hmdmaOut.Init.DestDataSize    = MDMA_DEST_DATASIZE_BYTE;
 8003548:	e9c4 7507 	strd	r7, r5, [r4, #28]
	  hmdmaOut.Init.SourceBlockAddressOffset = 0;
 800354c:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
	  hmdmaOut.Init.DestinationInc  = MDMA_DEST_INC_BYTE;
 8003550:	2508      	movs	r5, #8
 8003552:	61a5      	str	r5, [r4, #24]
	  HAL_MDMA_DeInit(&hmdmaOut);
 8003554:	f003 fd7a 	bl	800704c <HAL_MDMA_DeInit>

	  HAL_MDMA_Init(&hmdmaOut);
 8003558:	4620      	mov	r0, r4
 800355a:	f003 fcfd 	bl	8006f58 <HAL_MDMA_Init>

	  __HAL_LINKDMA(hjpeg, hdmaout, hmdmaOut);
 800355e:	6374      	str	r4, [r6, #52]	@ 0x34


	  HAL_NVIC_SetPriority(MDMA_IRQn, 0x08, 0x0F);
 8003560:	220f      	movs	r2, #15
 8003562:	4629      	mov	r1, r5
 8003564:	207a      	movs	r0, #122	@ 0x7a
	  __HAL_LINKDMA(hjpeg, hdmaout, hmdmaOut);
 8003566:	6426      	str	r6, [r4, #64]	@ 0x40
	  HAL_NVIC_SetPriority(MDMA_IRQn, 0x08, 0x0F);
 8003568:	f000 fac2 	bl	8003af0 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 800356c:	207a      	movs	r0, #122	@ 0x7a
}
 800356e:	b003      	add	sp, #12
 8003570:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8003574:	f000 baf8 	b.w	8003b68 <HAL_NVIC_EnableIRQ>
 8003578:	58024400 	.word	0x58024400
 800357c:	240ac760 	.word	0x240ac760
 8003580:	52000080 	.word	0x52000080
 8003584:	240ac6f0 	.word	0x240ac6f0
 8003588:	52000040 	.word	0x52000040

0800358c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800358c:	b5d0      	push	{r4, r6, r7, lr}
 800358e:	b0ba      	sub	sp, #232	@ 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003590:	2100      	movs	r1, #0
{
 8003592:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003594:	22c0      	movs	r2, #192	@ 0xc0
 8003596:	a80a      	add	r0, sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003598:	9108      	str	r1, [sp, #32]
 800359a:	e9cd 1104 	strd	r1, r1, [sp, #16]
 800359e:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80035a2:	f00a fe33 	bl	800e20c <memset>
  if(hsd->Instance==SDMMC1)
 80035a6:	4b3d      	ldr	r3, [pc, #244]	@ (800369c <HAL_SD_MspInit+0x110>)
 80035a8:	6822      	ldr	r2, [r4, #0]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d001      	beq.n	80035b2 <HAL_SD_MspInit+0x26>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 80035ae:	b03a      	add	sp, #232	@ 0xe8
 80035b0:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80035b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80035b6:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035b8:	a80a      	add	r0, sp, #40	@ 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80035ba:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035be:	f004 fd71 	bl	80080a4 <HAL_RCCEx_PeriphCLKConfig>
 80035c2:	2800      	cmp	r0, #0
 80035c4:	d166      	bne.n	8003694 <HAL_SD_MspInit+0x108>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80035c6:	4b36      	ldr	r3, [pc, #216]	@ (80036a0 <HAL_SD_MspInit+0x114>)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80035c8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80035cc:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80035ce:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80035d0:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80035d4:	2601      	movs	r6, #1
 80035d6:	2703      	movs	r7, #3
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80035d8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80035dc:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
 80035e0:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 80035e4:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 80035e8:	9200      	str	r2, [sp, #0]
 80035ea:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ec:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 80035f0:	f042 0202 	orr.w	r2, r2, #2
 80035f4:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 80035f8:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 80035fc:	f002 0202 	and.w	r2, r2, #2
 8003600:	9201      	str	r2, [sp, #4]
 8003602:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003604:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8003608:	f042 0204 	orr.w	r2, r2, #4
 800360c:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8003610:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8003614:	f002 0204 	and.w	r2, r2, #4
 8003618:	9202      	str	r2, [sp, #8]
 800361a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800361c:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8003620:	f042 0208 	orr.w	r2, r2, #8
 8003624:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
 8003628:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800362c:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800362e:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003632:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003636:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003638:	a904      	add	r1, sp, #16
 800363a:	481a      	ldr	r0, [pc, #104]	@ (80036a4 <HAL_SD_MspInit+0x118>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800363c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800363e:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003642:	f002 f89f 	bl	8005784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003646:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 800364a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800364c:	a904      	add	r1, sp, #16
 800364e:	4816      	ldr	r0, [pc, #88]	@ (80036a8 <HAL_SD_MspInit+0x11c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003650:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8003652:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003656:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800365a:	f002 f893 	bl	8005784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800365e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003662:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003664:	a904      	add	r1, sp, #16
 8003666:	4810      	ldr	r0, [pc, #64]	@ (80036a8 <HAL_SD_MspInit+0x11c>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003668:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800366a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800366e:	2200      	movs	r2, #0
 8003670:	2303      	movs	r3, #3
 8003672:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003676:	f002 f885 	bl	8005784 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800367a:	2204      	movs	r2, #4
 800367c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800367e:	a904      	add	r1, sp, #16
 8003680:	480a      	ldr	r0, [pc, #40]	@ (80036ac <HAL_SD_MspInit+0x120>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8003682:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003684:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8003688:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800368c:	f002 f87a 	bl	8005784 <HAL_GPIO_Init>
}
 8003690:	b03a      	add	sp, #232	@ 0xe8
 8003692:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8003694:	f7ff f8f0 	bl	8002878 <Error_Handler>
 8003698:	e795      	b.n	80035c6 <HAL_SD_MspInit+0x3a>
 800369a:	bf00      	nop
 800369c:	52007000 	.word	0x52007000
 80036a0:	58024400 	.word	0x58024400
 80036a4:	58020400 	.word	0x58020400
 80036a8:	58020800 	.word	0x58020800
 80036ac:	58020c00 	.word	0x58020c00

080036b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80036b0:	b530      	push	{r4, r5, lr}
 80036b2:	b0b9      	sub	sp, #228	@ 0xe4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b4:	2100      	movs	r1, #0
{
 80036b6:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036b8:	22c0      	movs	r2, #192	@ 0xc0
 80036ba:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036bc:	9106      	str	r1, [sp, #24]
 80036be:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80036c2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036c6:	f00a fda1 	bl	800e20c <memset>
  if(hspi->Instance==SPI1)
 80036ca:	4b30      	ldr	r3, [pc, #192]	@ (800378c <HAL_SPI_MspInit+0xdc>)
 80036cc:	6822      	ldr	r2, [r4, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d001      	beq.n	80036d6 <HAL_SPI_MspInit+0x26>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80036d2:	b039      	add	sp, #228	@ 0xe4
 80036d4:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80036d6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80036da:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036dc:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80036de:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036e2:	f004 fcdf 	bl	80080a4 <HAL_RCCEx_PeriphCLKConfig>
 80036e6:	2800      	cmp	r0, #0
 80036e8:	d14a      	bne.n	8003780 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036ea:	4b29      	ldr	r3, [pc, #164]	@ (8003790 <HAL_SPI_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80036ec:	2005      	movs	r0, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ee:	a902      	add	r1, sp, #8
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036f0:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80036f4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80036f8:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
 80036fc:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8003700:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003704:	9200      	str	r2, [sp, #0]
 8003706:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003708:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 800370c:	f042 0201 	orr.w	r2, r2, #1
 8003710:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003714:	22a0      	movs	r2, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003716:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800371a:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800371c:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003720:	481c      	ldr	r0, [pc, #112]	@ (8003794 <HAL_SPI_MspInit+0xe4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003722:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003724:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003726:	9d01      	ldr	r5, [sp, #4]
    hdma_spi1_tx.Instance = DMA1_Stream0;
 8003728:	4d1b      	ldr	r5, [pc, #108]	@ (8003798 <HAL_SPI_MspInit+0xe8>)
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800372a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800372e:	2200      	movs	r2, #0
 8003730:	2300      	movs	r3, #0
 8003732:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003736:	f002 f825 	bl	8005784 <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800373a:	2300      	movs	r3, #0
    hdma_spi1_tx.Instance = DMA1_Stream0;
 800373c:	4917      	ldr	r1, [pc, #92]	@ (800379c <HAL_SPI_MspInit+0xec>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800373e:	2226      	movs	r2, #38	@ 0x26
 8003740:	2040      	movs	r0, #64	@ 0x40
 8003742:	60eb      	str	r3, [r5, #12]
 8003744:	616b      	str	r3, [r5, #20]
 8003746:	60a8      	str	r0, [r5, #8]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003748:	4628      	mov	r0, r5
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800374a:	e9c5 1200 	strd	r1, r2, [r5]
 800374e:	e9c5 3306 	strd	r3, r3, [r5, #24]
 8003752:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003756:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800375a:	2304      	movs	r3, #4
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 800375c:	6129      	str	r1, [r5, #16]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800375e:	e9c5 2308 	strd	r2, r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003762:	f000 fb2d 	bl	8003dc0 <HAL_DMA_Init>
 8003766:	b970      	cbnz	r0, 8003786 <HAL_SPI_MspInit+0xd6>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003768:	2200      	movs	r2, #0
 800376a:	2023      	movs	r0, #35	@ 0x23
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800376c:	67a5      	str	r5, [r4, #120]	@ 0x78
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800376e:	4611      	mov	r1, r2
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003770:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003772:	f000 f9bd 	bl	8003af0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003776:	2023      	movs	r0, #35	@ 0x23
 8003778:	f000 f9f6 	bl	8003b68 <HAL_NVIC_EnableIRQ>
}
 800377c:	b039      	add	sp, #228	@ 0xe4
 800377e:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8003780:	f7ff f87a 	bl	8002878 <Error_Handler>
 8003784:	e7b1      	b.n	80036ea <HAL_SPI_MspInit+0x3a>
      Error_Handler();
 8003786:	f7ff f877 	bl	8002878 <Error_Handler>
 800378a:	e7ed      	b.n	8003768 <HAL_SPI_MspInit+0xb8>
 800378c:	40013000 	.word	0x40013000
 8003790:	58024400 	.word	0x58024400
 8003794:	58020000 	.word	0x58020000
 8003798:	240001a0 	.word	0x240001a0
 800379c:	40020010 	.word	0x40020010

080037a0 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80037a0:	b510      	push	{r4, lr}
 80037a2:	b0b0      	sub	sp, #192	@ 0xc0
 80037a4:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80037a6:	22c0      	movs	r2, #192	@ 0xc0
 80037a8:	2100      	movs	r1, #0
 80037aa:	4668      	mov	r0, sp
 80037ac:	f00a fd2e 	bl	800e20c <memset>
  if(hrtc->Instance==RTC)
 80037b0:	4b0f      	ldr	r3, [pc, #60]	@ (80037f0 <HAL_RTC_MspInit+0x50>)
 80037b2:	6822      	ldr	r2, [r4, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d001      	beq.n	80037bc <HAL_RTC_MspInit+0x1c>

    __HAL_RCC_RTC_ENABLE();

  }

}
 80037b8:	b030      	add	sp, #192	@ 0xc0
 80037ba:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80037bc:	ed9f 7b0a 	vldr	d7, [pc, #40]	@ 80037e8 <HAL_RTC_MspInit+0x48>
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80037c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037c4:	4668      	mov	r0, sp
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80037c6:	ed8d 7b00 	vstr	d7, [sp]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80037ca:	932d      	str	r3, [sp, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037cc:	f004 fc6a 	bl	80080a4 <HAL_RCCEx_PeriphCLKConfig>
 80037d0:	b930      	cbnz	r0, 80037e0 <HAL_RTC_MspInit+0x40>
    __HAL_RCC_RTC_ENABLE();
 80037d2:	4a08      	ldr	r2, [pc, #32]	@ (80037f4 <HAL_RTC_MspInit+0x54>)
 80037d4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80037d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037da:	6713      	str	r3, [r2, #112]	@ 0x70
}
 80037dc:	b030      	add	sp, #192	@ 0xc0
 80037de:	bd10      	pop	{r4, pc}
      Error_Handler();
 80037e0:	f7ff f84a 	bl	8002878 <Error_Handler>
 80037e4:	e7f5      	b.n	80037d2 <HAL_RTC_MspInit+0x32>
 80037e6:	bf00      	nop
 80037e8:	00400000 	.word	0x00400000
 80037ec:	00000000 	.word	0x00000000
 80037f0:	58004000 	.word	0x58004000
 80037f4:	58024400 	.word	0x58024400

080037f8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037f8:	e7fe      	b.n	80037f8 <NMI_Handler>
 80037fa:	bf00      	nop

080037fc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037fc:	e7fe      	b.n	80037fc <HardFault_Handler>
 80037fe:	bf00      	nop

08003800 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003800:	e7fe      	b.n	8003800 <MemManage_Handler>
 8003802:	bf00      	nop

08003804 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003804:	e7fe      	b.n	8003804 <BusFault_Handler>
 8003806:	bf00      	nop

08003808 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003808:	e7fe      	b.n	8003808 <UsageFault_Handler>
 800380a:	bf00      	nop

0800380c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop

08003810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop

08003814 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop

08003818 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003818:	f000 b924 	b.w	8003a64 <HAL_IncTick>

0800381c <JPEG_IRQHandler>:
/******************************************************************************/

/* USER CODE BEGIN 1 */
void JPEG_IRQHandler(void)
{
  HAL_JPEG_IRQHandler(&JPEG_Handle);
 800381c:	4801      	ldr	r0, [pc, #4]	@ (8003824 <JPEG_IRQHandler+0x8>)
 800381e:	f003 baff 	b.w	8006e20 <HAL_JPEG_IRQHandler>
 8003822:	bf00      	nop
 8003824:	24000148 	.word	0x24000148

08003828 <MDMA_IRQHandler>:
}

void MDMA_IRQHandler()
{
 8003828:	b510      	push	{r4, lr}
  /* Check the interrupt and clear flag */
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmain);
 800382a:	4c04      	ldr	r4, [pc, #16]	@ (800383c <MDMA_IRQHandler+0x14>)
 800382c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800382e:	f003 fcb7 	bl	80071a0 <HAL_MDMA_IRQHandler>
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmaout);
 8003832:	6b60      	ldr	r0, [r4, #52]	@ 0x34
}
 8003834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_MDMA_IRQHandler(JPEG_Handle.hdmaout);
 8003838:	f003 bcb2 	b.w	80071a0 <HAL_MDMA_IRQHandler>
 800383c:	24000148 	.word	0x24000148

08003840 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler()
{

	HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003840:	4801      	ldr	r0, [pc, #4]	@ (8003848 <DMA1_Stream0_IRQHandler+0x8>)
 8003842:	f001 ba81 	b.w	8004d48 <HAL_DMA_IRQHandler>
 8003846:	bf00      	nop
 8003848:	240001a0 	.word	0x240001a0

0800384c <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800384c:	4801      	ldr	r0, [pc, #4]	@ (8003854 <SPI1_IRQHandler+0x8>)
 800384e:	f007 ba05 	b.w	800ac5c <HAL_SPI_IRQHandler>
 8003852:	bf00      	nop
 8003854:	24000218 	.word	0x24000218

08003858 <EXTI0_IRQHandler>:
}

void EXTI0_IRQHandler(void)
{

    HAL_GPIO_EXTI_IRQHandler(MINUS_BTN_Pin);
 8003858:	2001      	movs	r0, #1
 800385a:	f002 b8df 	b.w	8005a1c <HAL_GPIO_EXTI_IRQHandler>
 800385e:	bf00      	nop

08003860 <EXTI1_IRQHandler>:


void EXTI1_IRQHandler(void)
{

    HAL_GPIO_EXTI_IRQHandler(SET_BTN_Pin);
 8003860:	2002      	movs	r0, #2
 8003862:	f002 b8db 	b.w	8005a1c <HAL_GPIO_EXTI_IRQHandler>
 8003866:	bf00      	nop

08003868 <EXTI2_IRQHandler>:


void EXTI2_IRQHandler(void)
{

    HAL_GPIO_EXTI_IRQHandler(PLUS_BTN_Pin);
 8003868:	2004      	movs	r0, #4
 800386a:	f002 b8d7 	b.w	8005a1c <HAL_GPIO_EXTI_IRQHandler>
 800386e:	bf00      	nop

08003870 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003870:	490d      	ldr	r1, [pc, #52]	@ (80038a8 <_sbrk+0x38>)
{
 8003872:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003874:	4a0d      	ldr	r2, [pc, #52]	@ (80038ac <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8003876:	6808      	ldr	r0, [r1, #0]
{
 8003878:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800387a:	4c0d      	ldr	r4, [pc, #52]	@ (80038b0 <_sbrk+0x40>)
 800387c:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800387e:	b120      	cbz	r0, 800388a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003880:	4403      	add	r3, r0
 8003882:	4293      	cmp	r3, r2
 8003884:	d807      	bhi.n	8003896 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003886:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8003888:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800388a:	4c0a      	ldr	r4, [pc, #40]	@ (80038b4 <_sbrk+0x44>)
 800388c:	4620      	mov	r0, r4
 800388e:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8003890:	4403      	add	r3, r0
 8003892:	4293      	cmp	r3, r2
 8003894:	d9f7      	bls.n	8003886 <_sbrk+0x16>
    errno = ENOMEM;
 8003896:	f00a fcc1 	bl	800e21c <__errno>
 800389a:	220c      	movs	r2, #12
 800389c:	4603      	mov	r3, r0
    return (void *)-1;
 800389e:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 80038a2:	601a      	str	r2, [r3, #0]
}
 80038a4:	bd10      	pop	{r4, pc}
 80038a6:	bf00      	nop
 80038a8:	240ac7cc 	.word	0x240ac7cc
 80038ac:	24100000 	.word	0x24100000
 80038b0:	00000800 	.word	0x00000800
 80038b4:	240ac958 	.word	0x240ac958

080038b8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80038b8:	4922      	ldr	r1, [pc, #136]	@ (8003944 <SystemInit+0x8c>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80038ba:	4a23      	ldr	r2, [pc, #140]	@ (8003948 <SystemInit+0x90>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80038bc:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80038c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 80038c4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80038ca:	6813      	ldr	r3, [r2, #0]
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d805      	bhi.n	80038e0 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80038d4:	6813      	ldr	r3, [r2, #0]
 80038d6:	f023 030f 	bic.w	r3, r3, #15
 80038da:	f043 0303 	orr.w	r3, r3, #3
 80038de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80038e0:	4b1a      	ldr	r3, [pc, #104]	@ (800394c <SystemInit+0x94>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80038e2:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80038e4:	4a1a      	ldr	r2, [pc, #104]	@ (8003950 <SystemInit+0x98>)
  RCC->CR |= RCC_CR_HSION;
 80038e6:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80038e8:	4817      	ldr	r0, [pc, #92]	@ (8003948 <SystemInit+0x90>)
  RCC->CR |= RCC_CR_HSION;
 80038ea:	f041 0101 	orr.w	r1, r1, #1
 80038ee:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 80038f0:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80038f2:	6819      	ldr	r1, [r3, #0]
 80038f4:	400a      	ands	r2, r1
 80038f6:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80038f8:	6803      	ldr	r3, [r0, #0]
 80038fa:	f013 0f0c 	tst.w	r3, #12
 80038fe:	d005      	beq.n	800390c <SystemInit+0x54>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003900:	6803      	ldr	r3, [r0, #0]
 8003902:	f023 030f 	bic.w	r3, r3, #15
 8003906:	f043 0303 	orr.w	r3, r3, #3
 800390a:	6003      	str	r3, [r0, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800390c:	4b0f      	ldr	r3, [pc, #60]	@ (800394c <SystemInit+0x94>)
 800390e:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003910:	4910      	ldr	r1, [pc, #64]	@ (8003954 <SystemInit+0x9c>)
  RCC->PLLCKSELR = 0x02020200;
 8003912:	4c11      	ldr	r4, [pc, #68]	@ (8003958 <SystemInit+0xa0>)
  RCC->PLLCFGR = 0x01FF0000;
 8003914:	4811      	ldr	r0, [pc, #68]	@ (800395c <SystemInit+0xa4>)
  RCC->CDCFGR1 = 0x00000000;
 8003916:	619a      	str	r2, [r3, #24]
  RCC->CDCFGR2 = 0x00000000;
 8003918:	61da      	str	r2, [r3, #28]
  RCC->SRDCFGR = 0x00000000;
 800391a:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 800391c:	629c      	str	r4, [r3, #40]	@ 0x28
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800391e:	f243 04d2 	movw	r4, #12498	@ 0x30d2
  RCC->PLLCFGR = 0x01FF0000;
 8003922:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8003924:	6319      	str	r1, [r3, #48]	@ 0x30
  RCC->PLL1FRACR = 0x00000000;
 8003926:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC->PLL2DIVR = 0x01010280;
 8003928:	6399      	str	r1, [r3, #56]	@ 0x38
  RCC->PLL2FRACR = 0x00000000;
 800392a:	63da      	str	r2, [r3, #60]	@ 0x3c
  RCC->PLL3DIVR = 0x01010280;
 800392c:	6419      	str	r1, [r3, #64]	@ 0x40
  RCC->PLL3FRACR = 0x00000000;
 800392e:	645a      	str	r2, [r3, #68]	@ 0x44
  RCC->CR &= 0xFFFBFFFFU;
 8003930:	6819      	ldr	r1, [r3, #0]
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003932:	480b      	ldr	r0, [pc, #44]	@ (8003960 <SystemInit+0xa8>)
  RCC->CR &= 0xFFFBFFFFU;
 8003934:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8003938:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 800393a:	661a      	str	r2, [r3, #96]	@ 0x60
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800393c:	6004      	str	r4, [r0, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800393e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000ed00 	.word	0xe000ed00
 8003948:	52002000 	.word	0x52002000
 800394c:	58024400 	.word	0x58024400
 8003950:	eaf6ed7f 	.word	0xeaf6ed7f
 8003954:	01010280 	.word	0x01010280
 8003958:	02020200 	.word	0x02020200
 800395c:	01ff0000 	.word	0x01ff0000
 8003960:	52004000 	.word	0x52004000

08003964 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003964:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800399c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003968:	f7ff ffa6 	bl	80038b8 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800396c:	480c      	ldr	r0, [pc, #48]	@ (80039a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800396e:	490d      	ldr	r1, [pc, #52]	@ (80039a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003970:	4a0d      	ldr	r2, [pc, #52]	@ (80039a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003974:	e002      	b.n	800397c <LoopCopyDataInit>

08003976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800397a:	3304      	adds	r3, #4

0800397c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 800397c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800397e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003980:	d3f9      	bcc.n	8003976 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003982:	4a0a      	ldr	r2, [pc, #40]	@ (80039ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003984:	4c0a      	ldr	r4, [pc, #40]	@ (80039b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003988:	e001      	b.n	800398e <LoopFillZerobss>

0800398a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800398a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800398c:	3204      	adds	r2, #4

0800398e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800398e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003990:	d3fb      	bcc.n	800398a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003992:	f00a fc49 	bl	800e228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003996:	f7fe fdef 	bl	8002578 <main>
  bx  lr
 800399a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800399c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80039a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80039a4:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 80039a8:	0800eeb4 	.word	0x0800eeb4
  ldr r2, =_sbss
 80039ac:	24000070 	.word	0x24000070
  ldr r4, =_ebss
 80039b0:	240ac954 	.word	0x240ac954

080039b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80039b4:	e7fe      	b.n	80039b4 <ADC_IRQHandler>
	...

080039b8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80039b8:	4b0f      	ldr	r3, [pc, #60]	@ (80039f8 <HAL_InitTick+0x40>)
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	b90b      	cbnz	r3, 80039c2 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80039be:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80039c0:	4770      	bx	lr
{
 80039c2:	b510      	push	{r4, lr}
 80039c4:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80039c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80039ca:	4a0c      	ldr	r2, [pc, #48]	@ (80039fc <HAL_InitTick+0x44>)
 80039cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80039d0:	6810      	ldr	r0, [r2, #0]
 80039d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80039d6:	f000 f8e7 	bl	8003ba8 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039da:	b908      	cbnz	r0, 80039e0 <HAL_InitTick+0x28>
 80039dc:	2c0f      	cmp	r4, #15
 80039de:	d901      	bls.n	80039e4 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80039e0:	2001      	movs	r0, #1
}
 80039e2:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039e4:	2200      	movs	r2, #0
 80039e6:	4621      	mov	r1, r4
 80039e8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ec:	f000 f880 	bl	8003af0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039f0:	4b03      	ldr	r3, [pc, #12]	@ (8003a00 <HAL_InitTick+0x48>)
 80039f2:	2000      	movs	r0, #0
 80039f4:	601c      	str	r4, [r3, #0]
}
 80039f6:	bd10      	pop	{r4, pc}
 80039f8:	24000010 	.word	0x24000010
 80039fc:	2400000c 	.word	0x2400000c
 8003a00:	24000014 	.word	0x24000014

08003a04 <HAL_Init>:
{
 8003a04:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a06:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a08:	4c12      	ldr	r4, [pc, #72]	@ (8003a54 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a0a:	f000 f85f 	bl	8003acc <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003a0e:	f004 f825 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8003a12:	4b11      	ldr	r3, [pc, #68]	@ (8003a58 <HAL_Init+0x54>)
 8003a14:	4911      	ldr	r1, [pc, #68]	@ (8003a5c <HAL_Init+0x58>)
 8003a16:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a18:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003a1a:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a1e:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003a22:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a24:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003a26:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8003a2a:	490d      	ldr	r1, [pc, #52]	@ (8003a60 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a2c:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8003a30:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a32:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8003a36:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a38:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003a3a:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a3c:	f7ff ffbc 	bl	80039b8 <HAL_InitTick>
 8003a40:	b110      	cbz	r0, 8003a48 <HAL_Init+0x44>
    return HAL_ERROR;
 8003a42:	2401      	movs	r4, #1
}
 8003a44:	4620      	mov	r0, r4
 8003a46:	bd10      	pop	{r4, pc}
 8003a48:	4604      	mov	r4, r0
  HAL_MspInit();
 8003a4a:	f7ff fcf3 	bl	8003434 <HAL_MspInit>
}
 8003a4e:	4620      	mov	r0, r4
 8003a50:	bd10      	pop	{r4, pc}
 8003a52:	bf00      	nop
 8003a54:	24000008 	.word	0x24000008
 8003a58:	58024400 	.word	0x58024400
 8003a5c:	0800eb54 	.word	0x0800eb54
 8003a60:	2400000c 	.word	0x2400000c

08003a64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003a64:	4a03      	ldr	r2, [pc, #12]	@ (8003a74 <HAL_IncTick+0x10>)
 8003a66:	4b04      	ldr	r3, [pc, #16]	@ (8003a78 <HAL_IncTick+0x14>)
 8003a68:	6811      	ldr	r1, [r2, #0]
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	440b      	add	r3, r1
 8003a6e:	6013      	str	r3, [r2, #0]
}
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	240ac7d0 	.word	0x240ac7d0
 8003a78:	24000010 	.word	0x24000010

08003a7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003a7c:	4b01      	ldr	r3, [pc, #4]	@ (8003a84 <HAL_GetTick+0x8>)
 8003a7e:	6818      	ldr	r0, [r3, #0]
}
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	240ac7d0 	.word	0x240ac7d0

08003a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a88:	b538      	push	{r3, r4, r5, lr}
 8003a8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003a8c:	f7ff fff6 	bl	8003a7c <HAL_GetTick>
 8003a90:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a92:	1c63      	adds	r3, r4, #1
 8003a94:	d002      	beq.n	8003a9c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a96:	4b04      	ldr	r3, [pc, #16]	@ (8003aa8 <HAL_Delay+0x20>)
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a9c:	f7ff ffee 	bl	8003a7c <HAL_GetTick>
 8003aa0:	1b40      	subs	r0, r0, r5
 8003aa2:	42a0      	cmp	r0, r4
 8003aa4:	d3fa      	bcc.n	8003a9c <HAL_Delay+0x14>
  {
  }
}
 8003aa6:	bd38      	pop	{r3, r4, r5, pc}
 8003aa8:	24000010 	.word	0x24000010

08003aac <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8003aac:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003ab0:	6913      	ldr	r3, [r2, #16]
 8003ab2:	f023 0302 	bic.w	r3, r3, #2
 8003ab6:	6113      	str	r3, [r2, #16]
}
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop

08003abc <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8003abc:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8003ac0:	6913      	ldr	r3, [r2, #16]
 8003ac2:	f043 0302 	orr.w	r3, r3, #2
 8003ac6:	6113      	str	r3, [r2, #16]
}
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop

08003acc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003acc:	4906      	ldr	r1, [pc, #24]	@ (8003ae8 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ace:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ad2:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8003ad4:	4b05      	ldr	r3, [pc, #20]	@ (8003aec <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ad6:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ad8:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003adc:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ae0:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8003ae2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8003ae4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003ae6:	4770      	bx	lr
 8003ae8:	e000ed00 	.word	0xe000ed00
 8003aec:	05fa0000 	.word	0x05fa0000

08003af0 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003af0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b5c <HAL_NVIC_SetPriority+0x6c>)
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003af8:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003afa:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003afe:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b02:	f1be 0f04 	cmp.w	lr, #4
 8003b06:	bf28      	it	cs
 8003b08:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0c:	f1bc 0f06 	cmp.w	ip, #6
 8003b10:	d91a      	bls.n	8003b48 <HAL_NVIC_SetPriority+0x58>
 8003b12:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
 8003b1a:	fa03 f30c 	lsl.w	r3, r3, ip
 8003b1e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b22:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8003b26:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b28:	fa03 f30e 	lsl.w	r3, r3, lr
 8003b2c:	ea21 0303 	bic.w	r3, r1, r3
 8003b30:	fa03 f30c 	lsl.w	r3, r3, ip
 8003b34:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b38:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8003b3c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8003b3e:	db06      	blt.n	8003b4e <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b40:	4a07      	ldr	r2, [pc, #28]	@ (8003b60 <HAL_NVIC_SetPriority+0x70>)
 8003b42:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003b44:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b48:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b4a:	4694      	mov	ip, r2
 8003b4c:	e7e9      	b.n	8003b22 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b4e:	f000 000f 	and.w	r0, r0, #15
 8003b52:	4a04      	ldr	r2, [pc, #16]	@ (8003b64 <HAL_NVIC_SetPriority+0x74>)
 8003b54:	5413      	strb	r3, [r2, r0]
 8003b56:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b5a:	bf00      	nop
 8003b5c:	e000ed00 	.word	0xe000ed00
 8003b60:	e000e400 	.word	0xe000e400
 8003b64:	e000ed14 	.word	0xe000ed14

08003b68 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	db07      	blt.n	8003b7c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	f000 011f 	and.w	r1, r0, #31
 8003b72:	4a03      	ldr	r2, [pc, #12]	@ (8003b80 <HAL_NVIC_EnableIRQ+0x18>)
 8003b74:	0940      	lsrs	r0, r0, #5
 8003b76:	408b      	lsls	r3, r1
 8003b78:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	e000e100 	.word	0xe000e100

08003b84 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003b84:	2800      	cmp	r0, #0
 8003b86:	db0c      	blt.n	8003ba2 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b88:	0943      	lsrs	r3, r0, #5
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f000 001f 	and.w	r0, r0, #31
 8003b90:	4904      	ldr	r1, [pc, #16]	@ (8003ba4 <HAL_NVIC_DisableIRQ+0x20>)
 8003b92:	3320      	adds	r3, #32
 8003b94:	4082      	lsls	r2, r0
 8003b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003b9a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003b9e:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003ba2:	4770      	bx	lr
 8003ba4:	e000e100 	.word	0xe000e100

08003ba8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ba8:	1e43      	subs	r3, r0, #1
 8003baa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bae:	d301      	bcc.n	8003bb4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bb0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003bb2:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bb4:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bb8:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bba:	4905      	ldr	r1, [pc, #20]	@ (8003bd0 <HAL_SYSTICK_Config+0x28>)
 8003bbc:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bc0:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bc2:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bc4:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bc8:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bca:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	e000ed00 	.word	0xe000ed00

08003bd4 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003bd4:	2800      	cmp	r0, #0
 8003bd6:	db08      	blt.n	8003bea <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bd8:	0943      	lsrs	r3, r0, #5
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f000 001f 	and.w	r0, r0, #31
 8003be0:	4902      	ldr	r1, [pc, #8]	@ (8003bec <HAL_NVIC_ClearPendingIRQ+0x18>)
 8003be2:	3360      	adds	r3, #96	@ 0x60
 8003be4:	4082      	lsls	r2, r0
 8003be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 8003bea:	4770      	bx	lr
 8003bec:	e000e100 	.word	0xe000e100

08003bf0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bf0:	4936      	ldr	r1, [pc, #216]	@ (8003ccc <DMA_CalcBaseAndBitshift+0xdc>)
{
 8003bf2:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003bf4:	6803      	ldr	r3, [r0, #0]
 8003bf6:	428b      	cmp	r3, r1
 8003bf8:	d033      	beq.n	8003c62 <DMA_CalcBaseAndBitshift+0x72>
 8003bfa:	3118      	adds	r1, #24
 8003bfc:	1a59      	subs	r1, r3, r1
 8003bfe:	fab1 f181 	clz	r1, r1
 8003c02:	0949      	lsrs	r1, r1, #5
 8003c04:	bb69      	cbnz	r1, 8003c62 <DMA_CalcBaseAndBitshift+0x72>
 8003c06:	4832      	ldr	r0, [pc, #200]	@ (8003cd0 <DMA_CalcBaseAndBitshift+0xe0>)
 8003c08:	4283      	cmp	r3, r0
 8003c0a:	d03e      	beq.n	8003c8a <DMA_CalcBaseAndBitshift+0x9a>
 8003c0c:	3018      	adds	r0, #24
 8003c0e:	4283      	cmp	r3, r0
 8003c10:	d03e      	beq.n	8003c90 <DMA_CalcBaseAndBitshift+0xa0>
 8003c12:	3018      	adds	r0, #24
 8003c14:	4283      	cmp	r3, r0
 8003c16:	d034      	beq.n	8003c82 <DMA_CalcBaseAndBitshift+0x92>
 8003c18:	3018      	adds	r0, #24
 8003c1a:	4283      	cmp	r3, r0
 8003c1c:	d03b      	beq.n	8003c96 <DMA_CalcBaseAndBitshift+0xa6>
 8003c1e:	3018      	adds	r0, #24
 8003c20:	4283      	cmp	r3, r0
 8003c22:	d03e      	beq.n	8003ca2 <DMA_CalcBaseAndBitshift+0xb2>
 8003c24:	3018      	adds	r0, #24
 8003c26:	4283      	cmp	r3, r0
 8003c28:	d02a      	beq.n	8003c80 <DMA_CalcBaseAndBitshift+0x90>
 8003c2a:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8003c2e:	4283      	cmp	r3, r0
 8003c30:	d035      	beq.n	8003c9e <DMA_CalcBaseAndBitshift+0xae>
 8003c32:	4928      	ldr	r1, [pc, #160]	@ (8003cd4 <DMA_CalcBaseAndBitshift+0xe4>)
 8003c34:	428b      	cmp	r3, r1
 8003c36:	d031      	beq.n	8003c9c <DMA_CalcBaseAndBitshift+0xac>
 8003c38:	3118      	adds	r1, #24
 8003c3a:	428b      	cmp	r3, r1
 8003c3c:	d034      	beq.n	8003ca8 <DMA_CalcBaseAndBitshift+0xb8>
 8003c3e:	3118      	adds	r1, #24
 8003c40:	428b      	cmp	r3, r1
 8003c42:	d034      	beq.n	8003cae <DMA_CalcBaseAndBitshift+0xbe>
 8003c44:	3118      	adds	r1, #24
 8003c46:	428b      	cmp	r3, r1
 8003c48:	d034      	beq.n	8003cb4 <DMA_CalcBaseAndBitshift+0xc4>
 8003c4a:	3118      	adds	r1, #24
 8003c4c:	428b      	cmp	r3, r1
 8003c4e:	d034      	beq.n	8003cba <DMA_CalcBaseAndBitshift+0xca>
 8003c50:	3118      	adds	r1, #24
 8003c52:	428b      	cmp	r3, r1
 8003c54:	d034      	beq.n	8003cc0 <DMA_CalcBaseAndBitshift+0xd0>
 8003c56:	3118      	adds	r1, #24
 8003c58:	428b      	cmp	r3, r1
 8003c5a:	d034      	beq.n	8003cc6 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003c5c:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8003c60:	e011      	b.n	8003c86 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	491c      	ldr	r1, [pc, #112]	@ (8003cd8 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003c66:	481d      	ldr	r0, [pc, #116]	@ (8003cdc <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003c68:	3b10      	subs	r3, #16
 8003c6a:	fba1 1303 	umull	r1, r3, r1, r3
{
 8003c6e:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003c70:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003c72:	4c1b      	ldr	r4, [pc, #108]	@ (8003ce0 <DMA_CalcBaseAndBitshift+0xf0>)
 8003c74:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8003c76:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003c7a:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8003c7e:	4770      	bx	lr
 8003c80:	2116      	movs	r1, #22
 8003c82:	4818      	ldr	r0, [pc, #96]	@ (8003ce4 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003c84:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003c86:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8003c88:	4770      	bx	lr
 8003c8a:	2110      	movs	r1, #16
 8003c8c:	4813      	ldr	r0, [pc, #76]	@ (8003cdc <DMA_CalcBaseAndBitshift+0xec>)
 8003c8e:	e7f9      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003c90:	2116      	movs	r1, #22
 8003c92:	4812      	ldr	r0, [pc, #72]	@ (8003cdc <DMA_CalcBaseAndBitshift+0xec>)
 8003c94:	e7f6      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003c96:	2106      	movs	r1, #6
 8003c98:	4812      	ldr	r0, [pc, #72]	@ (8003ce4 <DMA_CalcBaseAndBitshift+0xf4>)
 8003c9a:	e7f3      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003c9c:	2106      	movs	r1, #6
 8003c9e:	4812      	ldr	r0, [pc, #72]	@ (8003ce8 <DMA_CalcBaseAndBitshift+0xf8>)
 8003ca0:	e7f0      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003ca2:	2110      	movs	r1, #16
 8003ca4:	480f      	ldr	r0, [pc, #60]	@ (8003ce4 <DMA_CalcBaseAndBitshift+0xf4>)
 8003ca6:	e7ed      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003ca8:	2110      	movs	r1, #16
 8003caa:	480f      	ldr	r0, [pc, #60]	@ (8003ce8 <DMA_CalcBaseAndBitshift+0xf8>)
 8003cac:	e7ea      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003cae:	2116      	movs	r1, #22
 8003cb0:	480d      	ldr	r0, [pc, #52]	@ (8003ce8 <DMA_CalcBaseAndBitshift+0xf8>)
 8003cb2:	e7e7      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003cb4:	2100      	movs	r1, #0
 8003cb6:	480d      	ldr	r0, [pc, #52]	@ (8003cec <DMA_CalcBaseAndBitshift+0xfc>)
 8003cb8:	e7e4      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003cba:	2106      	movs	r1, #6
 8003cbc:	480b      	ldr	r0, [pc, #44]	@ (8003cec <DMA_CalcBaseAndBitshift+0xfc>)
 8003cbe:	e7e1      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003cc0:	2110      	movs	r1, #16
 8003cc2:	480a      	ldr	r0, [pc, #40]	@ (8003cec <DMA_CalcBaseAndBitshift+0xfc>)
 8003cc4:	e7de      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003cc6:	2116      	movs	r1, #22
 8003cc8:	4808      	ldr	r0, [pc, #32]	@ (8003cec <DMA_CalcBaseAndBitshift+0xfc>)
 8003cca:	e7db      	b.n	8003c84 <DMA_CalcBaseAndBitshift+0x94>
 8003ccc:	40020010 	.word	0x40020010
 8003cd0:	40020040 	.word	0x40020040
 8003cd4:	40020428 	.word	0x40020428
 8003cd8:	aaaaaaab 	.word	0xaaaaaaab
 8003cdc:	40020000 	.word	0x40020000
 8003ce0:	0800eb64 	.word	0x0800eb64
 8003ce4:	40020004 	.word	0x40020004
 8003ce8:	40020400 	.word	0x40020400
 8003cec:	40020404 	.word	0x40020404

08003cf0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003cf0:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cf2:	4b27      	ldr	r3, [pc, #156]	@ (8003d90 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8003cf4:	4927      	ldr	r1, [pc, #156]	@ (8003d94 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8003cf6:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cf8:	4d27      	ldr	r5, [pc, #156]	@ (8003d98 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8003cfa:	4c28      	ldr	r4, [pc, #160]	@ (8003d9c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8003cfc:	42aa      	cmp	r2, r5
 8003cfe:	bf18      	it	ne
 8003d00:	429a      	cmpne	r2, r3
 8003d02:	bf0c      	ite	eq
 8003d04:	2301      	moveq	r3, #1
 8003d06:	2300      	movne	r3, #0
 8003d08:	428a      	cmp	r2, r1
 8003d0a:	bf08      	it	eq
 8003d0c:	f043 0301 	orreq.w	r3, r3, #1
 8003d10:	3128      	adds	r1, #40	@ 0x28
 8003d12:	42a2      	cmp	r2, r4
 8003d14:	bf08      	it	eq
 8003d16:	f043 0301 	orreq.w	r3, r3, #1
 8003d1a:	3428      	adds	r4, #40	@ 0x28
 8003d1c:	428a      	cmp	r2, r1
 8003d1e:	bf08      	it	eq
 8003d20:	f043 0301 	orreq.w	r3, r3, #1
 8003d24:	3128      	adds	r1, #40	@ 0x28
 8003d26:	42a2      	cmp	r2, r4
 8003d28:	bf08      	it	eq
 8003d2a:	f043 0301 	orreq.w	r3, r3, #1
 8003d2e:	428a      	cmp	r2, r1
 8003d30:	bf08      	it	eq
 8003d32:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d36:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003d38:	b913      	cbnz	r3, 8003d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8003d3a:	4b19      	ldr	r3, [pc, #100]	@ (8003da0 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d112      	bne.n	8003d66 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d40:	f1a1 0308 	sub.w	r3, r1, #8
 8003d44:	4917      	ldr	r1, [pc, #92]	@ (8003da4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d46:	4a18      	ldr	r2, [pc, #96]	@ (8003da8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d48:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d4c:	2101      	movs	r1, #1
 8003d4e:	4c17      	ldr	r4, [pc, #92]	@ (8003dac <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d50:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d54:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d58:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d5a:	4099      	lsls	r1, r3
 8003d5c:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003d5e:	e9c0 2418 	strd	r2, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003d62:	bc30      	pop	{r4, r5}
 8003d64:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d66:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d6a:	4911      	ldr	r1, [pc, #68]	@ (8003db0 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d6c:	4c11      	ldr	r4, [pc, #68]	@ (8003db4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d6e:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d70:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d74:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d76:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d7a:	d800      	bhi.n	8003d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8003d7c:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003d7e:	4a0e      	ldr	r2, [pc, #56]	@ (8003db8 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d80:	f003 041f 	and.w	r4, r3, #31
 8003d84:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003d86:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d88:	40a1      	lsls	r1, r4
 8003d8a:	4c0c      	ldr	r4, [pc, #48]	@ (8003dbc <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003d8c:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d8e:	e7e5      	b.n	8003d5c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8003d90:	58025408 	.word	0x58025408
 8003d94:	58025430 	.word	0x58025430
 8003d98:	5802541c 	.word	0x5802541c
 8003d9c:	58025444 	.word	0x58025444
 8003da0:	58025494 	.word	0x58025494
 8003da4:	cccccccd 	.word	0xcccccccd
 8003da8:	16009600 	.word	0x16009600
 8003dac:	58025880 	.word	0x58025880
 8003db0:	bffdfbf0 	.word	0xbffdfbf0
 8003db4:	aaaaaaab 	.word	0xaaaaaaab
 8003db8:	10008200 	.word	0x10008200
 8003dbc:	40020880 	.word	0x40020880

08003dc0 <HAL_DMA_Init>:
{
 8003dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dc4:	4605      	mov	r5, r0
 8003dc6:	b085      	sub	sp, #20
  uint32_t tickstart = HAL_GetTick();
 8003dc8:	f7ff fe58 	bl	8003a7c <HAL_GetTick>
  if(hdma == NULL)
 8003dcc:	2d00      	cmp	r5, #0
 8003dce:	f000 8237 	beq.w	8004240 <HAL_DMA_Init+0x480>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003dd2:	4e8e      	ldr	r6, [pc, #568]	@ (800400c <HAL_DMA_Init+0x24c>)
 8003dd4:	4607      	mov	r7, r0
 8003dd6:	682c      	ldr	r4, [r5, #0]
 8003dd8:	4b8d      	ldr	r3, [pc, #564]	@ (8004010 <HAL_DMA_Init+0x250>)
 8003dda:	429c      	cmp	r4, r3
 8003ddc:	bf18      	it	ne
 8003dde:	42b4      	cmpne	r4, r6
 8003de0:	bf0c      	ite	eq
 8003de2:	2601      	moveq	r6, #1
 8003de4:	2600      	movne	r6, #0
 8003de6:	f040 8129 	bne.w	800403c <HAL_DMA_Init+0x27c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003dea:	2302      	movs	r3, #2
 8003dec:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003df0:	2300      	movs	r3, #0
 8003df2:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    __HAL_DMA_DISABLE(hdma);
 8003df6:	6823      	ldr	r3, [r4, #0]
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	6023      	str	r3, [r4, #0]
 8003dfe:	e006      	b.n	8003e0e <HAL_DMA_Init+0x4e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e00:	f7ff fe3c 	bl	8003a7c <HAL_GetTick>
 8003e04:	1bc0      	subs	r0, r0, r7
 8003e06:	2805      	cmp	r0, #5
 8003e08:	f200 8215 	bhi.w	8004236 <HAL_DMA_Init+0x476>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e0c:	682c      	ldr	r4, [r5, #0]
 8003e0e:	6823      	ldr	r3, [r4, #0]
 8003e10:	07de      	lsls	r6, r3, #31
 8003e12:	d4f5      	bmi.n	8003e00 <HAL_DMA_Init+0x40>
    registerValue |=  hdma->Init.Direction           |
 8003e14:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e18:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8003e1a:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e1c:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003e1e:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e20:	430b      	orrs	r3, r1
 8003e22:	6969      	ldr	r1, [r5, #20]
 8003e24:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e26:	69e9      	ldr	r1, [r5, #28]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e2c:	4979      	ldr	r1, [pc, #484]	@ (8004014 <HAL_DMA_Init+0x254>)
 8003e2e:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8003e30:	6a28      	ldr	r0, [r5, #32]
 8003e32:	4303      	orrs	r3, r0
    registerValue |=  hdma->Init.Direction           |
 8003e34:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e36:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8003e38:	2904      	cmp	r1, #4
 8003e3a:	d103      	bne.n	8003e44 <HAL_DMA_Init+0x84>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e3c:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	@ 0x2c
 8003e40:	4330      	orrs	r0, r6
 8003e42:	4303      	orrs	r3, r0
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003e44:	6868      	ldr	r0, [r5, #4]
 8003e46:	f1a0 0629 	sub.w	r6, r0, #41	@ 0x29
 8003e4a:	2e1f      	cmp	r6, #31
 8003e4c:	f240 81fc 	bls.w	8004248 <HAL_DMA_Init+0x488>
 8003e50:	f1a0 064f 	sub.w	r6, r0, #79	@ 0x4f
 8003e54:	2e03      	cmp	r6, #3
 8003e56:	f200 820e 	bhi.w	8004276 <HAL_DMA_Init+0x4b6>
        registerValue |= DMA_SxCR_TRBUFF;
 8003e5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003e5e:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e60:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003e62:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e64:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003e68:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e6c:	d10d      	bne.n	8003e8a <HAL_DMA_Init+0xca>
      registerValue |= hdma->Init.FIFOThreshold;
 8003e6e:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e70:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8003e72:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e74:	b148      	cbz	r0, 8003e8a <HAL_DMA_Init+0xca>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e76:	2a00      	cmp	r2, #0
 8003e78:	f040 81ec 	bne.w	8004254 <HAL_DMA_Init+0x494>
    switch (hdma->Init.FIFOThreshold)
 8003e7c:	2901      	cmp	r1, #1
 8003e7e:	f000 820d 	beq.w	800429c <HAL_DMA_Init+0x4dc>
 8003e82:	f031 0202 	bics.w	r2, r1, #2
 8003e86:	f000 81ed 	beq.w	8004264 <HAL_DMA_Init+0x4a4>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003e8a:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e8c:	4628      	mov	r0, r5
 8003e8e:	f7ff feaf 	bl	8003bf0 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003e92:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8003e94:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e96:	4e5e      	ldr	r6, [pc, #376]	@ (8004010 <HAL_DMA_Init+0x250>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003e98:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003e9c:	4f5e      	ldr	r7, [pc, #376]	@ (8004018 <HAL_DMA_Init+0x258>)
 8003e9e:	495f      	ldr	r1, [pc, #380]	@ (800401c <HAL_DMA_Init+0x25c>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ea0:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003ea2:	4a5f      	ldr	r2, [pc, #380]	@ (8004020 <HAL_DMA_Init+0x260>)
 8003ea4:	1a61      	subs	r1, r4, r1
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ea6:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003ea8:	1aa2      	subs	r2, r4, r2
 8003eaa:	4b58      	ldr	r3, [pc, #352]	@ (800400c <HAL_DMA_Init+0x24c>)
 8003eac:	fab1 f181 	clz	r1, r1
 8003eb0:	485c      	ldr	r0, [pc, #368]	@ (8004024 <HAL_DMA_Init+0x264>)
 8003eb2:	fab2 f282 	clz	r2, r2
 8003eb6:	429c      	cmp	r4, r3
 8003eb8:	bf18      	it	ne
 8003eba:	42b4      	cmpne	r4, r6
 8003ebc:	eba4 0307 	sub.w	r3, r4, r7
 8003ec0:	eba4 0900 	sub.w	r9, r4, r0
 8003ec4:	f100 0014 	add.w	r0, r0, #20
 8003ec8:	fab3 f383 	clz	r3, r3
 8003ecc:	bf08      	it	eq
 8003ece:	2601      	moveq	r6, #1
 8003ed0:	eba4 0a00 	sub.w	sl, r4, r0
 8003ed4:	fab9 f989 	clz	r9, r9
 8003ed8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8003edc:	bf18      	it	ne
 8003ede:	2600      	movne	r6, #0
 8003ee0:	faba fa8a 	clz	sl, sl
 8003ee4:	0952      	lsrs	r2, r2, #5
 8003ee6:	9300      	str	r3, [sp, #0]
 8003ee8:	0949      	lsrs	r1, r1, #5
 8003eea:	4b4f      	ldr	r3, [pc, #316]	@ (8004028 <HAL_DMA_Init+0x268>)
 8003eec:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003ef0:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8003ef4:	eba4 0b03 	sub.w	fp, r4, r3
 8003ef8:	3328      	adds	r3, #40	@ 0x28
 8003efa:	eba4 0803 	sub.w	r8, r4, r3
 8003efe:	3328      	adds	r3, #40	@ 0x28
 8003f00:	fabb fb8b 	clz	fp, fp
 8003f04:	1ae3      	subs	r3, r4, r3
 8003f06:	fab8 f888 	clz	r8, r8
 8003f0a:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8003f0e:	fab3 f383 	clz	r3, r3
 8003f12:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8003f16:	095b      	lsrs	r3, r3, #5
 8003f18:	430b      	orrs	r3, r1
 8003f1a:	ea4b 0b03 	orr.w	fp, fp, r3
 8003f1e:	9b00      	ldr	r3, [sp, #0]
 8003f20:	ea4a 0a0b 	orr.w	sl, sl, fp
 8003f24:	ea49 090a 	orr.w	r9, r9, sl
 8003f28:	ea48 0809 	orr.w	r8, r8, r9
 8003f2c:	ea43 0708 	orr.w	r7, r3, r8
 8003f30:	4317      	orrs	r7, r2
 8003f32:	4a3e      	ldr	r2, [pc, #248]	@ (800402c <HAL_DMA_Init+0x26c>)
 8003f34:	ea47 0306 	orr.w	r3, r7, r6
 8003f38:	4294      	cmp	r4, r2
 8003f3a:	bf08      	it	eq
 8003f3c:	f043 0301 	orreq.w	r3, r3, #1
 8003f40:	3218      	adds	r2, #24
 8003f42:	4294      	cmp	r4, r2
 8003f44:	bf08      	it	eq
 8003f46:	f043 0301 	orreq.w	r3, r3, #1
 8003f4a:	3218      	adds	r2, #24
 8003f4c:	4294      	cmp	r4, r2
 8003f4e:	bf08      	it	eq
 8003f50:	f043 0301 	orreq.w	r3, r3, #1
 8003f54:	3218      	adds	r2, #24
 8003f56:	4294      	cmp	r4, r2
 8003f58:	bf08      	it	eq
 8003f5a:	f043 0301 	orreq.w	r3, r3, #1
 8003f5e:	3218      	adds	r2, #24
 8003f60:	4294      	cmp	r4, r2
 8003f62:	bf08      	it	eq
 8003f64:	f043 0301 	orreq.w	r3, r3, #1
 8003f68:	3218      	adds	r2, #24
 8003f6a:	4294      	cmp	r4, r2
 8003f6c:	bf08      	it	eq
 8003f6e:	f043 0301 	orreq.w	r3, r3, #1
 8003f72:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003f76:	4294      	cmp	r4, r2
 8003f78:	bf08      	it	eq
 8003f7a:	f043 0301 	orreq.w	r3, r3, #1
 8003f7e:	3218      	adds	r2, #24
 8003f80:	4294      	cmp	r4, r2
 8003f82:	bf08      	it	eq
 8003f84:	f043 0301 	orreq.w	r3, r3, #1
 8003f88:	3218      	adds	r2, #24
 8003f8a:	4294      	cmp	r4, r2
 8003f8c:	bf08      	it	eq
 8003f8e:	f043 0301 	orreq.w	r3, r3, #1
 8003f92:	3218      	adds	r2, #24
 8003f94:	4294      	cmp	r4, r2
 8003f96:	bf08      	it	eq
 8003f98:	f043 0301 	orreq.w	r3, r3, #1
 8003f9c:	3218      	adds	r2, #24
 8003f9e:	4294      	cmp	r4, r2
 8003fa0:	bf08      	it	eq
 8003fa2:	f043 0301 	orreq.w	r3, r3, #1
 8003fa6:	3218      	adds	r2, #24
 8003fa8:	4294      	cmp	r4, r2
 8003faa:	bf08      	it	eq
 8003fac:	f043 0301 	orreq.w	r3, r3, #1
 8003fb0:	3218      	adds	r2, #24
 8003fb2:	4294      	cmp	r4, r2
 8003fb4:	bf08      	it	eq
 8003fb6:	f043 0301 	orreq.w	r3, r3, #1
 8003fba:	b91b      	cbnz	r3, 8003fc4 <HAL_DMA_Init+0x204>
 8003fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8004030 <HAL_DMA_Init+0x270>)
 8003fbe:	429c      	cmp	r4, r3
 8003fc0:	f040 8130 	bne.w	8004224 <HAL_DMA_Init+0x464>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003fc4:	4628      	mov	r0, r5
 8003fc6:	f7ff fe93 	bl	8003cf0 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003fca:	68ab      	ldr	r3, [r5, #8]
 8003fcc:	2b80      	cmp	r3, #128	@ 0x80
 8003fce:	f000 811e 	beq.w	800420e <HAL_DMA_Init+0x44e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fd2:	686b      	ldr	r3, [r5, #4]
 8003fd4:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 8003fd6:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003fd8:	3b01      	subs	r3, #1
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003fda:	600a      	str	r2, [r1, #0]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003fdc:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fde:	e9d5 1019 	ldrd	r1, r0, [r5, #100]	@ 0x64
 8003fe2:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003fe4:	f200 811a 	bhi.w	800421c <HAL_DMA_Init+0x45c>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003fe8:	1e50      	subs	r0, r2, #1
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003fea:	2f00      	cmp	r7, #0
 8003fec:	f000 815b 	beq.w	80042a6 <HAL_DMA_Init+0x4e6>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ff0:	4b10      	ldr	r3, [pc, #64]	@ (8004034 <HAL_DMA_Init+0x274>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003ff2:	4911      	ldr	r1, [pc, #68]	@ (8004038 <HAL_DMA_Init+0x278>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009a      	lsls	r2, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	4083      	lsls	r3, r0
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004002:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004004:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004006:	604b      	str	r3, [r1, #4]
 8004008:	e10c      	b.n	8004224 <HAL_DMA_Init+0x464>
 800400a:	bf00      	nop
 800400c:	40020010 	.word	0x40020010
 8004010:	40020028 	.word	0x40020028
 8004014:	fe10803f 	.word	0xfe10803f
 8004018:	58025494 	.word	0x58025494
 800401c:	58025444 	.word	0x58025444
 8004020:	5802541c 	.word	0x5802541c
 8004024:	5802546c 	.word	0x5802546c
 8004028:	58025408 	.word	0x58025408
 800402c:	40020040 	.word	0x40020040
 8004030:	400204b8 	.word	0x400204b8
 8004034:	1600963f 	.word	0x1600963f
 8004038:	58025940 	.word	0x58025940
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800403c:	3318      	adds	r3, #24
 800403e:	429c      	cmp	r4, r3
 8004040:	f43f aed3 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 8004044:	3318      	adds	r3, #24
 8004046:	429c      	cmp	r4, r3
 8004048:	f43f aecf 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 800404c:	3318      	adds	r3, #24
 800404e:	429c      	cmp	r4, r3
 8004050:	f43f aecb 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 8004054:	3318      	adds	r3, #24
 8004056:	429c      	cmp	r4, r3
 8004058:	f43f aec7 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 800405c:	3318      	adds	r3, #24
 800405e:	429c      	cmp	r4, r3
 8004060:	f43f aec3 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 8004064:	3318      	adds	r3, #24
 8004066:	429c      	cmp	r4, r3
 8004068:	f43f aebf 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 800406c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8004070:	429c      	cmp	r4, r3
 8004072:	f43f aeba 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 8004076:	3318      	adds	r3, #24
 8004078:	429c      	cmp	r4, r3
 800407a:	f43f aeb6 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 800407e:	3318      	adds	r3, #24
 8004080:	429c      	cmp	r4, r3
 8004082:	f43f aeb2 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 8004086:	3318      	adds	r3, #24
 8004088:	429c      	cmp	r4, r3
 800408a:	f43f aeae 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 800408e:	3318      	adds	r3, #24
 8004090:	429c      	cmp	r4, r3
 8004092:	f43f aeaa 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 8004096:	3318      	adds	r3, #24
 8004098:	429c      	cmp	r4, r3
 800409a:	f43f aea6 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 800409e:	3318      	adds	r3, #24
 80040a0:	429c      	cmp	r4, r3
 80040a2:	f43f aea2 	beq.w	8003dea <HAL_DMA_Init+0x2a>
 80040a6:	3318      	adds	r3, #24
 80040a8:	429c      	cmp	r4, r3
 80040aa:	f43f ae9e 	beq.w	8003dea <HAL_DMA_Init+0x2a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80040ae:	4b84      	ldr	r3, [pc, #528]	@ (80042c0 <HAL_DMA_Init+0x500>)
 80040b0:	4884      	ldr	r0, [pc, #528]	@ (80042c4 <HAL_DMA_Init+0x504>)
 80040b2:	eba4 0b03 	sub.w	fp, r4, r3
 80040b6:	4b84      	ldr	r3, [pc, #528]	@ (80042c8 <HAL_DMA_Init+0x508>)
 80040b8:	4a84      	ldr	r2, [pc, #528]	@ (80042cc <HAL_DMA_Init+0x50c>)
 80040ba:	429c      	cmp	r4, r3
 80040bc:	bf18      	it	ne
 80040be:	4284      	cmpne	r4, r0
 80040c0:	f103 0314 	add.w	r3, r3, #20
 80040c4:	fabb fb8b 	clz	fp, fp
 80040c8:	eba4 0202 	sub.w	r2, r4, r2
 80040cc:	bf0c      	ite	eq
 80040ce:	2001      	moveq	r0, #1
 80040d0:	2000      	movne	r0, #0
 80040d2:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80040d6:	fab2 f282 	clz	r2, r2
 80040da:	429c      	cmp	r4, r3
 80040dc:	bf08      	it	eq
 80040de:	f040 0001 	orreq.w	r0, r0, #1
 80040e2:	3314      	adds	r3, #20
 80040e4:	497a      	ldr	r1, [pc, #488]	@ (80042d0 <HAL_DMA_Init+0x510>)
 80040e6:	0952      	lsrs	r2, r2, #5
 80040e8:	429c      	cmp	r4, r3
 80040ea:	bf08      	it	eq
 80040ec:	f040 0001 	orreq.w	r0, r0, #1
 80040f0:	3314      	adds	r3, #20
 80040f2:	1a61      	subs	r1, r4, r1
 80040f4:	4f77      	ldr	r7, [pc, #476]	@ (80042d4 <HAL_DMA_Init+0x514>)
 80040f6:	429c      	cmp	r4, r3
 80040f8:	bf08      	it	eq
 80040fa:	f040 0001 	orreq.w	r0, r0, #1
 80040fe:	3314      	adds	r3, #20
 8004100:	fab1 f181 	clz	r1, r1
 8004104:	eba4 0907 	sub.w	r9, r4, r7
 8004108:	429c      	cmp	r4, r3
 800410a:	bf08      	it	eq
 800410c:	f040 0001 	orreq.w	r0, r0, #1
 8004110:	3314      	adds	r3, #20
 8004112:	3714      	adds	r7, #20
 8004114:	0949      	lsrs	r1, r1, #5
 8004116:	429c      	cmp	r4, r3
 8004118:	bf08      	it	eq
 800411a:	f040 0001 	orreq.w	r0, r0, #1
 800411e:	3314      	adds	r3, #20
 8004120:	eba4 0a07 	sub.w	sl, r4, r7
 8004124:	fab9 f989 	clz	r9, r9
 8004128:	429c      	cmp	r4, r3
 800412a:	bf08      	it	eq
 800412c:	f040 0001 	orreq.w	r0, r0, #1
 8004130:	4b69      	ldr	r3, [pc, #420]	@ (80042d8 <HAL_DMA_Init+0x518>)
 8004132:	3714      	adds	r7, #20
 8004134:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8004138:	eba4 0803 	sub.w	r8, r4, r3
 800413c:	ea4b 0000 	orr.w	r0, fp, r0
 8004140:	3328      	adds	r3, #40	@ 0x28
 8004142:	faba fa8a 	clz	sl, sl
 8004146:	fab8 f888 	clz	r8, r8
 800414a:	4310      	orrs	r0, r2
 800414c:	1ae3      	subs	r3, r4, r3
 800414e:	1be7      	subs	r7, r4, r7
 8004150:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8004154:	fab3 f383 	clz	r3, r3
 8004158:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 800415c:	ea48 0000 	orr.w	r0, r8, r0
 8004160:	fab7 f787 	clz	r7, r7
 8004164:	095b      	lsrs	r3, r3, #5
 8004166:	4308      	orrs	r0, r1
 8004168:	097f      	lsrs	r7, r7, #5
 800416a:	4318      	orrs	r0, r3
 800416c:	9700      	str	r7, [sp, #0]
 800416e:	ea49 0000 	orr.w	r0, r9, r0
 8004172:	ea5a 0000 	orrs.w	r0, sl, r0
 8004176:	d102      	bne.n	800417e <HAL_DMA_Init+0x3be>
 8004178:	2f00      	cmp	r7, #0
 800417a:	f000 809b 	beq.w	80042b4 <HAL_DMA_Init+0x4f4>
    hdma->State = HAL_DMA_STATE_BUSY;
 800417e:	2002      	movs	r0, #2
 8004180:	f885 0035 	strb.w	r0, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8004184:	2000      	movs	r0, #0
 8004186:	f885 0034 	strb.w	r0, [r5, #52]	@ 0x34
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800418a:	4854      	ldr	r0, [pc, #336]	@ (80042dc <HAL_DMA_Init+0x51c>)
 800418c:	4607      	mov	r7, r0
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800418e:	6820      	ldr	r0, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004190:	4038      	ands	r0, r7
 8004192:	4607      	mov	r7, r0
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004194:	68a8      	ldr	r0, [r5, #8]
 8004196:	2840      	cmp	r0, #64	@ 0x40
 8004198:	f000 808a 	beq.w	80042b0 <HAL_DMA_Init+0x4f0>
 800419c:	f1a0 0080 	sub.w	r0, r0, #128	@ 0x80
 80041a0:	fab0 f080 	clz	r0, r0
 80041a4:	0940      	lsrs	r0, r0, #5
 80041a6:	0380      	lsls	r0, r0, #14
 80041a8:	9301      	str	r3, [sp, #4]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80041aa:	692b      	ldr	r3, [r5, #16]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80041ac:	f8df e140 	ldr.w	lr, [pc, #320]	@ 80042f0 <HAL_DMA_Init+0x530>
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80041b0:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80041b4:	68eb      	ldr	r3, [r5, #12]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80041b6:	44a6      	add	lr, r4
 80041b8:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 80041bc:	696b      	ldr	r3, [r5, #20]
 80041be:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 80041c2:	69ab      	ldr	r3, [r5, #24]
 80041c4:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 80041c8:	69eb      	ldr	r3, [r5, #28]
 80041ca:	ea4c 0cd3 	orr.w	ip, ip, r3, lsr #3
 80041ce:	6a2b      	ldr	r3, [r5, #32]
 80041d0:	ea4c 1c13 	orr.w	ip, ip, r3, lsr #4
 80041d4:	ea4c 0c07 	orr.w	ip, ip, r7
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80041d8:	ea40 000c 	orr.w	r0, r0, ip
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80041dc:	6020      	str	r0, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80041de:	4840      	ldr	r0, [pc, #256]	@ (80042e0 <HAL_DMA_Init+0x520>)
 80041e0:	fba0 c00e 	umull	ip, r0, r0, lr
 80041e4:	0900      	lsrs	r0, r0, #4
 80041e6:	0080      	lsls	r0, r0, #2
 80041e8:	65e8      	str	r0, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041ea:	4628      	mov	r0, r5
 80041ec:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80041f0:	f7ff fcfe 	bl	8003bf0 <DMA_CalcBaseAndBitshift>
 80041f4:	4684      	mov	ip, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80041f6:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
 80041f8:	9b01      	ldr	r3, [sp, #4]
 80041fa:	f000 0e1f 	and.w	lr, r0, #31
 80041fe:	2001      	movs	r0, #1
 8004200:	fa00 f00e 	lsl.w	r0, r0, lr
 8004204:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8004208:	f8cc 0004 	str.w	r0, [ip, #4]
 800420c:	e684      	b.n	8003f18 <HAL_DMA_Init+0x158>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800420e:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004210:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8004212:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004216:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004218:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800421a:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 800421c:	2300      	movs	r3, #0
 800421e:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004222:	676b      	str	r3, [r5, #116]	@ 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004224:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8004226:	2201      	movs	r2, #1
  return HAL_OK;
 8004228:	4618      	mov	r0, r3
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800422a:	656b      	str	r3, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800422c:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
}
 8004230:	b005      	add	sp, #20
 8004232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004236:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8004238:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800423a:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 800423c:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8004240:	2001      	movs	r0, #1
}
 8004242:	b005      	add	sp, #20
 8004244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004248:	4826      	ldr	r0, [pc, #152]	@ (80042e4 <HAL_DMA_Init+0x524>)
 800424a:	40f0      	lsrs	r0, r6
 800424c:	07c0      	lsls	r0, r0, #31
 800424e:	f53f ae04 	bmi.w	8003e5a <HAL_DMA_Init+0x9a>
 8004252:	e604      	b.n	8003e5e <HAL_DMA_Init+0x9e>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004254:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8004258:	d012      	beq.n	8004280 <HAL_DMA_Init+0x4c0>
    switch (hdma->Init.FIFOThreshold)
 800425a:	2902      	cmp	r1, #2
 800425c:	d905      	bls.n	800426a <HAL_DMA_Init+0x4aa>
 800425e:	2903      	cmp	r1, #3
 8004260:	f47f ae13 	bne.w	8003e8a <HAL_DMA_Init+0xca>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004264:	01c2      	lsls	r2, r0, #7
 8004266:	f57f ae10 	bpl.w	8003e8a <HAL_DMA_Init+0xca>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800426a:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 800426c:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800426e:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8004270:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
          return HAL_ERROR;
 8004274:	e7e4      	b.n	8004240 <HAL_DMA_Init+0x480>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004276:	3874      	subs	r0, #116	@ 0x74
 8004278:	2803      	cmp	r0, #3
 800427a:	f67f adee 	bls.w	8003e5a <HAL_DMA_Init+0x9a>
 800427e:	e5ee      	b.n	8003e5e <HAL_DMA_Init+0x9e>
    switch (hdma->Init.FIFOThreshold)
 8004280:	2903      	cmp	r1, #3
 8004282:	f63f ae02 	bhi.w	8003e8a <HAL_DMA_Init+0xca>
 8004286:	a201      	add	r2, pc, #4	@ (adr r2, 800428c <HAL_DMA_Init+0x4cc>)
 8004288:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800428c:	0800426b 	.word	0x0800426b
 8004290:	08004265 	.word	0x08004265
 8004294:	0800426b 	.word	0x0800426b
 8004298:	0800429d 	.word	0x0800429d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800429c:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 80042a0:	f47f adf3 	bne.w	8003e8a <HAL_DMA_Init+0xca>
 80042a4:	e7e1      	b.n	800426a <HAL_DMA_Init+0x4aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042a6:	4b10      	ldr	r3, [pc, #64]	@ (80042e8 <HAL_DMA_Init+0x528>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042a8:	4910      	ldr	r1, [pc, #64]	@ (80042ec <HAL_DMA_Init+0x52c>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042aa:	4413      	add	r3, r2
 80042ac:	009a      	lsls	r2, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042ae:	e6a3      	b.n	8003ff8 <HAL_DMA_Init+0x238>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80042b0:	2010      	movs	r0, #16
 80042b2:	e779      	b.n	80041a8 <HAL_DMA_Init+0x3e8>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042b4:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80042b6:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042b8:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80042ba:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80042be:	e7bf      	b.n	8004240 <HAL_DMA_Init+0x480>
 80042c0:	58025408 	.word	0x58025408
 80042c4:	48022c08 	.word	0x48022c08
 80042c8:	48022c1c 	.word	0x48022c1c
 80042cc:	5802541c 	.word	0x5802541c
 80042d0:	58025444 	.word	0x58025444
 80042d4:	5802546c 	.word	0x5802546c
 80042d8:	58025430 	.word	0x58025430
 80042dc:	fffe000f 	.word	0xfffe000f
 80042e0:	cccccccd 	.word	0xcccccccd
 80042e4:	c3c0003f 	.word	0xc3c0003f
 80042e8:	1000823f 	.word	0x1000823f
 80042ec:	40020940 	.word	0x40020940
 80042f0:	a7fdabf8 	.word	0xa7fdabf8

080042f4 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80042f4:	2800      	cmp	r0, #0
 80042f6:	f000 8267 	beq.w	80047c8 <HAL_DMA_Start_IT+0x4d4>
{
 80042fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(hdma);
 80042fe:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
{
 8004302:	b083      	sub	sp, #12
  __HAL_LOCK(hdma);
 8004304:	2c01      	cmp	r4, #1
 8004306:	f000 825b 	beq.w	80047c0 <HAL_DMA_Start_IT+0x4cc>
 800430a:	2401      	movs	r4, #1
 800430c:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004310:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 8004314:	2c01      	cmp	r4, #1
 8004316:	d009      	beq.n	800432c <HAL_DMA_Start_IT+0x38>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004318:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 800431c:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800431e:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8004320:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 8004324:	2001      	movs	r0, #1
}
 8004326:	b003      	add	sp, #12
 8004328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800432c:	2402      	movs	r4, #2
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800432e:	4e87      	ldr	r6, [pc, #540]	@ (800454c <HAL_DMA_Start_IT+0x258>)
 8004330:	f8df 8220 	ldr.w	r8, [pc, #544]	@ 8004554 <HAL_DMA_Start_IT+0x260>
    hdma->State = HAL_DMA_STATE_BUSY;
 8004334:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004338:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 800433a:	4d85      	ldr	r5, [pc, #532]	@ (8004550 <HAL_DMA_Start_IT+0x25c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800433c:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 800433e:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004340:	f8df 9214 	ldr.w	r9, [pc, #532]	@ 8004558 <HAL_DMA_Start_IT+0x264>
 8004344:	4544      	cmp	r4, r8
 8004346:	bf18      	it	ne
 8004348:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 800434a:	f8df c220 	ldr.w	ip, [pc, #544]	@ 800456c <HAL_DMA_Start_IT+0x278>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800434e:	6d86      	ldr	r6, [r0, #88]	@ 0x58
 8004350:	bf0c      	ite	eq
 8004352:	f04f 0b01 	moveq.w	fp, #1
 8004356:	f04f 0b00 	movne.w	fp, #0
 800435a:	9601      	str	r6, [sp, #4]
 800435c:	454c      	cmp	r4, r9
 800435e:	bf14      	ite	ne
 8004360:	46de      	movne	lr, fp
 8004362:	f04b 0e01 	orreq.w	lr, fp, #1
    __HAL_DMA_DISABLE(hdma);
 8004366:	42ac      	cmp	r4, r5
 8004368:	bf18      	it	ne
 800436a:	4564      	cmpne	r4, ip
 800436c:	bf0c      	ite	eq
 800436e:	2501      	moveq	r5, #1
 8004370:	2500      	movne	r5, #0
 8004372:	f040 80fd 	bne.w	8004570 <HAL_DMA_Start_IT+0x27c>
 8004376:	f8d4 c000 	ldr.w	ip, [r4]
 800437a:	f02c 0c01 	bic.w	ip, ip, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800437e:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004382:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004386:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800438a:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800438c:	f1bc 0f00 	cmp.w	ip, #0
 8004390:	d002      	beq.n	8004398 <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004392:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8004396:	6077      	str	r7, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004398:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 800439a:	f04f 083f 	mov.w	r8, #63	@ 0x3f
 800439e:	9e01      	ldr	r6, [sp, #4]
 80043a0:	f007 091f 	and.w	r9, r7, #31
 80043a4:	fa08 f809 	lsl.w	r8, r8, r9
 80043a8:	f8c6 8008 	str.w	r8, [r6, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80043ac:	6827      	ldr	r7, [r4, #0]
 80043ae:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 80043b2:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80043b4:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043b6:	6883      	ldr	r3, [r0, #8]
 80043b8:	2b40      	cmp	r3, #64	@ 0x40
 80043ba:	f000 8207 	beq.w	80047cc <HAL_DMA_Start_IT+0x4d8>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80043be:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80043c0:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043c2:	2d00      	cmp	r5, #0
 80043c4:	f040 81e6 	bne.w	8004794 <HAL_DMA_Start_IT+0x4a0>
 80043c8:	4a62      	ldr	r2, [pc, #392]	@ (8004554 <HAL_DMA_Start_IT+0x260>)
      if(hdma->XferHalfCpltCallback != NULL)
 80043ca:	6c03      	ldr	r3, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043cc:	4294      	cmp	r4, r2
 80043ce:	f000 8223 	beq.w	8004818 <HAL_DMA_Start_IT+0x524>
 80043d2:	4a61      	ldr	r2, [pc, #388]	@ (8004558 <HAL_DMA_Start_IT+0x264>)
 80043d4:	4294      	cmp	r4, r2
 80043d6:	f000 8251 	beq.w	800487c <HAL_DMA_Start_IT+0x588>
 80043da:	f1bb 0f00 	cmp.w	fp, #0
 80043de:	f040 820c 	bne.w	80047fa <HAL_DMA_Start_IT+0x506>
 80043e2:	4a5e      	ldr	r2, [pc, #376]	@ (800455c <HAL_DMA_Start_IT+0x268>)
      if(hdma->XferHalfCpltCallback != NULL)
 80043e4:	4619      	mov	r1, r3
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80043e6:	4294      	cmp	r4, r2
 80043e8:	f000 8252 	beq.w	8004890 <HAL_DMA_Start_IT+0x59c>
 80043ec:	4a5c      	ldr	r2, [pc, #368]	@ (8004560 <HAL_DMA_Start_IT+0x26c>)
 80043ee:	4294      	cmp	r4, r2
 80043f0:	f000 8282 	beq.w	80048f8 <HAL_DMA_Start_IT+0x604>
 80043f4:	3218      	adds	r2, #24
 80043f6:	4294      	cmp	r4, r2
 80043f8:	f000 829f 	beq.w	800493a <HAL_DMA_Start_IT+0x646>
 80043fc:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004400:	4294      	cmp	r4, r2
 8004402:	f000 82a7 	beq.w	8004954 <HAL_DMA_Start_IT+0x660>
 8004406:	4b57      	ldr	r3, [pc, #348]	@ (8004564 <HAL_DMA_Start_IT+0x270>)
 8004408:	429c      	cmp	r4, r3
 800440a:	f000 8340 	beq.w	8004a8e <HAL_DMA_Start_IT+0x79a>
 800440e:	3318      	adds	r3, #24
 8004410:	429c      	cmp	r4, r3
 8004412:	f000 8347 	beq.w	8004aa4 <HAL_DMA_Start_IT+0x7b0>
 8004416:	3318      	adds	r3, #24
 8004418:	429c      	cmp	r4, r3
 800441a:	f000 8357 	beq.w	8004acc <HAL_DMA_Start_IT+0x7d8>
 800441e:	3318      	adds	r3, #24
 8004420:	429c      	cmp	r4, r3
 8004422:	f000 8370 	beq.w	8004b06 <HAL_DMA_Start_IT+0x812>
 8004426:	3318      	adds	r3, #24
 8004428:	429c      	cmp	r4, r3
 800442a:	f000 839b 	beq.w	8004b64 <HAL_DMA_Start_IT+0x870>
 800442e:	3318      	adds	r3, #24
 8004430:	429c      	cmp	r4, r3
 8004432:	f000 83ad 	beq.w	8004b90 <HAL_DMA_Start_IT+0x89c>
 8004436:	3318      	adds	r3, #24
 8004438:	429c      	cmp	r4, r3
 800443a:	f000 83bf 	beq.w	8004bbc <HAL_DMA_Start_IT+0x8c8>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	f023 030e 	bic.w	r3, r3, #14
 8004444:	f043 030a 	orr.w	r3, r3, #10
 8004448:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800444a:	b119      	cbz	r1, 8004454 <HAL_DMA_Start_IT+0x160>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	f043 0304 	orr.w	r3, r3, #4
 8004452:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004454:	4b42      	ldr	r3, [pc, #264]	@ (8004560 <HAL_DMA_Start_IT+0x26c>)
 8004456:	4a41      	ldr	r2, [pc, #260]	@ (800455c <HAL_DMA_Start_IT+0x268>)
 8004458:	4294      	cmp	r4, r2
 800445a:	bf18      	it	ne
 800445c:	429c      	cmpne	r4, r3
 800445e:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 8004462:	bf0c      	ite	eq
 8004464:	2301      	moveq	r3, #1
 8004466:	2300      	movne	r3, #0
 8004468:	4294      	cmp	r4, r2
 800446a:	bf08      	it	eq
 800446c:	f043 0301 	orreq.w	r3, r3, #1
 8004470:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004474:	4294      	cmp	r4, r2
 8004476:	bf08      	it	eq
 8004478:	f043 0301 	orreq.w	r3, r3, #1
 800447c:	3218      	adds	r2, #24
 800447e:	4294      	cmp	r4, r2
 8004480:	bf08      	it	eq
 8004482:	f043 0301 	orreq.w	r3, r3, #1
 8004486:	3218      	adds	r2, #24
 8004488:	4294      	cmp	r4, r2
 800448a:	bf08      	it	eq
 800448c:	f043 0301 	orreq.w	r3, r3, #1
 8004490:	3218      	adds	r2, #24
 8004492:	4294      	cmp	r4, r2
 8004494:	bf08      	it	eq
 8004496:	f043 0301 	orreq.w	r3, r3, #1
 800449a:	3218      	adds	r2, #24
 800449c:	4294      	cmp	r4, r2
 800449e:	bf08      	it	eq
 80044a0:	f043 0301 	orreq.w	r3, r3, #1
 80044a4:	3218      	adds	r2, #24
 80044a6:	4294      	cmp	r4, r2
 80044a8:	bf08      	it	eq
 80044aa:	f043 0301 	orreq.w	r3, r3, #1
 80044ae:	3218      	adds	r2, #24
 80044b0:	4294      	cmp	r4, r2
 80044b2:	bf08      	it	eq
 80044b4:	f043 0301 	orreq.w	r3, r3, #1
 80044b8:	3218      	adds	r2, #24
 80044ba:	4294      	cmp	r4, r2
 80044bc:	bf08      	it	eq
 80044be:	f043 0301 	orreq.w	r3, r3, #1
 80044c2:	4a29      	ldr	r2, [pc, #164]	@ (8004568 <HAL_DMA_Start_IT+0x274>)
 80044c4:	4294      	cmp	r4, r2
 80044c6:	bf08      	it	eq
 80044c8:	f043 0301 	orreq.w	r3, r3, #1
 80044cc:	3214      	adds	r2, #20
 80044ce:	4294      	cmp	r4, r2
 80044d0:	bf08      	it	eq
 80044d2:	f043 0301 	orreq.w	r3, r3, #1
 80044d6:	3214      	adds	r2, #20
 80044d8:	4294      	cmp	r4, r2
 80044da:	bf08      	it	eq
 80044dc:	f043 0301 	orreq.w	r3, r3, #1
 80044e0:	3214      	adds	r2, #20
 80044e2:	4294      	cmp	r4, r2
 80044e4:	bf08      	it	eq
 80044e6:	f043 0301 	orreq.w	r3, r3, #1
 80044ea:	3214      	adds	r2, #20
 80044ec:	4294      	cmp	r4, r2
 80044ee:	bf08      	it	eq
 80044f0:	f043 0301 	orreq.w	r3, r3, #1
 80044f4:	3214      	adds	r2, #20
 80044f6:	4294      	cmp	r4, r2
 80044f8:	bf08      	it	eq
 80044fa:	f043 0301 	orreq.w	r3, r3, #1
 80044fe:	3214      	adds	r2, #20
 8004500:	4294      	cmp	r4, r2
 8004502:	bf08      	it	eq
 8004504:	f043 0301 	orreq.w	r3, r3, #1
 8004508:	3214      	adds	r2, #20
 800450a:	4294      	cmp	r4, r2
 800450c:	bf08      	it	eq
 800450e:	f043 0301 	orreq.w	r3, r3, #1
 8004512:	b913      	cbnz	r3, 800451a <HAL_DMA_Start_IT+0x226>
 8004514:	f1be 0f00 	cmp.w	lr, #0
 8004518:	d00f      	beq.n	800453a <HAL_DMA_Start_IT+0x246>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800451a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800451c:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	03d2      	lsls	r2, r2, #15
 8004524:	f100 8147 	bmi.w	80047b6 <HAL_DMA_Start_IT+0x4c2>
      if(hdma->DMAmuxRequestGen != 0U)
 8004528:	f1bc 0f00 	cmp.w	ip, #0
 800452c:	d005      	beq.n	800453a <HAL_DMA_Start_IT+0x246>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800452e:	f8dc 3000 	ldr.w	r3, [ip]
 8004532:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004536:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 800453a:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800453c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800453e:	f043 0301 	orr.w	r3, r3, #1
 8004542:	6023      	str	r3, [r4, #0]
}
 8004544:	b003      	add	sp, #12
 8004546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800454a:	bf00      	nop
 800454c:	40020070 	.word	0x40020070
 8004550:	40020028 	.word	0x40020028
 8004554:	40020040 	.word	0x40020040
 8004558:	40020058 	.word	0x40020058
 800455c:	40020088 	.word	0x40020088
 8004560:	400200a0 	.word	0x400200a0
 8004564:	40020428 	.word	0x40020428
 8004568:	58025408 	.word	0x58025408
 800456c:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 8004570:	4544      	cmp	r4, r8
 8004572:	f000 815b 	beq.w	800482c <HAL_DMA_Start_IT+0x538>
 8004576:	454c      	cmp	r4, r9
 8004578:	f000 816c 	beq.w	8004854 <HAL_DMA_Start_IT+0x560>
 800457c:	f1bb 0f00 	cmp.w	fp, #0
 8004580:	f040 8127 	bne.w	80047d2 <HAL_DMA_Start_IT+0x4de>
 8004584:	f8df c59c 	ldr.w	ip, [pc, #1436]	@ 8004b24 <HAL_DMA_Start_IT+0x830>
 8004588:	4564      	cmp	r4, ip
 800458a:	f000 818d 	beq.w	80048a8 <HAL_DMA_Start_IT+0x5b4>
 800458e:	f10c 0c18 	add.w	ip, ip, #24
 8004592:	4564      	cmp	r4, ip
 8004594:	f000 819c 	beq.w	80048d0 <HAL_DMA_Start_IT+0x5dc>
 8004598:	f10c 0c18 	add.w	ip, ip, #24
 800459c:	4564      	cmp	r4, ip
 800459e:	f000 81b8 	beq.w	8004912 <HAL_DMA_Start_IT+0x61e>
 80045a2:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 80045a6:	4564      	cmp	r4, ip
 80045a8:	f000 81df 	beq.w	800496a <HAL_DMA_Start_IT+0x676>
 80045ac:	f10c 0c18 	add.w	ip, ip, #24
 80045b0:	4564      	cmp	r4, ip
 80045b2:	f000 8263 	beq.w	8004a7c <HAL_DMA_Start_IT+0x788>
 80045b6:	f10c 0c18 	add.w	ip, ip, #24
 80045ba:	4564      	cmp	r4, ip
 80045bc:	f000 827d 	beq.w	8004aba <HAL_DMA_Start_IT+0x7c6>
 80045c0:	f10c 0c18 	add.w	ip, ip, #24
 80045c4:	4564      	cmp	r4, ip
 80045c6:	f000 828c 	beq.w	8004ae2 <HAL_DMA_Start_IT+0x7ee>
 80045ca:	f10c 0c18 	add.w	ip, ip, #24
 80045ce:	4564      	cmp	r4, ip
 80045d0:	f000 8290 	beq.w	8004af4 <HAL_DMA_Start_IT+0x800>
 80045d4:	f10c 0c18 	add.w	ip, ip, #24
 80045d8:	4564      	cmp	r4, ip
 80045da:	f000 82d0 	beq.w	8004b7e <HAL_DMA_Start_IT+0x88a>
 80045de:	f10c 0c18 	add.w	ip, ip, #24
 80045e2:	4564      	cmp	r4, ip
 80045e4:	f000 82e1 	beq.w	8004baa <HAL_DMA_Start_IT+0x8b6>
 80045e8:	f10c 0c18 	add.w	ip, ip, #24
 80045ec:	4564      	cmp	r4, ip
 80045ee:	f000 82f2 	beq.w	8004bd6 <HAL_DMA_Start_IT+0x8e2>
 80045f2:	f8d4 c000 	ldr.w	ip, [r4]
 80045f6:	f02c 0c01 	bic.w	ip, ip, #1
 80045fa:	f8c4 c000 	str.w	ip, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045fe:	f8df c528 	ldr.w	ip, [pc, #1320]	@ 8004b28 <HAL_DMA_Start_IT+0x834>
 8004602:	4564      	cmp	r4, ip
 8004604:	f040 81c8 	bne.w	8004998 <HAL_DMA_Start_IT+0x6a4>
    if(hdma->DMAmuxRequestGen != 0U)
 8004608:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800460c:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8004610:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004612:	f1bc 0f00 	cmp.w	ip, #0
 8004616:	f43f aebf 	beq.w	8004398 <HAL_DMA_Start_IT+0xa4>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800461a:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 800461e:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004620:	f8df 8500 	ldr.w	r8, [pc, #1280]	@ 8004b24 <HAL_DMA_Start_IT+0x830>
 8004624:	f8df 9504 	ldr.w	r9, [pc, #1284]	@ 8004b2c <HAL_DMA_Start_IT+0x838>
 8004628:	454c      	cmp	r4, r9
 800462a:	bf18      	it	ne
 800462c:	4544      	cmpne	r4, r8
 800462e:	f109 0918 	add.w	r9, r9, #24
 8004632:	bf0c      	ite	eq
 8004634:	f04f 0801 	moveq.w	r8, #1
 8004638:	f04f 0800 	movne.w	r8, #0
 800463c:	454c      	cmp	r4, r9
 800463e:	bf08      	it	eq
 8004640:	f048 0801 	orreq.w	r8, r8, #1
 8004644:	f509 7956 	add.w	r9, r9, #856	@ 0x358
 8004648:	454c      	cmp	r4, r9
 800464a:	bf08      	it	eq
 800464c:	f048 0801 	orreq.w	r8, r8, #1
 8004650:	f109 0918 	add.w	r9, r9, #24
 8004654:	454c      	cmp	r4, r9
 8004656:	bf08      	it	eq
 8004658:	f048 0801 	orreq.w	r8, r8, #1
 800465c:	f109 0918 	add.w	r9, r9, #24
 8004660:	454c      	cmp	r4, r9
 8004662:	bf08      	it	eq
 8004664:	f048 0801 	orreq.w	r8, r8, #1
 8004668:	f109 0918 	add.w	r9, r9, #24
 800466c:	454c      	cmp	r4, r9
 800466e:	bf08      	it	eq
 8004670:	f048 0801 	orreq.w	r8, r8, #1
 8004674:	f109 0918 	add.w	r9, r9, #24
 8004678:	454c      	cmp	r4, r9
 800467a:	bf08      	it	eq
 800467c:	f048 0801 	orreq.w	r8, r8, #1
 8004680:	f109 0918 	add.w	r9, r9, #24
 8004684:	454c      	cmp	r4, r9
 8004686:	bf08      	it	eq
 8004688:	f048 0801 	orreq.w	r8, r8, #1
 800468c:	f109 0918 	add.w	r9, r9, #24
 8004690:	454c      	cmp	r4, r9
 8004692:	bf08      	it	eq
 8004694:	f048 0801 	orreq.w	r8, r8, #1
 8004698:	f1b8 0f00 	cmp.w	r8, #0
 800469c:	f47f ae7c 	bne.w	8004398 <HAL_DMA_Start_IT+0xa4>
 80046a0:	f8df 848c 	ldr.w	r8, [pc, #1164]	@ 8004b30 <HAL_DMA_Start_IT+0x83c>
 80046a4:	4544      	cmp	r4, r8
 80046a6:	f43f ae77 	beq.w	8004398 <HAL_DMA_Start_IT+0xa4>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80046aa:	f8df c488 	ldr.w	ip, [pc, #1160]	@ 8004b34 <HAL_DMA_Start_IT+0x840>
 80046ae:	f8df 8488 	ldr.w	r8, [pc, #1160]	@ 8004b38 <HAL_DMA_Start_IT+0x844>
 80046b2:	4544      	cmp	r4, r8
 80046b4:	bf18      	it	ne
 80046b6:	4564      	cmpne	r4, ip
 80046b8:	f108 0814 	add.w	r8, r8, #20
 80046bc:	bf0c      	ite	eq
 80046be:	f04f 0c01 	moveq.w	ip, #1
 80046c2:	f04f 0c00 	movne.w	ip, #0
 80046c6:	4544      	cmp	r4, r8
 80046c8:	bf08      	it	eq
 80046ca:	f04c 0c01 	orreq.w	ip, ip, #1
 80046ce:	f108 0814 	add.w	r8, r8, #20
 80046d2:	4544      	cmp	r4, r8
 80046d4:	bf08      	it	eq
 80046d6:	f04c 0c01 	orreq.w	ip, ip, #1
 80046da:	f108 0814 	add.w	r8, r8, #20
 80046de:	4544      	cmp	r4, r8
 80046e0:	bf08      	it	eq
 80046e2:	f04c 0c01 	orreq.w	ip, ip, #1
 80046e6:	f108 0814 	add.w	r8, r8, #20
 80046ea:	4544      	cmp	r4, r8
 80046ec:	bf08      	it	eq
 80046ee:	f04c 0c01 	orreq.w	ip, ip, #1
 80046f2:	f108 0814 	add.w	r8, r8, #20
 80046f6:	4544      	cmp	r4, r8
 80046f8:	bf08      	it	eq
 80046fa:	f04c 0c01 	orreq.w	ip, ip, #1
 80046fe:	f108 0814 	add.w	r8, r8, #20
 8004702:	4544      	cmp	r4, r8
 8004704:	bf08      	it	eq
 8004706:	f04c 0c01 	orreq.w	ip, ip, #1
 800470a:	f8df 8430 	ldr.w	r8, [pc, #1072]	@ 8004b3c <HAL_DMA_Start_IT+0x848>
 800470e:	4544      	cmp	r4, r8
 8004710:	bf08      	it	eq
 8004712:	f04c 0c01 	orreq.w	ip, ip, #1
 8004716:	f108 0814 	add.w	r8, r8, #20
 800471a:	4544      	cmp	r4, r8
 800471c:	bf08      	it	eq
 800471e:	f04c 0c01 	orreq.w	ip, ip, #1
 8004722:	f108 0814 	add.w	r8, r8, #20
 8004726:	4544      	cmp	r4, r8
 8004728:	bf08      	it	eq
 800472a:	f04c 0c01 	orreq.w	ip, ip, #1
 800472e:	f108 0814 	add.w	r8, r8, #20
 8004732:	4544      	cmp	r4, r8
 8004734:	bf08      	it	eq
 8004736:	f04c 0c01 	orreq.w	ip, ip, #1
 800473a:	f108 0814 	add.w	r8, r8, #20
 800473e:	4544      	cmp	r4, r8
 8004740:	bf08      	it	eq
 8004742:	f04c 0c01 	orreq.w	ip, ip, #1
 8004746:	f108 0814 	add.w	r8, r8, #20
 800474a:	4544      	cmp	r4, r8
 800474c:	bf08      	it	eq
 800474e:	f04c 0c01 	orreq.w	ip, ip, #1
 8004752:	f108 0814 	add.w	r8, r8, #20
 8004756:	4544      	cmp	r4, r8
 8004758:	bf08      	it	eq
 800475a:	f04c 0c01 	orreq.w	ip, ip, #1
 800475e:	f1bc 0f00 	cmp.w	ip, #0
 8004762:	d104      	bne.n	800476e <HAL_DMA_Start_IT+0x47a>
 8004764:	f8df c3d8 	ldr.w	ip, [pc, #984]	@ 8004b40 <HAL_DMA_Start_IT+0x84c>
 8004768:	4564      	cmp	r4, ip
 800476a:	f040 823f 	bne.w	8004bec <HAL_DMA_Start_IT+0x8f8>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800476e:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 8004770:	f04f 0c01 	mov.w	ip, #1
 8004774:	f006 081f 	and.w	r8, r6, #31
 8004778:	9e01      	ldr	r6, [sp, #4]
 800477a:	fa0c fc08 	lsl.w	ip, ip, r8
 800477e:	f8c6 c004 	str.w	ip, [r6, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004782:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004784:	6883      	ldr	r3, [r0, #8]
 8004786:	2b40      	cmp	r3, #64	@ 0x40
 8004788:	f000 822e 	beq.w	8004be8 <HAL_DMA_Start_IT+0x8f4>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800478c:	60a1      	str	r1, [r4, #8]
      if(hdma->XferHalfCpltCallback != NULL)
 800478e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004790:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004792:	e61e      	b.n	80043d2 <HAL_DMA_Start_IT+0xde>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004794:	6823      	ldr	r3, [r4, #0]
 8004796:	f023 031e 	bic.w	r3, r3, #30
 800479a:	f043 0316 	orr.w	r3, r3, #22
 800479e:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80047a0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80047a2:	b11b      	cbz	r3, 80047ac <HAL_DMA_Start_IT+0x4b8>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80047a4:	6823      	ldr	r3, [r4, #0]
 80047a6:	f043 0308 	orr.w	r3, r3, #8
 80047aa:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047ac:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	03d2      	lsls	r2, r2, #15
 80047b2:	f57f aeb9 	bpl.w	8004528 <HAL_DMA_Start_IT+0x234>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	e6b3      	b.n	8004528 <HAL_DMA_Start_IT+0x234>
  __HAL_LOCK(hdma);
 80047c0:	2002      	movs	r0, #2
}
 80047c2:	b003      	add	sp, #12
 80047c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_ERROR;
 80047c8:	2001      	movs	r0, #1
}
 80047ca:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80047cc:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80047ce:	60e1      	str	r1, [r4, #12]
 80047d0:	e5f7      	b.n	80043c2 <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 80047d2:	f8df a348 	ldr.w	sl, [pc, #840]	@ 8004b1c <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047d6:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 80047da:	f8da 8070 	ldr.w	r8, [sl, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 80047de:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 80047e2:	f028 0801 	bic.w	r8, r8, #1
 80047e6:	f8ca 8070 	str.w	r8, [sl, #112]	@ 0x70
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047ea:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 80047ec:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80047f0:	f1bc 0f00 	cmp.w	ip, #0
 80047f4:	f47f adcd 	bne.w	8004392 <HAL_DMA_Start_IT+0x9e>
 80047f8:	e5ce      	b.n	8004398 <HAL_DMA_Start_IT+0xa4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80047fa:	49c8      	ldr	r1, [pc, #800]	@ (8004b1c <HAL_DMA_Start_IT+0x828>)
 80047fc:	6f0a      	ldr	r2, [r1, #112]	@ 0x70
 80047fe:	f022 021e 	bic.w	r2, r2, #30
 8004802:	f042 0216 	orr.w	r2, r2, #22
 8004806:	670a      	str	r2, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8004808:	2b00      	cmp	r3, #0
 800480a:	f43f ae86 	beq.w	800451a <HAL_DMA_Start_IT+0x226>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	f043 0308 	orr.w	r3, r3, #8
 8004814:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004816:	e61d      	b.n	8004454 <HAL_DMA_Start_IT+0x160>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004818:	49c0      	ldr	r1, [pc, #768]	@ (8004b1c <HAL_DMA_Start_IT+0x828>)
 800481a:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800481c:	f022 021e 	bic.w	r2, r2, #30
 8004820:	f042 0216 	orr.w	r2, r2, #22
 8004824:	640a      	str	r2, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f1      	bne.n	800480e <HAL_DMA_Start_IT+0x51a>
 800482a:	e7bf      	b.n	80047ac <HAL_DMA_Start_IT+0x4b8>
    __HAL_DMA_DISABLE(hdma);
 800482c:	f8df a2ec 	ldr.w	sl, [pc, #748]	@ 8004b1c <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004830:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 8004834:	f8da 8040 	ldr.w	r8, [sl, #64]	@ 0x40
    if(hdma->DMAmuxRequestGen != 0U)
 8004838:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 800483c:	f028 0801 	bic.w	r8, r8, #1
 8004840:	f8ca 8040 	str.w	r8, [sl, #64]	@ 0x40
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004844:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 8004846:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800484a:	f1bc 0f00 	cmp.w	ip, #0
 800484e:	f47f ada0 	bne.w	8004392 <HAL_DMA_Start_IT+0x9e>
 8004852:	e5a1      	b.n	8004398 <HAL_DMA_Start_IT+0xa4>
    __HAL_DMA_DISABLE(hdma);
 8004854:	f8df a2c4 	ldr.w	sl, [pc, #708]	@ 8004b1c <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004858:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 800485c:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
    if(hdma->DMAmuxRequestGen != 0U)
 8004860:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004864:	f028 0801 	bic.w	r8, r8, #1
 8004868:	f8ca 8058 	str.w	r8, [sl, #88]	@ 0x58
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800486c:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 800486e:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004872:	f1bc 0f00 	cmp.w	ip, #0
 8004876:	f47f ad8c 	bne.w	8004392 <HAL_DMA_Start_IT+0x9e>
 800487a:	e58d      	b.n	8004398 <HAL_DMA_Start_IT+0xa4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800487c:	49a7      	ldr	r1, [pc, #668]	@ (8004b1c <HAL_DMA_Start_IT+0x828>)
 800487e:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8004880:	f022 021e 	bic.w	r2, r2, #30
 8004884:	f042 0216 	orr.w	r2, r2, #22
 8004888:	658a      	str	r2, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 800488a:	2b00      	cmp	r3, #0
 800488c:	d1bf      	bne.n	800480e <HAL_DMA_Start_IT+0x51a>
 800488e:	e644      	b.n	800451a <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004890:	49a2      	ldr	r1, [pc, #648]	@ (8004b1c <HAL_DMA_Start_IT+0x828>)
 8004892:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8004896:	f022 021e 	bic.w	r2, r2, #30
 800489a:	f042 0216 	orr.w	r2, r2, #22
 800489e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1b3      	bne.n	800480e <HAL_DMA_Start_IT+0x51a>
 80048a6:	e638      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 80048a8:	f8df a270 	ldr.w	sl, [pc, #624]	@ 8004b1c <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048ac:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 80048b0:	f8da 8088 	ldr.w	r8, [sl, #136]	@ 0x88
    if(hdma->DMAmuxRequestGen != 0U)
 80048b4:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 80048b8:	f028 0801 	bic.w	r8, r8, #1
 80048bc:	f8ca 8088 	str.w	r8, [sl, #136]	@ 0x88
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048c0:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 80048c2:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80048c6:	f1bc 0f00 	cmp.w	ip, #0
 80048ca:	f47f aea6 	bne.w	800461a <HAL_DMA_Start_IT+0x326>
 80048ce:	e6a7      	b.n	8004620 <HAL_DMA_Start_IT+0x32c>
    __HAL_DMA_DISABLE(hdma);
 80048d0:	f8df a248 	ldr.w	sl, [pc, #584]	@ 8004b1c <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048d4:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 80048d8:	f8da 80a0 	ldr.w	r8, [sl, #160]	@ 0xa0
    if(hdma->DMAmuxRequestGen != 0U)
 80048dc:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 80048e0:	f028 0801 	bic.w	r8, r8, #1
 80048e4:	f8ca 80a0 	str.w	r8, [sl, #160]	@ 0xa0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048e8:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 80048ea:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80048ee:	f1bc 0f00 	cmp.w	ip, #0
 80048f2:	f47f ae92 	bne.w	800461a <HAL_DMA_Start_IT+0x326>
 80048f6:	e693      	b.n	8004620 <HAL_DMA_Start_IT+0x32c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80048f8:	4988      	ldr	r1, [pc, #544]	@ (8004b1c <HAL_DMA_Start_IT+0x828>)
 80048fa:	f8d1 20a0 	ldr.w	r2, [r1, #160]	@ 0xa0
 80048fe:	f022 021e 	bic.w	r2, r2, #30
 8004902:	f042 0216 	orr.w	r2, r2, #22
 8004906:	f8c1 20a0 	str.w	r2, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 800490a:	2b00      	cmp	r3, #0
 800490c:	f47f af7f 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004910:	e603      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004912:	f8df a208 	ldr.w	sl, [pc, #520]	@ 8004b1c <HAL_DMA_Start_IT+0x828>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004916:	f8d0 9064 	ldr.w	r9, [r0, #100]	@ 0x64
    __HAL_DMA_DISABLE(hdma);
 800491a:	f8da 80b8 	ldr.w	r8, [sl, #184]	@ 0xb8
    if(hdma->DMAmuxRequestGen != 0U)
 800491e:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    __HAL_DMA_DISABLE(hdma);
 8004922:	f028 0801 	bic.w	r8, r8, #1
 8004926:	f8ca 80b8 	str.w	r8, [sl, #184]	@ 0xb8
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800492a:	6e86      	ldr	r6, [r0, #104]	@ 0x68
 800492c:	f8c9 6004 	str.w	r6, [r9, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004930:	f1bc 0f00 	cmp.w	ip, #0
 8004934:	f47f ae71 	bne.w	800461a <HAL_DMA_Start_IT+0x326>
 8004938:	e672      	b.n	8004620 <HAL_DMA_Start_IT+0x32c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800493a:	4978      	ldr	r1, [pc, #480]	@ (8004b1c <HAL_DMA_Start_IT+0x828>)
 800493c:	f8d1 20b8 	ldr.w	r2, [r1, #184]	@ 0xb8
 8004940:	f022 021e 	bic.w	r2, r2, #30
 8004944:	f042 0216 	orr.w	r2, r2, #22
 8004948:	f8c1 20b8 	str.w	r2, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 800494c:	2b00      	cmp	r3, #0
 800494e:	f47f af5e 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004952:	e5e2      	b.n	800451a <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004954:	4972      	ldr	r1, [pc, #456]	@ (8004b20 <HAL_DMA_Start_IT+0x82c>)
 8004956:	690a      	ldr	r2, [r1, #16]
 8004958:	f022 021e 	bic.w	r2, r2, #30
 800495c:	f042 0216 	orr.w	r2, r2, #22
 8004960:	610a      	str	r2, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 8004962:	2b00      	cmp	r3, #0
 8004964:	f47f af53 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004968:	e5d7      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 800496a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8004b20 <HAL_DMA_Start_IT+0x82c>
 800496e:	f8d8 c010 	ldr.w	ip, [r8, #16]
 8004972:	f02c 0c01 	bic.w	ip, ip, #1
 8004976:	f8c8 c010 	str.w	ip, [r8, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800497a:	f8df c1c8 	ldr.w	ip, [pc, #456]	@ 8004b44 <HAL_DMA_Start_IT+0x850>
 800497e:	4564      	cmp	r4, ip
 8004980:	f43f ae42 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 8004984:	f10c 0c18 	add.w	ip, ip, #24
 8004988:	4564      	cmp	r4, ip
 800498a:	f43f ae3d 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 800498e:	f10c 0c18 	add.w	ip, ip, #24
 8004992:	4564      	cmp	r4, ip
 8004994:	f43f ae38 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 8004998:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 8004b48 <HAL_DMA_Start_IT+0x854>
 800499c:	4564      	cmp	r4, ip
 800499e:	f43f ae33 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 80049a2:	f10c 0c18 	add.w	ip, ip, #24
 80049a6:	4564      	cmp	r4, ip
 80049a8:	f43f ae2e 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 80049ac:	f10c 0c18 	add.w	ip, ip, #24
 80049b0:	4564      	cmp	r4, ip
 80049b2:	f43f ae29 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 80049b6:	f10c 0c18 	add.w	ip, ip, #24
 80049ba:	4564      	cmp	r4, ip
 80049bc:	f43f ae24 	beq.w	8004608 <HAL_DMA_Start_IT+0x314>
 80049c0:	f8df c178 	ldr.w	ip, [pc, #376]	@ 8004b3c <HAL_DMA_Start_IT+0x848>
 80049c4:	4564      	cmp	r4, ip
 80049c6:	f000 80c3 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 80049ca:	f10c 0c14 	add.w	ip, ip, #20
 80049ce:	4564      	cmp	r4, ip
 80049d0:	f000 80be 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 80049d4:	f10c 0c14 	add.w	ip, ip, #20
 80049d8:	4564      	cmp	r4, ip
 80049da:	f000 80b9 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 80049de:	f10c 0c14 	add.w	ip, ip, #20
 80049e2:	4564      	cmp	r4, ip
 80049e4:	f000 80b4 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 80049e8:	f10c 0c14 	add.w	ip, ip, #20
 80049ec:	4564      	cmp	r4, ip
 80049ee:	f000 80af 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 80049f2:	f10c 0c14 	add.w	ip, ip, #20
 80049f6:	4564      	cmp	r4, ip
 80049f8:	f000 80aa 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 80049fc:	f10c 0c14 	add.w	ip, ip, #20
 8004a00:	4564      	cmp	r4, ip
 8004a02:	f000 80a5 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
 8004a06:	f10c 0c14 	add.w	ip, ip, #20
 8004a0a:	4564      	cmp	r4, ip
 8004a0c:	f000 80a0 	beq.w	8004b50 <HAL_DMA_Start_IT+0x85c>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a10:	f8df c124 	ldr.w	ip, [pc, #292]	@ 8004b38 <HAL_DMA_Start_IT+0x844>
 8004a14:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8004b34 <HAL_DMA_Start_IT+0x840>
 8004a18:	4544      	cmp	r4, r8
 8004a1a:	bf18      	it	ne
 8004a1c:	4564      	cmpne	r4, ip
 8004a1e:	f108 0828 	add.w	r8, r8, #40	@ 0x28
 8004a22:	bf0c      	ite	eq
 8004a24:	f04f 0c01 	moveq.w	ip, #1
 8004a28:	f04f 0c00 	movne.w	ip, #0
 8004a2c:	4544      	cmp	r4, r8
 8004a2e:	bf08      	it	eq
 8004a30:	f04c 0c01 	orreq.w	ip, ip, #1
 8004a34:	f108 0814 	add.w	r8, r8, #20
 8004a38:	4544      	cmp	r4, r8
 8004a3a:	bf08      	it	eq
 8004a3c:	f04c 0c01 	orreq.w	ip, ip, #1
 8004a40:	f108 0814 	add.w	r8, r8, #20
 8004a44:	4544      	cmp	r4, r8
 8004a46:	bf08      	it	eq
 8004a48:	f04c 0c01 	orreq.w	ip, ip, #1
 8004a4c:	f108 0814 	add.w	r8, r8, #20
 8004a50:	4544      	cmp	r4, r8
 8004a52:	bf08      	it	eq
 8004a54:	f04c 0c01 	orreq.w	ip, ip, #1
 8004a58:	f108 0814 	add.w	r8, r8, #20
 8004a5c:	4544      	cmp	r4, r8
 8004a5e:	bf08      	it	eq
 8004a60:	f04c 0c01 	orreq.w	ip, ip, #1
 8004a64:	f1bc 0f00 	cmp.w	ip, #0
 8004a68:	f47f ae81 	bne.w	800476e <HAL_DMA_Start_IT+0x47a>
 8004a6c:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 8004b4c <HAL_DMA_Start_IT+0x858>
 8004a70:	4564      	cmp	r4, ip
      if(hdma->XferHalfCpltCallback != NULL)
 8004a72:	bf18      	it	ne
 8004a74:	6c01      	ldrne	r1, [r0, #64]	@ 0x40
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004a76:	f43f ae7a 	beq.w	800476e <HAL_DMA_Start_IT+0x47a>
 8004a7a:	e4c4      	b.n	8004406 <HAL_DMA_Start_IT+0x112>
    __HAL_DMA_DISABLE(hdma);
 8004a7c:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8004b20 <HAL_DMA_Start_IT+0x82c>
 8004a80:	f8d8 c028 	ldr.w	ip, [r8, #40]	@ 0x28
 8004a84:	f02c 0c01 	bic.w	ip, ip, #1
 8004a88:	f8c8 c028 	str.w	ip, [r8, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a8c:	e5bc      	b.n	8004608 <HAL_DMA_Start_IT+0x314>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a8e:	4a24      	ldr	r2, [pc, #144]	@ (8004b20 <HAL_DMA_Start_IT+0x82c>)
 8004a90:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8004a92:	f023 031e 	bic.w	r3, r3, #30
 8004a96:	f043 0316 	orr.w	r3, r3, #22
 8004a9a:	6293      	str	r3, [r2, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 8004a9c:	2900      	cmp	r1, #0
 8004a9e:	f47f aeb6 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004aa2:	e53a      	b.n	800451a <HAL_DMA_Start_IT+0x226>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004aa4:	4a1e      	ldr	r2, [pc, #120]	@ (8004b20 <HAL_DMA_Start_IT+0x82c>)
 8004aa6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004aa8:	f023 031e 	bic.w	r3, r3, #30
 8004aac:	f043 0316 	orr.w	r3, r3, #22
 8004ab0:	6413      	str	r3, [r2, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8004ab2:	2900      	cmp	r1, #0
 8004ab4:	f47f aeab 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004ab8:	e52f      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004aba:	f8df 8064 	ldr.w	r8, [pc, #100]	@ 8004b20 <HAL_DMA_Start_IT+0x82c>
 8004abe:	f8d8 c040 	ldr.w	ip, [r8, #64]	@ 0x40
 8004ac2:	f02c 0c01 	bic.w	ip, ip, #1
 8004ac6:	f8c8 c040 	str.w	ip, [r8, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004aca:	e59d      	b.n	8004608 <HAL_DMA_Start_IT+0x314>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004acc:	4a14      	ldr	r2, [pc, #80]	@ (8004b20 <HAL_DMA_Start_IT+0x82c>)
 8004ace:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004ad0:	f023 031e 	bic.w	r3, r3, #30
 8004ad4:	f043 0316 	orr.w	r3, r3, #22
 8004ad8:	6593      	str	r3, [r2, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8004ada:	2900      	cmp	r1, #0
 8004adc:	f47f ae97 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004ae0:	e51b      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004ae2:	f8df 803c 	ldr.w	r8, [pc, #60]	@ 8004b20 <HAL_DMA_Start_IT+0x82c>
 8004ae6:	f8d8 c058 	ldr.w	ip, [r8, #88]	@ 0x58
 8004aea:	f02c 0c01 	bic.w	ip, ip, #1
 8004aee:	f8c8 c058 	str.w	ip, [r8, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004af2:	e584      	b.n	80045fe <HAL_DMA_Start_IT+0x30a>
    __HAL_DMA_DISABLE(hdma);
 8004af4:	f8df 8028 	ldr.w	r8, [pc, #40]	@ 8004b20 <HAL_DMA_Start_IT+0x82c>
 8004af8:	f8d8 c070 	ldr.w	ip, [r8, #112]	@ 0x70
 8004afc:	f02c 0c01 	bic.w	ip, ip, #1
 8004b00:	f8c8 c070 	str.w	ip, [r8, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b04:	e748      	b.n	8004998 <HAL_DMA_Start_IT+0x6a4>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004b06:	4a06      	ldr	r2, [pc, #24]	@ (8004b20 <HAL_DMA_Start_IT+0x82c>)
 8004b08:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004b0a:	f023 031e 	bic.w	r3, r3, #30
 8004b0e:	f043 0316 	orr.w	r3, r3, #22
 8004b12:	6713      	str	r3, [r2, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8004b14:	2900      	cmp	r1, #0
 8004b16:	f47f ae7a 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004b1a:	e4fe      	b.n	800451a <HAL_DMA_Start_IT+0x226>
 8004b1c:	40020000 	.word	0x40020000
 8004b20:	40020400 	.word	0x40020400
 8004b24:	40020088 	.word	0x40020088
 8004b28:	40020458 	.word	0x40020458
 8004b2c:	400200a0 	.word	0x400200a0
 8004b30:	400204b8 	.word	0x400204b8
 8004b34:	48022c08 	.word	0x48022c08
 8004b38:	48022c1c 	.word	0x48022c1c
 8004b3c:	58025408 	.word	0x58025408
 8004b40:	58025494 	.word	0x58025494
 8004b44:	40020410 	.word	0x40020410
 8004b48:	40020470 	.word	0x40020470
 8004b4c:	48022c94 	.word	0x48022c94
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b50:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
    if(hdma->DMAmuxRequestGen != 0U)
 8004b54:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b58:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8004b5a:	f1bc 0f00 	cmp.w	ip, #0
 8004b5e:	f47f ad5c 	bne.w	800461a <HAL_DMA_Start_IT+0x326>
 8004b62:	e5a2      	b.n	80046aa <HAL_DMA_Start_IT+0x3b6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004b64:	4a23      	ldr	r2, [pc, #140]	@ (8004bf4 <HAL_DMA_Start_IT+0x900>)
 8004b66:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004b6a:	f023 031e 	bic.w	r3, r3, #30
 8004b6e:	f043 0316 	orr.w	r3, r3, #22
 8004b72:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 8004b76:	2900      	cmp	r1, #0
 8004b78:	f47f ae49 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004b7c:	e4cd      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004b7e:	f8df 8074 	ldr.w	r8, [pc, #116]	@ 8004bf4 <HAL_DMA_Start_IT+0x900>
 8004b82:	f8d8 c088 	ldr.w	ip, [r8, #136]	@ 0x88
 8004b86:	f02c 0c01 	bic.w	ip, ip, #1
 8004b8a:	f8c8 c088 	str.w	ip, [r8, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b8e:	e536      	b.n	80045fe <HAL_DMA_Start_IT+0x30a>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004b90:	4a18      	ldr	r2, [pc, #96]	@ (8004bf4 <HAL_DMA_Start_IT+0x900>)
 8004b92:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8004b96:	f023 031e 	bic.w	r3, r3, #30
 8004b9a:	f043 0316 	orr.w	r3, r3, #22
 8004b9e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 8004ba2:	2900      	cmp	r1, #0
 8004ba4:	f47f ae33 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004ba8:	e4b7      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004baa:	f8df 8048 	ldr.w	r8, [pc, #72]	@ 8004bf4 <HAL_DMA_Start_IT+0x900>
 8004bae:	f8d8 c0a0 	ldr.w	ip, [r8, #160]	@ 0xa0
 8004bb2:	f02c 0c01 	bic.w	ip, ip, #1
 8004bb6:	f8c8 c0a0 	str.w	ip, [r8, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004bba:	e6de      	b.n	800497a <HAL_DMA_Start_IT+0x686>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8004bf4 <HAL_DMA_Start_IT+0x900>)
 8004bbe:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 8004bc2:	f023 031e 	bic.w	r3, r3, #30
 8004bc6:	f043 0316 	orr.w	r3, r3, #22
 8004bca:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 8004bce:	2900      	cmp	r1, #0
 8004bd0:	f47f ae1d 	bne.w	800480e <HAL_DMA_Start_IT+0x51a>
 8004bd4:	e4a1      	b.n	800451a <HAL_DMA_Start_IT+0x226>
    __HAL_DMA_DISABLE(hdma);
 8004bd6:	f8df 801c 	ldr.w	r8, [pc, #28]	@ 8004bf4 <HAL_DMA_Start_IT+0x900>
 8004bda:	f8d8 c0b8 	ldr.w	ip, [r8, #184]	@ 0xb8
 8004bde:	f02c 0c01 	bic.w	ip, ip, #1
 8004be2:	f8c8 c0b8 	str.w	ip, [r8, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004be6:	e6c8      	b.n	800497a <HAL_DMA_Start_IT+0x686>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004be8:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004bea:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004bec:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004bee:	f7ff bbf8 	b.w	80043e2 <HAL_DMA_Start_IT+0xee>
 8004bf2:	bf00      	nop
 8004bf4:	40020400 	.word	0x40020400

08004bf8 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8004bf8:	2800      	cmp	r0, #0
 8004bfa:	f000 8096 	beq.w	8004d2a <HAL_DMA_Abort_IT+0x132>
{
 8004bfe:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c00:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	f040 8083 	bne.w	8004d10 <HAL_DMA_Abort_IT+0x118>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c0a:	6803      	ldr	r3, [r0, #0]
 8004c0c:	4a48      	ldr	r2, [pc, #288]	@ (8004d30 <HAL_DMA_Abort_IT+0x138>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	f000 8082 	beq.w	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c14:	3218      	adds	r2, #24
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d07e      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c1a:	3218      	adds	r2, #24
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d07b      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c20:	3218      	adds	r2, #24
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d078      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c26:	3218      	adds	r2, #24
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d075      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c2c:	3218      	adds	r2, #24
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d072      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c32:	3218      	adds	r2, #24
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d06f      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c38:	3218      	adds	r2, #24
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d06c      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c3e:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d068      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c46:	3218      	adds	r2, #24
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d065      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c4c:	3218      	adds	r2, #24
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d062      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c52:	3218      	adds	r2, #24
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d05f      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c58:	3218      	adds	r2, #24
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d05c      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c5e:	3218      	adds	r2, #24
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d059      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c64:	3218      	adds	r2, #24
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d056      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
 8004c6a:	3218      	adds	r2, #24
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d053      	beq.n	8004d18 <HAL_DMA_Abort_IT+0x120>
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c70:	4a30      	ldr	r2, [pc, #192]	@ (8004d34 <HAL_DMA_Abort_IT+0x13c>)
 8004c72:	4d31      	ldr	r5, [pc, #196]	@ (8004d38 <HAL_DMA_Abort_IT+0x140>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004c74:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c76:	42ab      	cmp	r3, r5
 8004c78:	bf18      	it	ne
 8004c7a:	4293      	cmpne	r3, r2
 8004c7c:	4c2f      	ldr	r4, [pc, #188]	@ (8004d3c <HAL_DMA_Abort_IT+0x144>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004c7e:	f021 010e 	bic.w	r1, r1, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c82:	f105 053c 	add.w	r5, r5, #60	@ 0x3c
 8004c86:	bf0c      	ite	eq
 8004c88:	2201      	moveq	r2, #1
 8004c8a:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004c8c:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c8e:	42a3      	cmp	r3, r4
 8004c90:	bf08      	it	eq
 8004c92:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8004c96:	6819      	ldr	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c98:	3428      	adds	r4, #40	@ 0x28
 8004c9a:	42ab      	cmp	r3, r5
 8004c9c:	bf08      	it	eq
 8004c9e:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8004ca2:	f021 0101 	bic.w	r1, r1, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ca6:	42a3      	cmp	r3, r4
 8004ca8:	bf08      	it	eq
 8004caa:	f042 0201 	orreq.w	r2, r2, #1
 8004cae:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8004cb0:	6019      	str	r1, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004cb2:	42a3      	cmp	r3, r4
 8004cb4:	bf08      	it	eq
 8004cb6:	f042 0201 	orreq.w	r2, r2, #1
 8004cba:	4921      	ldr	r1, [pc, #132]	@ (8004d40 <HAL_DMA_Abort_IT+0x148>)
 8004cbc:	428b      	cmp	r3, r1
 8004cbe:	bf08      	it	eq
 8004cc0:	f042 0201 	orreq.w	r2, r2, #1
 8004cc4:	b912      	cbnz	r2, 8004ccc <HAL_DMA_Abort_IT+0xd4>
 8004cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8004d44 <HAL_DMA_Abort_IT+0x14c>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d117      	bne.n	8004cfc <HAL_DMA_Abort_IT+0x104>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ccc:	2301      	movs	r3, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cce:	6d84      	ldr	r4, [r0, #88]	@ 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004cd0:	e9d0 1517 	ldrd	r1, r5, [r0, #92]	@ 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cd4:	682a      	ldr	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004cd6:	f001 011f 	and.w	r1, r1, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cda:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004cde:	408b      	lsls	r3, r1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ce0:	602a      	str	r2, [r5, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ce2:	6063      	str	r3, [r4, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004ce4:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ce6:	e9d0 2119 	ldrd	r2, r1, [r0, #100]	@ 0x64
 8004cea:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8004cec:	b133      	cbz	r3, 8004cfc <HAL_DMA_Abort_IT+0x104>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cee:	681a      	ldr	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cf0:	e9d0 141c 	ldrd	r1, r4, [r0, #112]	@ 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cf4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004cf8:	601a      	str	r2, [r3, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cfa:	604c      	str	r4, [r1, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8004cfc:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 8004cfe:	2200      	movs	r2, #0
      if(hdma->XferAbortCallback != NULL)
 8004d00:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      hdma->State = HAL_DMA_STATE_READY;
 8004d02:	f880 1035 	strb.w	r1, [r0, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8004d06:	f880 2034 	strb.w	r2, [r0, #52]	@ 0x34
      if(hdma->XferAbortCallback != NULL)
 8004d0a:	b163      	cbz	r3, 8004d26 <HAL_DMA_Abort_IT+0x12e>
        hdma->XferAbortCallback(hdma);
 8004d0c:	4798      	blx	r3
 8004d0e:	e00a      	b.n	8004d26 <HAL_DMA_Abort_IT+0x12e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d10:	2380      	movs	r3, #128	@ 0x80
 8004d12:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8004d14:	2001      	movs	r0, #1
}
 8004d16:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d18:	2204      	movs	r2, #4
 8004d1a:	f880 2035 	strb.w	r2, [r0, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004d26:	2000      	movs	r0, #0
}
 8004d28:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8004d2a:	2001      	movs	r0, #1
}
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	40020010 	.word	0x40020010
 8004d34:	5802541c 	.word	0x5802541c
 8004d38:	58025408 	.word	0x58025408
 8004d3c:	58025430 	.word	0x58025430
 8004d40:	58025480 	.word	0x58025480
 8004d44:	58025494 	.word	0x58025494

08004d48 <HAL_DMA_IRQHandler>:
{
 8004d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8004d4c:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d4e:	4b5a      	ldr	r3, [pc, #360]	@ (8004eb8 <HAL_DMA_IRQHandler+0x170>)
{
 8004d50:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d52:	6d84      	ldr	r4, [r0, #88]	@ 0x58
{
 8004d54:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d56:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8004d58:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004d5a:	6803      	ldr	r3, [r0, #0]
 8004d5c:	4a57      	ldr	r2, [pc, #348]	@ (8004ebc <HAL_DMA_IRQHandler+0x174>)
 8004d5e:	4858      	ldr	r0, [pc, #352]	@ (8004ec0 <HAL_DMA_IRQHandler+0x178>)
  tmpisr_dma  = regs_dma->ISR;
 8004d60:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004d62:	4293      	cmp	r3, r2
 8004d64:	bf18      	it	ne
 8004d66:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 8004d68:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004d6a:	bf0c      	ite	eq
 8004d6c:	2001      	moveq	r0, #1
 8004d6e:	2000      	movne	r0, #0
 8004d70:	f000 80b0 	beq.w	8004ed4 <HAL_DMA_IRQHandler+0x18c>
 8004d74:	3218      	adds	r2, #24
 8004d76:	4293      	cmp	r3, r2
 8004d78:	f000 82a6 	beq.w	80052c8 <HAL_DMA_IRQHandler+0x580>
 8004d7c:	3218      	adds	r2, #24
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	f000 82a2 	beq.w	80052c8 <HAL_DMA_IRQHandler+0x580>
 8004d84:	3218      	adds	r2, #24
 8004d86:	4293      	cmp	r3, r2
 8004d88:	f000 82af 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004d8c:	3218      	adds	r2, #24
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	f000 82ab 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004d94:	3218      	adds	r2, #24
 8004d96:	4293      	cmp	r3, r2
 8004d98:	f000 82a7 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004d9c:	3218      	adds	r2, #24
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	f000 82a3 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004da4:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8004da8:	4293      	cmp	r3, r2
 8004daa:	f000 829e 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004dae:	3218      	adds	r2, #24
 8004db0:	4293      	cmp	r3, r2
 8004db2:	f000 829a 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004db6:	3218      	adds	r2, #24
 8004db8:	4293      	cmp	r3, r2
 8004dba:	f000 8296 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004dbe:	3218      	adds	r2, #24
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	f000 8292 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004dc6:	3218      	adds	r2, #24
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	f000 828e 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004dce:	3218      	adds	r2, #24
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	f000 828a 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004dd6:	3218      	adds	r2, #24
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	f000 8286 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
 8004dde:	3218      	adds	r2, #24
 8004de0:	4293      	cmp	r3, r2
 8004de2:	f000 8282 	beq.w	80052ea <HAL_DMA_IRQHandler+0x5a2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004de6:	4a37      	ldr	r2, [pc, #220]	@ (8004ec4 <HAL_DMA_IRQHandler+0x17c>)
 8004de8:	4837      	ldr	r0, [pc, #220]	@ (8004ec8 <HAL_DMA_IRQHandler+0x180>)
 8004dea:	4283      	cmp	r3, r0
 8004dec:	bf18      	it	ne
 8004dee:	4293      	cmpne	r3, r2
 8004df0:	f100 0014 	add.w	r0, r0, #20
 8004df4:	bf0c      	ite	eq
 8004df6:	2201      	moveq	r2, #1
 8004df8:	2200      	movne	r2, #0
 8004dfa:	4283      	cmp	r3, r0
 8004dfc:	bf08      	it	eq
 8004dfe:	f042 0201 	orreq.w	r2, r2, #1
 8004e02:	3014      	adds	r0, #20
 8004e04:	4283      	cmp	r3, r0
 8004e06:	bf08      	it	eq
 8004e08:	f042 0201 	orreq.w	r2, r2, #1
 8004e0c:	3014      	adds	r0, #20
 8004e0e:	4283      	cmp	r3, r0
 8004e10:	bf08      	it	eq
 8004e12:	f042 0201 	orreq.w	r2, r2, #1
 8004e16:	3014      	adds	r0, #20
 8004e18:	4283      	cmp	r3, r0
 8004e1a:	bf08      	it	eq
 8004e1c:	f042 0201 	orreq.w	r2, r2, #1
 8004e20:	3014      	adds	r0, #20
 8004e22:	4283      	cmp	r3, r0
 8004e24:	bf08      	it	eq
 8004e26:	f042 0201 	orreq.w	r2, r2, #1
 8004e2a:	3014      	adds	r0, #20
 8004e2c:	4283      	cmp	r3, r0
 8004e2e:	bf08      	it	eq
 8004e30:	f042 0201 	orreq.w	r2, r2, #1
 8004e34:	4825      	ldr	r0, [pc, #148]	@ (8004ecc <HAL_DMA_IRQHandler+0x184>)
 8004e36:	4283      	cmp	r3, r0
 8004e38:	bf08      	it	eq
 8004e3a:	f042 0201 	orreq.w	r2, r2, #1
 8004e3e:	3014      	adds	r0, #20
 8004e40:	4283      	cmp	r3, r0
 8004e42:	bf08      	it	eq
 8004e44:	f042 0201 	orreq.w	r2, r2, #1
 8004e48:	3014      	adds	r0, #20
 8004e4a:	4283      	cmp	r3, r0
 8004e4c:	bf08      	it	eq
 8004e4e:	f042 0201 	orreq.w	r2, r2, #1
 8004e52:	3014      	adds	r0, #20
 8004e54:	4283      	cmp	r3, r0
 8004e56:	bf08      	it	eq
 8004e58:	f042 0201 	orreq.w	r2, r2, #1
 8004e5c:	3014      	adds	r0, #20
 8004e5e:	4283      	cmp	r3, r0
 8004e60:	bf08      	it	eq
 8004e62:	f042 0201 	orreq.w	r2, r2, #1
 8004e66:	3014      	adds	r0, #20
 8004e68:	4283      	cmp	r3, r0
 8004e6a:	bf08      	it	eq
 8004e6c:	f042 0201 	orreq.w	r2, r2, #1
 8004e70:	3014      	adds	r0, #20
 8004e72:	4283      	cmp	r3, r0
 8004e74:	bf08      	it	eq
 8004e76:	f042 0201 	orreq.w	r2, r2, #1
 8004e7a:	b912      	cbnz	r2, 8004e82 <HAL_DMA_IRQHandler+0x13a>
 8004e7c:	4a14      	ldr	r2, [pc, #80]	@ (8004ed0 <HAL_DMA_IRQHandler+0x188>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d116      	bne.n	8004eb0 <HAL_DMA_IRQHandler+0x168>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004e82:	6df0      	ldr	r0, [r6, #92]	@ 0x5c
 8004e84:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004e86:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004e88:	f000 001f 	and.w	r0, r0, #31
 8004e8c:	4085      	lsls	r5, r0
 8004e8e:	420d      	tst	r5, r1
 8004e90:	f000 8285 	beq.w	800539e <HAL_DMA_IRQHandler+0x656>
 8004e94:	0757      	lsls	r7, r2, #29
 8004e96:	f140 8282 	bpl.w	800539e <HAL_DMA_IRQHandler+0x656>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e9a:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004e9c:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004e9e:	f140 82b1 	bpl.w	8005404 <HAL_DMA_IRQHandler+0x6bc>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004ea2:	03d1      	lsls	r1, r2, #15
 8004ea4:	f100 82b4 	bmi.w	8005410 <HAL_DMA_IRQHandler+0x6c8>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004ea8:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f040 81f6 	bne.w	800529c <HAL_DMA_IRQHandler+0x554>
}
 8004eb0:	b002      	add	sp, #8
 8004eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004eb6:	bf00      	nop
 8004eb8:	2400000c 	.word	0x2400000c
 8004ebc:	40020028 	.word	0x40020028
 8004ec0:	40020010 	.word	0x40020010
 8004ec4:	48022c08 	.word	0x48022c08
 8004ec8:	48022c1c 	.word	0x48022c1c
 8004ecc:	58025408 	.word	0x58025408
 8004ed0:	58025494 	.word	0x58025494
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ed4:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 8004ed8:	f04f 0c08 	mov.w	ip, #8
 8004edc:	f00e 021f 	and.w	r2, lr, #31
 8004ee0:	fa0c f102 	lsl.w	r1, ip, r2
 8004ee4:	420f      	tst	r7, r1
 8004ee6:	f000 81de 	beq.w	80052a6 <HAL_DMA_IRQHandler+0x55e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004eea:	f8d3 c000 	ldr.w	ip, [r3]
 8004eee:	f01c 0f04 	tst.w	ip, #4
 8004ef2:	d00a      	beq.n	8004f0a <HAL_DMA_IRQHandler+0x1c2>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004ef4:	f8d3 c000 	ldr.w	ip, [r3]
 8004ef8:	f02c 0c04 	bic.w	ip, ip, #4
 8004efc:	f8c3 c000 	str.w	ip, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f00:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f02:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8004f04:	f041 0101 	orr.w	r1, r1, #1
 8004f08:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f0a:	fa27 f102 	lsr.w	r1, r7, r2
 8004f0e:	07c9      	lsls	r1, r1, #31
 8004f10:	d55b      	bpl.n	8004fca <HAL_DMA_IRQHandler+0x282>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004f12:	2800      	cmp	r0, #0
 8004f14:	d14f      	bne.n	8004fb6 <HAL_DMA_IRQHandler+0x26e>
 8004f16:	49a2      	ldr	r1, [pc, #648]	@ (80051a0 <HAL_DMA_IRQHandler+0x458>)
 8004f18:	f8df c298 	ldr.w	ip, [pc, #664]	@ 80051b4 <HAL_DMA_IRQHandler+0x46c>
 8004f1c:	4563      	cmp	r3, ip
 8004f1e:	bf18      	it	ne
 8004f20:	428b      	cmpne	r3, r1
 8004f22:	f10c 0c18 	add.w	ip, ip, #24
 8004f26:	bf0c      	ite	eq
 8004f28:	2101      	moveq	r1, #1
 8004f2a:	2100      	movne	r1, #0
 8004f2c:	4563      	cmp	r3, ip
 8004f2e:	bf08      	it	eq
 8004f30:	f041 0101 	orreq.w	r1, r1, #1
 8004f34:	f10c 0c18 	add.w	ip, ip, #24
 8004f38:	4563      	cmp	r3, ip
 8004f3a:	bf08      	it	eq
 8004f3c:	f041 0101 	orreq.w	r1, r1, #1
 8004f40:	f10c 0c18 	add.w	ip, ip, #24
 8004f44:	4563      	cmp	r3, ip
 8004f46:	bf08      	it	eq
 8004f48:	f041 0101 	orreq.w	r1, r1, #1
 8004f4c:	f10c 0c18 	add.w	ip, ip, #24
 8004f50:	4563      	cmp	r3, ip
 8004f52:	bf08      	it	eq
 8004f54:	f041 0101 	orreq.w	r1, r1, #1
 8004f58:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8004f5c:	4563      	cmp	r3, ip
 8004f5e:	bf08      	it	eq
 8004f60:	f041 0101 	orreq.w	r1, r1, #1
 8004f64:	f10c 0c18 	add.w	ip, ip, #24
 8004f68:	4563      	cmp	r3, ip
 8004f6a:	bf08      	it	eq
 8004f6c:	f041 0101 	orreq.w	r1, r1, #1
 8004f70:	f10c 0c18 	add.w	ip, ip, #24
 8004f74:	4563      	cmp	r3, ip
 8004f76:	bf08      	it	eq
 8004f78:	f041 0101 	orreq.w	r1, r1, #1
 8004f7c:	f10c 0c18 	add.w	ip, ip, #24
 8004f80:	4563      	cmp	r3, ip
 8004f82:	bf08      	it	eq
 8004f84:	f041 0101 	orreq.w	r1, r1, #1
 8004f88:	f10c 0c18 	add.w	ip, ip, #24
 8004f8c:	4563      	cmp	r3, ip
 8004f8e:	bf08      	it	eq
 8004f90:	f041 0101 	orreq.w	r1, r1, #1
 8004f94:	f10c 0c18 	add.w	ip, ip, #24
 8004f98:	4563      	cmp	r3, ip
 8004f9a:	bf08      	it	eq
 8004f9c:	f041 0101 	orreq.w	r1, r1, #1
 8004fa0:	f10c 0c18 	add.w	ip, ip, #24
 8004fa4:	4563      	cmp	r3, ip
 8004fa6:	bf08      	it	eq
 8004fa8:	f041 0101 	orreq.w	r1, r1, #1
 8004fac:	b919      	cbnz	r1, 8004fb6 <HAL_DMA_IRQHandler+0x26e>
 8004fae:	497d      	ldr	r1, [pc, #500]	@ (80051a4 <HAL_DMA_IRQHandler+0x45c>)
 8004fb0:	428b      	cmp	r3, r1
 8004fb2:	f040 81e3 	bne.w	800537c <HAL_DMA_IRQHandler+0x634>
 8004fb6:	6959      	ldr	r1, [r3, #20]
 8004fb8:	0609      	lsls	r1, r1, #24
 8004fba:	d506      	bpl.n	8004fca <HAL_DMA_IRQHandler+0x282>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	4091      	lsls	r1, r2
 8004fc0:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fc2:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 8004fc4:	f041 0102 	orr.w	r1, r1, #2
 8004fc8:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004fca:	2104      	movs	r1, #4
 8004fcc:	4091      	lsls	r1, r2
 8004fce:	4239      	tst	r1, r7
 8004fd0:	d05f      	beq.n	8005092 <HAL_DMA_IRQHandler+0x34a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004fd2:	f8df c1cc 	ldr.w	ip, [pc, #460]	@ 80051a0 <HAL_DMA_IRQHandler+0x458>
 8004fd6:	4563      	cmp	r3, ip
 8004fd8:	d051      	beq.n	800507e <HAL_DMA_IRQHandler+0x336>
 8004fda:	2800      	cmp	r0, #0
 8004fdc:	d14f      	bne.n	800507e <HAL_DMA_IRQHandler+0x336>
 8004fde:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8004fe2:	f8df 81d0 	ldr.w	r8, [pc, #464]	@ 80051b4 <HAL_DMA_IRQHandler+0x46c>
 8004fe6:	4543      	cmp	r3, r8
 8004fe8:	bf18      	it	ne
 8004fea:	4563      	cmpne	r3, ip
 8004fec:	f108 0830 	add.w	r8, r8, #48	@ 0x30
 8004ff0:	bf0c      	ite	eq
 8004ff2:	f04f 0c01 	moveq.w	ip, #1
 8004ff6:	f04f 0c00 	movne.w	ip, #0
 8004ffa:	4543      	cmp	r3, r8
 8004ffc:	bf08      	it	eq
 8004ffe:	f04c 0c01 	orreq.w	ip, ip, #1
 8005002:	f108 0818 	add.w	r8, r8, #24
 8005006:	4543      	cmp	r3, r8
 8005008:	bf08      	it	eq
 800500a:	f04c 0c01 	orreq.w	ip, ip, #1
 800500e:	f108 0818 	add.w	r8, r8, #24
 8005012:	4543      	cmp	r3, r8
 8005014:	bf08      	it	eq
 8005016:	f04c 0c01 	orreq.w	ip, ip, #1
 800501a:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 800501e:	4543      	cmp	r3, r8
 8005020:	bf08      	it	eq
 8005022:	f04c 0c01 	orreq.w	ip, ip, #1
 8005026:	f108 0818 	add.w	r8, r8, #24
 800502a:	4543      	cmp	r3, r8
 800502c:	bf08      	it	eq
 800502e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005032:	f108 0818 	add.w	r8, r8, #24
 8005036:	4543      	cmp	r3, r8
 8005038:	bf08      	it	eq
 800503a:	f04c 0c01 	orreq.w	ip, ip, #1
 800503e:	f108 0818 	add.w	r8, r8, #24
 8005042:	4543      	cmp	r3, r8
 8005044:	bf08      	it	eq
 8005046:	f04c 0c01 	orreq.w	ip, ip, #1
 800504a:	f108 0818 	add.w	r8, r8, #24
 800504e:	4543      	cmp	r3, r8
 8005050:	bf08      	it	eq
 8005052:	f04c 0c01 	orreq.w	ip, ip, #1
 8005056:	f108 0818 	add.w	r8, r8, #24
 800505a:	4543      	cmp	r3, r8
 800505c:	bf08      	it	eq
 800505e:	f04c 0c01 	orreq.w	ip, ip, #1
 8005062:	f108 0818 	add.w	r8, r8, #24
 8005066:	4543      	cmp	r3, r8
 8005068:	bf08      	it	eq
 800506a:	f04c 0c01 	orreq.w	ip, ip, #1
 800506e:	f1bc 0f00 	cmp.w	ip, #0
 8005072:	d104      	bne.n	800507e <HAL_DMA_IRQHandler+0x336>
 8005074:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 80051a4 <HAL_DMA_IRQHandler+0x45c>
 8005078:	4563      	cmp	r3, ip
 800507a:	f040 8185 	bne.w	8005388 <HAL_DMA_IRQHandler+0x640>
 800507e:	f8d3 c000 	ldr.w	ip, [r3]
 8005082:	f01c 0f02 	tst.w	ip, #2
 8005086:	d004      	beq.n	8005092 <HAL_DMA_IRQHandler+0x34a>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005088:	60a1      	str	r1, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800508a:	6d71      	ldr	r1, [r6, #84]	@ 0x54
 800508c:	f041 0104 	orr.w	r1, r1, #4
 8005090:	6571      	str	r1, [r6, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005092:	2110      	movs	r1, #16
 8005094:	fa01 f202 	lsl.w	r2, r1, r2
 8005098:	423a      	tst	r2, r7
 800509a:	d05b      	beq.n	8005154 <HAL_DMA_IRQHandler+0x40c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800509c:	4940      	ldr	r1, [pc, #256]	@ (80051a0 <HAL_DMA_IRQHandler+0x458>)
 800509e:	428b      	cmp	r3, r1
 80050a0:	d042      	beq.n	8005128 <HAL_DMA_IRQHandler+0x3e0>
 80050a2:	2800      	cmp	r0, #0
 80050a4:	d140      	bne.n	8005128 <HAL_DMA_IRQHandler+0x3e0>
 80050a6:	3118      	adds	r1, #24
 80050a8:	483f      	ldr	r0, [pc, #252]	@ (80051a8 <HAL_DMA_IRQHandler+0x460>)
 80050aa:	4283      	cmp	r3, r0
 80050ac:	bf18      	it	ne
 80050ae:	428b      	cmpne	r3, r1
 80050b0:	f100 0018 	add.w	r0, r0, #24
 80050b4:	bf0c      	ite	eq
 80050b6:	2101      	moveq	r1, #1
 80050b8:	2100      	movne	r1, #0
 80050ba:	4283      	cmp	r3, r0
 80050bc:	bf08      	it	eq
 80050be:	f041 0101 	orreq.w	r1, r1, #1
 80050c2:	3018      	adds	r0, #24
 80050c4:	4283      	cmp	r3, r0
 80050c6:	bf08      	it	eq
 80050c8:	f041 0101 	orreq.w	r1, r1, #1
 80050cc:	3018      	adds	r0, #24
 80050ce:	4283      	cmp	r3, r0
 80050d0:	bf08      	it	eq
 80050d2:	f041 0101 	orreq.w	r1, r1, #1
 80050d6:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 80050da:	4283      	cmp	r3, r0
 80050dc:	bf08      	it	eq
 80050de:	f041 0101 	orreq.w	r1, r1, #1
 80050e2:	3018      	adds	r0, #24
 80050e4:	4283      	cmp	r3, r0
 80050e6:	bf08      	it	eq
 80050e8:	f041 0101 	orreq.w	r1, r1, #1
 80050ec:	3018      	adds	r0, #24
 80050ee:	4283      	cmp	r3, r0
 80050f0:	bf08      	it	eq
 80050f2:	f041 0101 	orreq.w	r1, r1, #1
 80050f6:	3018      	adds	r0, #24
 80050f8:	4283      	cmp	r3, r0
 80050fa:	bf08      	it	eq
 80050fc:	f041 0101 	orreq.w	r1, r1, #1
 8005100:	3018      	adds	r0, #24
 8005102:	4283      	cmp	r3, r0
 8005104:	bf08      	it	eq
 8005106:	f041 0101 	orreq.w	r1, r1, #1
 800510a:	3018      	adds	r0, #24
 800510c:	4283      	cmp	r3, r0
 800510e:	bf08      	it	eq
 8005110:	f041 0101 	orreq.w	r1, r1, #1
 8005114:	3018      	adds	r0, #24
 8005116:	4283      	cmp	r3, r0
 8005118:	bf08      	it	eq
 800511a:	f041 0101 	orreq.w	r1, r1, #1
 800511e:	b919      	cbnz	r1, 8005128 <HAL_DMA_IRQHandler+0x3e0>
 8005120:	4920      	ldr	r1, [pc, #128]	@ (80051a4 <HAL_DMA_IRQHandler+0x45c>)
 8005122:	428b      	cmp	r3, r1
 8005124:	f040 8137 	bne.w	8005396 <HAL_DMA_IRQHandler+0x64e>
 8005128:	6819      	ldr	r1, [r3, #0]
 800512a:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 800512e:	b189      	cbz	r1, 8005154 <HAL_DMA_IRQHandler+0x40c>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005130:	60a2      	str	r2, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	0350      	lsls	r0, r2, #13
 8005136:	f100 80e7 	bmi.w	8005308 <HAL_DMA_IRQHandler+0x5c0>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	05d2      	lsls	r2, r2, #23
 800513e:	d403      	bmi.n	8005148 <HAL_DMA_IRQHandler+0x400>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	f022 0208 	bic.w	r2, r2, #8
 8005146:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8005148:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 800514a:	b11b      	cbz	r3, 8005154 <HAL_DMA_IRQHandler+0x40c>
            hdma->XferHalfCpltCallback(hdma);
 800514c:	4630      	mov	r0, r6
 800514e:	4798      	blx	r3
 8005150:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005154:	f00e 011f 	and.w	r1, lr, #31
 8005158:	2020      	movs	r0, #32
 800515a:	4088      	lsls	r0, r1
 800515c:	4238      	tst	r0, r7
 800515e:	d073      	beq.n	8005248 <HAL_DMA_IRQHandler+0x500>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005160:	6832      	ldr	r2, [r6, #0]
 8005162:	4b12      	ldr	r3, [pc, #72]	@ (80051ac <HAL_DMA_IRQHandler+0x464>)
 8005164:	4f12      	ldr	r7, [pc, #72]	@ (80051b0 <HAL_DMA_IRQHandler+0x468>)
 8005166:	42ba      	cmp	r2, r7
 8005168:	bf18      	it	ne
 800516a:	429a      	cmpne	r2, r3
 800516c:	f107 0718 	add.w	r7, r7, #24
 8005170:	bf0c      	ite	eq
 8005172:	2301      	moveq	r3, #1
 8005174:	2300      	movne	r3, #0
 8005176:	42ba      	cmp	r2, r7
 8005178:	bf08      	it	eq
 800517a:	f043 0301 	orreq.w	r3, r3, #1
 800517e:	3718      	adds	r7, #24
 8005180:	42ba      	cmp	r2, r7
 8005182:	bf08      	it	eq
 8005184:	f043 0301 	orreq.w	r3, r3, #1
 8005188:	3718      	adds	r7, #24
 800518a:	42ba      	cmp	r2, r7
 800518c:	bf08      	it	eq
 800518e:	f043 0301 	orreq.w	r3, r3, #1
 8005192:	3718      	adds	r7, #24
 8005194:	42ba      	cmp	r2, r7
 8005196:	bf08      	it	eq
 8005198:	f043 0301 	orreq.w	r3, r3, #1
 800519c:	3718      	adds	r7, #24
 800519e:	e00b      	b.n	80051b8 <HAL_DMA_IRQHandler+0x470>
 80051a0:	40020040 	.word	0x40020040
 80051a4:	400204b8 	.word	0x400204b8
 80051a8:	40020070 	.word	0x40020070
 80051ac:	40020010 	.word	0x40020010
 80051b0:	40020028 	.word	0x40020028
 80051b4:	40020058 	.word	0x40020058
 80051b8:	42ba      	cmp	r2, r7
 80051ba:	bf08      	it	eq
 80051bc:	f043 0301 	orreq.w	r3, r3, #1
 80051c0:	3718      	adds	r7, #24
 80051c2:	42ba      	cmp	r2, r7
 80051c4:	bf08      	it	eq
 80051c6:	f043 0301 	orreq.w	r3, r3, #1
 80051ca:	f507 7756 	add.w	r7, r7, #856	@ 0x358
 80051ce:	42ba      	cmp	r2, r7
 80051d0:	bf08      	it	eq
 80051d2:	f043 0301 	orreq.w	r3, r3, #1
 80051d6:	3718      	adds	r7, #24
 80051d8:	42ba      	cmp	r2, r7
 80051da:	bf08      	it	eq
 80051dc:	f043 0301 	orreq.w	r3, r3, #1
 80051e0:	3718      	adds	r7, #24
 80051e2:	42ba      	cmp	r2, r7
 80051e4:	bf08      	it	eq
 80051e6:	f043 0301 	orreq.w	r3, r3, #1
 80051ea:	3718      	adds	r7, #24
 80051ec:	42ba      	cmp	r2, r7
 80051ee:	bf08      	it	eq
 80051f0:	f043 0301 	orreq.w	r3, r3, #1
 80051f4:	3718      	adds	r7, #24
 80051f6:	42ba      	cmp	r2, r7
 80051f8:	bf08      	it	eq
 80051fa:	f043 0301 	orreq.w	r3, r3, #1
 80051fe:	3718      	adds	r7, #24
 8005200:	42ba      	cmp	r2, r7
 8005202:	bf08      	it	eq
 8005204:	f043 0301 	orreq.w	r3, r3, #1
 8005208:	3718      	adds	r7, #24
 800520a:	42ba      	cmp	r2, r7
 800520c:	bf08      	it	eq
 800520e:	f043 0301 	orreq.w	r3, r3, #1
 8005212:	b91b      	cbnz	r3, 800521c <HAL_DMA_IRQHandler+0x4d4>
 8005214:	4b89      	ldr	r3, [pc, #548]	@ (800543c <HAL_DMA_IRQHandler+0x6f4>)
 8005216:	429a      	cmp	r2, r3
 8005218:	f040 80f0 	bne.w	80053fc <HAL_DMA_IRQHandler+0x6b4>
 800521c:	6813      	ldr	r3, [r2, #0]
 800521e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005222:	b18b      	cbz	r3, 8005248 <HAL_DMA_IRQHandler+0x500>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005224:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005226:	f896 3035 	ldrb.w	r3, [r6, #53]	@ 0x35
 800522a:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800522c:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800522e:	d074      	beq.n	800531a <HAL_DMA_IRQHandler+0x5d2>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005230:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005234:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005236:	f000 808a 	beq.w	800534e <HAL_DMA_IRQHandler+0x606>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800523a:	031f      	lsls	r7, r3, #12
 800523c:	f140 8095 	bpl.w	800536a <HAL_DMA_IRQHandler+0x622>
          if(hdma->XferCpltCallback != NULL)
 8005240:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8005242:	b10b      	cbz	r3, 8005248 <HAL_DMA_IRQHandler+0x500>
            hdma->XferCpltCallback(hdma);
 8005244:	4630      	mov	r0, r6
 8005246:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005248:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800524a:	2b00      	cmp	r3, #0
 800524c:	f43f ae30 	beq.w	8004eb0 <HAL_DMA_IRQHandler+0x168>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005250:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8005252:	07dc      	lsls	r4, r3, #31
 8005254:	d51e      	bpl.n	8005294 <HAL_DMA_IRQHandler+0x54c>
        __HAL_DMA_DISABLE(hdma);
 8005256:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8005258:	2104      	movs	r1, #4
 800525a:	f886 1035 	strb.w	r1, [r6, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 800525e:	4978      	ldr	r1, [pc, #480]	@ (8005440 <HAL_DMA_IRQHandler+0x6f8>)
        __HAL_DMA_DISABLE(hdma);
 8005260:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005262:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 8005266:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800526a:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 800526c:	6013      	str	r3, [r2, #0]
 800526e:	e002      	b.n	8005276 <HAL_DMA_IRQHandler+0x52e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005270:	6813      	ldr	r3, [r2, #0]
 8005272:	07d8      	lsls	r0, r3, #31
 8005274:	d504      	bpl.n	8005280 <HAL_DMA_IRQHandler+0x538>
          if (++count > timeout)
 8005276:	9b01      	ldr	r3, [sp, #4]
 8005278:	3301      	adds	r3, #1
 800527a:	428b      	cmp	r3, r1
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	d9f7      	bls.n	8005270 <HAL_DMA_IRQHandler+0x528>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005280:	6813      	ldr	r3, [r2, #0]
 8005282:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8005284:	bf4c      	ite	mi
 8005286:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8005288:	2301      	movpl	r3, #1
 800528a:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 800528e:	2300      	movs	r3, #0
 8005290:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8005294:	6cf3      	ldr	r3, [r6, #76]	@ 0x4c
 8005296:	2b00      	cmp	r3, #0
 8005298:	f43f ae0a 	beq.w	8004eb0 <HAL_DMA_IRQHandler+0x168>
          hdma->XferCpltCallback(hdma);
 800529c:	4630      	mov	r0, r6
}
 800529e:	b002      	add	sp, #8
 80052a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 80052a4:	4718      	bx	r3
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052a6:	fa27 f102 	lsr.w	r1, r7, r2
 80052aa:	07c9      	lsls	r1, r1, #31
 80052ac:	f53f ae83 	bmi.w	8004fb6 <HAL_DMA_IRQHandler+0x26e>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052b0:	2104      	movs	r1, #4
 80052b2:	4091      	lsls	r1, r2
 80052b4:	420f      	tst	r7, r1
 80052b6:	f47f aee2 	bne.w	800507e <HAL_DMA_IRQHandler+0x336>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052ba:	2110      	movs	r1, #16
 80052bc:	fa01 f202 	lsl.w	r2, r1, r2
 80052c0:	4217      	tst	r7, r2
 80052c2:	f47f af31 	bne.w	8005128 <HAL_DMA_IRQHandler+0x3e0>
 80052c6:	e745      	b.n	8005154 <HAL_DMA_IRQHandler+0x40c>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052c8:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 80052cc:	f04f 0c08 	mov.w	ip, #8
 80052d0:	f00e 021f 	and.w	r2, lr, #31
 80052d4:	fa0c f102 	lsl.w	r1, ip, r2
 80052d8:	420f      	tst	r7, r1
 80052da:	f47f ae06 	bne.w	8004eea <HAL_DMA_IRQHandler+0x1a2>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052de:	fa27 f102 	lsr.w	r1, r7, r2
 80052e2:	07c9      	lsls	r1, r1, #31
 80052e4:	f53f ae67 	bmi.w	8004fb6 <HAL_DMA_IRQHandler+0x26e>
 80052e8:	e66f      	b.n	8004fca <HAL_DMA_IRQHandler+0x282>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052ea:	f8d6 e05c 	ldr.w	lr, [r6, #92]	@ 0x5c
 80052ee:	2108      	movs	r1, #8
 80052f0:	f00e 021f 	and.w	r2, lr, #31
 80052f4:	4091      	lsls	r1, r2
 80052f6:	420f      	tst	r7, r1
 80052f8:	f47f adf7 	bne.w	8004eea <HAL_DMA_IRQHandler+0x1a2>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80052fc:	fa27 f102 	lsr.w	r1, r7, r2
 8005300:	07c9      	lsls	r1, r1, #31
 8005302:	f53f ae58 	bmi.w	8004fb6 <HAL_DMA_IRQHandler+0x26e>
 8005306:	e660      	b.n	8004fca <HAL_DMA_IRQHandler+0x282>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	0319      	lsls	r1, r3, #12
 800530c:	f57f af1c 	bpl.w	8005148 <HAL_DMA_IRQHandler+0x400>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005310:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8005312:	2b00      	cmp	r3, #0
 8005314:	f47f af1a 	bne.w	800514c <HAL_DMA_IRQHandler+0x404>
 8005318:	e71c      	b.n	8005154 <HAL_DMA_IRQHandler+0x40c>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800531a:	f023 0316 	bic.w	r3, r3, #22
 800531e:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005320:	6953      	ldr	r3, [r2, #20]
 8005322:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005326:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005328:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 800532a:	b31b      	cbz	r3, 8005374 <HAL_DMA_IRQHandler+0x62c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800532c:	6813      	ldr	r3, [r2, #0]
 800532e:	f023 0308 	bic.w	r3, r3, #8
 8005332:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005334:	233f      	movs	r3, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8005336:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 8005338:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800533a:	408b      	lsls	r3, r1
 800533c:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 800533e:	6d33      	ldr	r3, [r6, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8005340:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8005344:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1a7      	bne.n	800529c <HAL_DMA_IRQHandler+0x554>
 800534c:	e5b0      	b.n	8004eb0 <HAL_DMA_IRQHandler+0x168>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800534e:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8005352:	f47f af75 	bne.w	8005240 <HAL_DMA_IRQHandler+0x4f8>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005356:	6811      	ldr	r1, [r2, #0]
 8005358:	f021 0110 	bic.w	r1, r1, #16
 800535c:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 800535e:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8005360:	f886 3034 	strb.w	r3, [r6, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8005364:	f886 2035 	strb.w	r2, [r6, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8005368:	e76a      	b.n	8005240 <HAL_DMA_IRQHandler+0x4f8>
            if(hdma->XferM1CpltCallback != NULL)
 800536a:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 800536c:	2b00      	cmp	r3, #0
 800536e:	f47f af69 	bne.w	8005244 <HAL_DMA_IRQHandler+0x4fc>
 8005372:	e769      	b.n	8005248 <HAL_DMA_IRQHandler+0x500>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005374:	6cb3      	ldr	r3, [r6, #72]	@ 0x48
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1d8      	bne.n	800532c <HAL_DMA_IRQHandler+0x5e4>
 800537a:	e7db      	b.n	8005334 <HAL_DMA_IRQHandler+0x5ec>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800537c:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800537e:	2104      	movs	r1, #4
 8005380:	4091      	lsls	r1, r2
 8005382:	4239      	tst	r1, r7
 8005384:	f43f ae85 	beq.w	8005092 <HAL_DMA_IRQHandler+0x34a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005388:	6819      	ldr	r1, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800538a:	2110      	movs	r1, #16
 800538c:	fa01 f202 	lsl.w	r2, r1, r2
 8005390:	4217      	tst	r7, r2
 8005392:	f43f aedf 	beq.w	8005154 <HAL_DMA_IRQHandler+0x40c>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005396:	6819      	ldr	r1, [r3, #0]
 8005398:	f3c1 0180 	ubfx	r1, r1, #2, #1
 800539c:	e6c7      	b.n	800512e <HAL_DMA_IRQHandler+0x3e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800539e:	2502      	movs	r5, #2
 80053a0:	4085      	lsls	r5, r0
 80053a2:	420d      	tst	r5, r1
 80053a4:	d00b      	beq.n	80053be <HAL_DMA_IRQHandler+0x676>
 80053a6:	0797      	lsls	r7, r2, #30
 80053a8:	d509      	bpl.n	80053be <HAL_DMA_IRQHandler+0x676>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053aa:	0411      	lsls	r1, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80053ac:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053ae:	d534      	bpl.n	800541a <HAL_DMA_IRQHandler+0x6d2>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80053b0:	03d7      	lsls	r7, r2, #15
 80053b2:	d43e      	bmi.n	8005432 <HAL_DMA_IRQHandler+0x6ea>
          if(hdma->XferM1CpltCallback != NULL)
 80053b4:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f47f af70 	bne.w	800529c <HAL_DMA_IRQHandler+0x554>
 80053bc:	e578      	b.n	8004eb0 <HAL_DMA_IRQHandler+0x168>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80053be:	2508      	movs	r5, #8
 80053c0:	4085      	lsls	r5, r0
 80053c2:	420d      	tst	r5, r1
 80053c4:	f43f ad74 	beq.w	8004eb0 <HAL_DMA_IRQHandler+0x168>
 80053c8:	0715      	lsls	r5, r2, #28
 80053ca:	f57f ad71 	bpl.w	8004eb0 <HAL_DMA_IRQHandler+0x168>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053ce:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 80053d0:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053d2:	f022 020e 	bic.w	r2, r2, #14
 80053d6:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80053d8:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 80053da:	6cf2      	ldr	r2, [r6, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80053dc:	fa03 f000 	lsl.w	r0, r3, r0
 80053e0:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80053e2:	6573      	str	r3, [r6, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 80053e4:	f886 1034 	strb.w	r1, [r6, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80053e8:	f886 3035 	strb.w	r3, [r6, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 80053ec:	2a00      	cmp	r2, #0
 80053ee:	f43f ad5f 	beq.w	8004eb0 <HAL_DMA_IRQHandler+0x168>
        hdma->XferErrorCallback(hdma);
 80053f2:	4630      	mov	r0, r6
}
 80053f4:	b002      	add	sp, #8
 80053f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 80053fa:	4710      	bx	r2
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80053fc:	6813      	ldr	r3, [r2, #0]
 80053fe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005402:	e70e      	b.n	8005222 <HAL_DMA_IRQHandler+0x4da>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005404:	0692      	lsls	r2, r2, #26
 8005406:	d403      	bmi.n	8005410 <HAL_DMA_IRQHandler+0x6c8>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	f022 0204 	bic.w	r2, r2, #4
 800540e:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8005410:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	f47f af42 	bne.w	800529c <HAL_DMA_IRQHandler+0x554>
 8005418:	e54a      	b.n	8004eb0 <HAL_DMA_IRQHandler+0x168>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800541a:	f012 0220 	ands.w	r2, r2, #32
 800541e:	d108      	bne.n	8005432 <HAL_DMA_IRQHandler+0x6ea>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005420:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8005422:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005424:	f021 010a 	bic.w	r1, r1, #10
 8005428:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800542a:	f886 0035 	strb.w	r0, [r6, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 800542e:	f886 2034 	strb.w	r2, [r6, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8005432:	6bf3      	ldr	r3, [r6, #60]	@ 0x3c
 8005434:	2b00      	cmp	r3, #0
 8005436:	f47f af31 	bne.w	800529c <HAL_DMA_IRQHandler+0x554>
 800543a:	e539      	b.n	8004eb0 <HAL_DMA_IRQHandler+0x168>
 800543c:	400204b8 	.word	0x400204b8
 8005440:	1b4e81b5 	.word	0x1b4e81b5

08005444 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8005444:	6d40      	ldr	r0, [r0, #84]	@ 0x54
}
 8005446:	4770      	bx	lr

08005448 <HAL_DMA2D_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005448:	2800      	cmp	r0, #0
 800544a:	d035      	beq.n	80054b8 <HAL_DMA2D_Init+0x70>
{
 800544c:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800544e:	f890 3061 	ldrb.w	r3, [r0, #97]	@ 0x61
 8005452:	4604      	mov	r4, r0
 8005454:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005458:	b34b      	cbz	r3, 80054ae <HAL_DMA2D_Init+0x66>

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 800545a:	6823      	ldr	r3, [r4, #0]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800545c:	2002      	movs	r0, #2
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 800545e:	6862      	ldr	r2, [r4, #4]
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005460:	f884 0061 	strb.w	r0, [r4, #97]	@ 0x61
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005464:	69e1      	ldr	r1, [r4, #28]
 8005466:	681d      	ldr	r5, [r3, #0]
 8005468:	4814      	ldr	r0, [pc, #80]	@ (80054bc <HAL_DMA2D_Init+0x74>)
 800546a:	4311      	orrs	r1, r2

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 800546c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 800546e:	4028      	ands	r0, r5
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005470:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005472:	4301      	orrs	r1, r0
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005474:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 8005476:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005478:	4302      	orrs	r2, r0
 800547a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800547c:	4810      	ldr	r0, [pc, #64]	@ (80054c0 <HAL_DMA2D_Init+0x78>)
 800547e:	4008      	ands	r0, r1
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005480:	4910      	ldr	r1, [pc, #64]	@ (80054c4 <HAL_DMA2D_Init+0x7c>)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 8005482:	4302      	orrs	r2, r0
 8005484:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005486:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005488:	4011      	ands	r1, r2
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800548a:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800548e:	4329      	orrs	r1, r5
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005490:	0552      	lsls	r2, r2, #21
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005492:	6419      	str	r1, [r3, #64]	@ 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005494:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005496:	ea42 5200 	orr.w	r2, r2, r0, lsl #20
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800549a:	2000      	movs	r0, #0
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800549c:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 80054a0:	430a      	orrs	r2, r1
 80054a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80054a4:	2301      	movs	r3, #1
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80054a6:	6660      	str	r0, [r4, #100]	@ 0x64
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80054a8:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61

  return HAL_OK;
}
 80054ac:	bd38      	pop	{r3, r4, r5, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 80054ae:	f880 2060 	strb.w	r2, [r0, #96]	@ 0x60
    HAL_DMA2D_MspInit(hdma2d);
 80054b2:	f7fd ffd1 	bl	8003458 <HAL_DMA2D_MspInit>
 80054b6:	e7d0      	b.n	800545a <HAL_DMA2D_Init+0x12>
    return HAL_ERROR;
 80054b8:	2001      	movs	r0, #1
}
 80054ba:	4770      	bx	lr
 80054bc:	fff8ffbf 	.word	0xfff8ffbf
 80054c0:	fffffef8 	.word	0xfffffef8
 80054c4:	ffff0000 	.word	0xffff0000

080054c8 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80054c8:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80054ca:	f890 4060 	ldrb.w	r4, [r0, #96]	@ 0x60
 80054ce:	2c01      	cmp	r4, #1
 80054d0:	d03a      	beq.n	8005548 <HAL_DMA2D_Start+0x80>
 80054d2:	2401      	movs	r4, #1
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80054d4:	9d03      	ldr	r5, [sp, #12]
  __HAL_LOCK(hdma2d);
 80054d6:	f880 4060 	strb.w	r4, [r0, #96]	@ 0x60
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80054da:	2402      	movs	r4, #2
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80054dc:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80054e0:	f880 4061 	strb.w	r4, [r0, #97]	@ 0x61

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80054e4:	e9d0 4600 	ldrd	r4, r6, [r0]
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80054e8:	6c65      	ldr	r5, [r4, #68]	@ 0x44
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80054ea:	f5b6 3f40 	cmp.w	r6, #196608	@ 0x30000
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80054ee:	f005 4c40 	and.w	ip, r5, #3221225472	@ 0xc0000000
 80054f2:	ea43 030c 	orr.w	r3, r3, ip
 80054f6:	6463      	str	r3, [r4, #68]	@ 0x44
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80054f8:	63e2      	str	r2, [r4, #60]	@ 0x3c
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80054fa:	d00a      	beq.n	8005512 <HAL_DMA2D_Start+0x4a>
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 80054fc:	f5b6 2f80 	cmp.w	r6, #262144	@ 0x40000
 8005500:	d025      	beq.n	800554e <HAL_DMA2D_Start+0x86>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
  }
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005502:	60e1      	str	r1, [r4, #12]
  __HAL_DMA2D_ENABLE(hdma2d);
 8005504:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8005506:	2000      	movs	r0, #0
  __HAL_DMA2D_ENABLE(hdma2d);
 8005508:	f043 0301 	orr.w	r3, r3, #1
 800550c:	6023      	str	r3, [r4, #0]
}
 800550e:	bc70      	pop	{r4, r5, r6}
 8005510:	4770      	bx	lr
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005512:	6883      	ldr	r3, [r0, #8]
 8005514:	b1b3      	cbz	r3, 8005544 <HAL_DMA2D_Start+0x7c>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005516:	2b01      	cmp	r3, #1
 8005518:	d026      	beq.n	8005568 <HAL_DMA2D_Start+0xa0>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800551a:	2b02      	cmp	r3, #2
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800551c:	f401 027f 	and.w	r2, r1, #16711680	@ 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005520:	f401 457f 	and.w	r5, r1, #65280	@ 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005524:	b2c8      	uxtb	r0, r1
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005526:	d022      	beq.n	800556e <HAL_DMA2D_Start+0xa6>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005528:	2b03      	cmp	r3, #3
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800552a:	f001 417f 	and.w	r1, r1, #4278190080	@ 0xff000000
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800552e:	d010      	beq.n	8005552 <HAL_DMA2D_Start+0x8a>
      tmp2 = (tmp2 >> 20U);
 8005530:	0d13      	lsrs	r3, r2, #20
      tmp3 = (tmp3 >> 12U);
 8005532:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005534:	021b      	lsls	r3, r3, #8
      tmp1 = (tmp1 >> 28U);
 8005536:	0f09      	lsrs	r1, r1, #28
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005538:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 800553c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8005540:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005544:	63a1      	str	r1, [r4, #56]	@ 0x38
 8005546:	e7dd      	b.n	8005504 <HAL_DMA2D_Start+0x3c>
  __HAL_LOCK(hdma2d);
 8005548:	2002      	movs	r0, #2
}
 800554a:	bc70      	pop	{r4, r5, r6}
 800554c:	4770      	bx	lr
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 800554e:	6161      	str	r1, [r4, #20]
 8005550:	e7d8      	b.n	8005504 <HAL_DMA2D_Start+0x3c>
      tmp2 = (tmp2 >> 19U);
 8005552:	0cd3      	lsrs	r3, r2, #19
      tmp3 = (tmp3 >> 11U);
 8005554:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005556:	029b      	lsls	r3, r3, #10
      tmp1 = (tmp1 >> 31U);
 8005558:	0fc9      	lsrs	r1, r1, #31
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800555a:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 800555e:	ea43 03d0 	orr.w	r3, r3, r0, lsr #3
 8005562:	ea43 31c1 	orr.w	r1, r3, r1, lsl #15
 8005566:	e7ed      	b.n	8005544 <HAL_DMA2D_Start+0x7c>
      tmp = (tmp3 | tmp2 | tmp4);
 8005568:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800556c:	e7ea      	b.n	8005544 <HAL_DMA2D_Start+0x7c>
      tmp2 = (tmp2 >> 19U);
 800556e:	0cd3      	lsrs	r3, r2, #19
      tmp3 = (tmp3 >> 10U);
 8005570:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005572:	02db      	lsls	r3, r3, #11
 8005574:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
 8005578:	ea43 01d0 	orr.w	r1, r3, r0, lsr #3
 800557c:	e7e2      	b.n	8005544 <HAL_DMA2D_Start+0x7c>
 800557e:	bf00      	nop

08005580 <HAL_DMA2D_PollForTransfer>:
{
 8005580:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t isrflags = 0x0U;
 8005582:	2300      	movs	r3, #0
{
 8005584:	b082      	sub	sp, #8
 8005586:	4604      	mov	r4, r0
 8005588:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 800558a:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800558c:	6803      	ldr	r3, [r0, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	07d6      	lsls	r6, r2, #31
 8005592:	d40f      	bmi.n	80055b4 <HAL_DMA2D_PollForTransfer+0x34>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005594:	69da      	ldr	r2, [r3, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005596:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005598:	430a      	orrs	r2, r1
  if (layer_start != 0U)
 800559a:	0691      	lsls	r1, r2, #26
 800559c:	d432      	bmi.n	8005604 <HAL_DMA2D_PollForTransfer+0x84>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800559e:	2112      	movs	r1, #18
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80055a0:	2201      	movs	r2, #1
  return HAL_OK;
 80055a2:	2000      	movs	r0, #0
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80055a4:	6099      	str	r1, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80055a6:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        __HAL_UNLOCK(hdma2d);
 80055aa:	2300      	movs	r3, #0
 80055ac:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
}
 80055b0:	b002      	add	sp, #8
 80055b2:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 80055b4:	f7fe fa62 	bl	8003a7c <HAL_GetTick>
 80055b8:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80055ba:	1c68      	adds	r0, r5, #1
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	d152      	bne.n	8005666 <HAL_DMA2D_PollForTransfer+0xe6>
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	0796      	lsls	r6, r2, #30
 80055c4:	d4e6      	bmi.n	8005594 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80055ca:	9a01      	ldr	r2, [sp, #4]
 80055cc:	f012 0f21 	tst.w	r2, #33	@ 0x21
 80055d0:	d0f6      	beq.n	80055c0 <HAL_DMA2D_PollForTransfer+0x40>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80055d2:	9a01      	ldr	r2, [sp, #4]
 80055d4:	0691      	lsls	r1, r2, #26
 80055d6:	d503      	bpl.n	80055e0 <HAL_DMA2D_PollForTransfer+0x60>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80055d8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055da:	f042 0202 	orr.w	r2, r2, #2
 80055de:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80055e0:	9a01      	ldr	r2, [sp, #4]
 80055e2:	07d2      	lsls	r2, r2, #31
 80055e4:	d503      	bpl.n	80055ee <HAL_DMA2D_PollForTransfer+0x6e>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80055e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055e8:	f042 0201 	orr.w	r2, r2, #1
 80055ec:	6662      	str	r2, [r4, #100]	@ 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80055ee:	2121      	movs	r1, #33	@ 0x21
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80055f0:	2204      	movs	r2, #4
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80055f2:	6099      	str	r1, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80055f4:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        return HAL_ERROR;
 80055f8:	2001      	movs	r0, #1
        __HAL_UNLOCK(hdma2d);
 80055fa:	2300      	movs	r3, #0
 80055fc:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
}
 8005600:	b002      	add	sp, #8
 8005602:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 8005604:	f7fe fa3a 	bl	8003a7c <HAL_GetTick>
 8005608:	1c6a      	adds	r2, r5, #1
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800560a:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800560c:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800560e:	d13b      	bne.n	8005688 <HAL_DMA2D_PollForTransfer+0x108>
 8005610:	685a      	ldr	r2, [r3, #4]
 8005612:	06d1      	lsls	r1, r2, #27
 8005614:	d4c3      	bmi.n	800559e <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800561a:	9a01      	ldr	r2, [sp, #4]
 800561c:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8005620:	d0f6      	beq.n	8005610 <HAL_DMA2D_PollForTransfer+0x90>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005622:	9a01      	ldr	r2, [sp, #4]
 8005624:	0716      	lsls	r6, r2, #28
 8005626:	d503      	bpl.n	8005630 <HAL_DMA2D_PollForTransfer+0xb0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005628:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800562a:	f042 0204 	orr.w	r2, r2, #4
 800562e:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005630:	9a01      	ldr	r2, [sp, #4]
 8005632:	0695      	lsls	r5, r2, #26
 8005634:	d503      	bpl.n	800563e <HAL_DMA2D_PollForTransfer+0xbe>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005636:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005638:	f042 0202 	orr.w	r2, r2, #2
 800563c:	6662      	str	r2, [r4, #100]	@ 0x64
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800563e:	9a01      	ldr	r2, [sp, #4]
 8005640:	07d0      	lsls	r0, r2, #31
 8005642:	d503      	bpl.n	800564c <HAL_DMA2D_PollForTransfer+0xcc>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005644:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005646:	f042 0201 	orr.w	r2, r2, #1
 800564a:	6662      	str	r2, [r4, #100]	@ 0x64
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800564c:	2129      	movs	r1, #41	@ 0x29
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800564e:	2204      	movs	r2, #4
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005650:	6099      	str	r1, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005652:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
        return HAL_ERROR;
 8005656:	e7cf      	b.n	80055f8 <HAL_DMA2D_PollForTransfer+0x78>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005658:	f7fe fa10 	bl	8003a7c <HAL_GetTick>
 800565c:	1b80      	subs	r0, r0, r6
 800565e:	42a8      	cmp	r0, r5
 8005660:	d81c      	bhi.n	800569c <HAL_DMA2D_PollForTransfer+0x11c>
 8005662:	b1dd      	cbz	r5, 800569c <HAL_DMA2D_PollForTransfer+0x11c>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005664:	6823      	ldr	r3, [r4, #0]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	0790      	lsls	r0, r2, #30
 800566a:	d493      	bmi.n	8005594 <HAL_DMA2D_PollForTransfer+0x14>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005670:	9a01      	ldr	r2, [sp, #4]
 8005672:	f012 0f21 	tst.w	r2, #33	@ 0x21
 8005676:	d0ef      	beq.n	8005658 <HAL_DMA2D_PollForTransfer+0xd8>
 8005678:	e7ab      	b.n	80055d2 <HAL_DMA2D_PollForTransfer+0x52>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800567a:	f7fe f9ff 	bl	8003a7c <HAL_GetTick>
 800567e:	1b80      	subs	r0, r0, r6
 8005680:	42a8      	cmp	r0, r5
 8005682:	d80b      	bhi.n	800569c <HAL_DMA2D_PollForTransfer+0x11c>
 8005684:	b155      	cbz	r5, 800569c <HAL_DMA2D_PollForTransfer+0x11c>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	06d2      	lsls	r2, r2, #27
 800568c:	d487      	bmi.n	800559e <HAL_DMA2D_PollForTransfer+0x1e>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005692:	9a01      	ldr	r2, [sp, #4]
 8005694:	f012 0f29 	tst.w	r2, #41	@ 0x29
 8005698:	d0ef      	beq.n	800567a <HAL_DMA2D_PollForTransfer+0xfa>
 800569a:	e7c2      	b.n	8005622 <HAL_DMA2D_PollForTransfer+0xa2>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800569c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800569e:	2203      	movs	r2, #3
          return HAL_TIMEOUT;
 80056a0:	2003      	movs	r0, #3
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80056a2:	f043 0320 	orr.w	r3, r3, #32
 80056a6:	6663      	str	r3, [r4, #100]	@ 0x64
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80056a8:	f884 2061 	strb.w	r2, [r4, #97]	@ 0x61
          return HAL_TIMEOUT;
 80056ac:	e77d      	b.n	80055aa <HAL_DMA2D_PollForTransfer+0x2a>
 80056ae:	bf00      	nop

080056b0 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 80056b0:	f890 2060 	ldrb.w	r2, [r0, #96]	@ 0x60
 80056b4:	2a01      	cmp	r2, #1
 80056b6:	d05f      	beq.n	8005778 <HAL_DMA2D_ConfigLayer+0xc8>
 80056b8:	4603      	mov	r3, r0
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80056ba:	ebc1 00c1 	rsb	r0, r1, r1, lsl #3
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80056be:	2202      	movs	r2, #2
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80056c0:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 80056c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 80056c8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma2d);
 80056ca:	2401      	movs	r4, #1
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80056cc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  __HAL_LOCK(hdma2d);
 80056d0:	f883 4060 	strb.w	r4, [r3, #96]	@ 0x60
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80056d4:	6b82      	ldr	r2, [r0, #56]	@ 0x38
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80056d6:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80056d8:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80056da:	0512      	lsls	r2, r2, #20
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80056dc:	6b46      	ldr	r6, [r0, #52]	@ 0x34
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80056de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80056e2:	f1a5 0e09 	sub.w	lr, r5, #9
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80056e6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80056e8:	432a      	orrs	r2, r5
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80056ea:	f1be 0f01 	cmp.w	lr, #1
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80056ee:	ea42 5244 	orr.w	r2, r2, r4, lsl #21
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80056f2:	681c      	ldr	r4, [r3, #0]
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80056f4:	d923      	bls.n	800573e <HAL_DMA2D_ConfigLayer+0x8e>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80056f6:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80056fa:	b971      	cbnz	r1, 800571a <HAL_DMA2D_ConfigLayer+0x6a>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80056fc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80056fe:	491f      	ldr	r1, [pc, #124]	@ (800577c <HAL_DMA2D_ConfigLayer+0xcc>)
 8005700:	4001      	ands	r1, r0
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005702:	6a98      	ldr	r0, [r3, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005704:	4311      	orrs	r1, r2
 8005706:	6261      	str	r1, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005708:	61a0      	str	r0, [r4, #24]
  __HAL_UNLOCK(hdma2d);
 800570a:	2200      	movs	r2, #0
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800570c:	2101      	movs	r1, #1
  return HAL_OK;
 800570e:	4610      	mov	r0, r2
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005710:	f883 1061 	strb.w	r1, [r3, #97]	@ 0x61
  __HAL_UNLOCK(hdma2d);
 8005714:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8005718:	bd70      	pop	{r4, r5, r6, pc}
    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 800571a:	2d0b      	cmp	r5, #11
 800571c:	d12a      	bne.n	8005774 <HAL_DMA2D_ConfigLayer+0xc4>
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 800571e:	6c00      	ldr	r0, [r0, #64]	@ 0x40
 8005720:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
 8005724:	4816      	ldr	r0, [pc, #88]	@ (8005780 <HAL_DMA2D_ConfigLayer+0xd0>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005726:	ebac 0c01 	sub.w	ip, ip, r1
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800572a:	69e1      	ldr	r1, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800572c:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005730:	4001      	ands	r1, r0
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005732:	f8dc 5028 	ldr.w	r5, [ip, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005736:	430a      	orrs	r2, r1
 8005738:	61e2      	str	r2, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800573a:	6125      	str	r5, [r4, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800573c:	e7e5      	b.n	800570a <HAL_DMA2D_ConfigLayer+0x5a>
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800573e:	f006 457f 	and.w	r5, r6, #4278190080	@ 0xff000000
 8005742:	432a      	orrs	r2, r5
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005744:	b959      	cbnz	r1, 800575e <HAL_DMA2D_ConfigLayer+0xae>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005746:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005748:	490c      	ldr	r1, [pc, #48]	@ (800577c <HAL_DMA2D_ConfigLayer+0xcc>)
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800574a:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800574c:	4001      	ands	r1, r0
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800574e:	6b58      	ldr	r0, [r3, #52]	@ 0x34
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005750:	4311      	orrs	r1, r2
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005752:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005756:	6261      	str	r1, [r4, #36]	@ 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005758:	61a5      	str	r5, [r4, #24]
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800575a:	62a0      	str	r0, [r4, #40]	@ 0x28
 800575c:	e7d5      	b.n	800570a <HAL_DMA2D_ConfigLayer+0x5a>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800575e:	69e5      	ldr	r5, [r4, #28]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005760:	f026 467f 	bic.w	r6, r6, #4278190080	@ 0xff000000
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005764:	4905      	ldr	r1, [pc, #20]	@ (800577c <HAL_DMA2D_ConfigLayer+0xcc>)
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005766:	6a80      	ldr	r0, [r0, #40]	@ 0x28
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005768:	4029      	ands	r1, r5
 800576a:	4311      	orrs	r1, r2
 800576c:	61e1      	str	r1, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800576e:	6120      	str	r0, [r4, #16]
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005770:	6226      	str	r6, [r4, #32]
 8005772:	e7ca      	b.n	800570a <HAL_DMA2D_ConfigLayer+0x5a>
 8005774:	4801      	ldr	r0, [pc, #4]	@ (800577c <HAL_DMA2D_ConfigLayer+0xcc>)
 8005776:	e7d6      	b.n	8005726 <HAL_DMA2D_ConfigLayer+0x76>
  __HAL_LOCK(hdma2d);
 8005778:	2002      	movs	r0, #2
}
 800577a:	4770      	bx	lr
 800577c:	00ccfff0 	.word	0x00ccfff0
 8005780:	00c0fff0 	.word	0x00c0fff0

08005784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005788:	680c      	ldr	r4, [r1, #0]
{
 800578a:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800578c:	2c00      	cmp	r4, #0
 800578e:	f000 80a5 	beq.w	80058dc <HAL_GPIO_Init+0x158>
  uint32_t position = 0x00U;
 8005792:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005794:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005798:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800579c:	9100      	str	r1, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800579e:	fa0b fc03 	lsl.w	ip, fp, r3
    if (iocurrent != 0x00U)
 80057a2:	ea1c 0a04 	ands.w	sl, ip, r4
 80057a6:	f000 8094 	beq.w	80058d2 <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057aa:	9900      	ldr	r1, [sp, #0]
 80057ac:	005f      	lsls	r7, r3, #1
 80057ae:	684d      	ldr	r5, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057b0:	2103      	movs	r1, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057b2:	f005 0203 	and.w	r2, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057b6:	fa01 f607 	lsl.w	r6, r1, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057ba:	f102 38ff 	add.w	r8, r2, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80057be:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80057c0:	f1b8 0f01 	cmp.w	r8, #1
 80057c4:	f240 808d 	bls.w	80058e2 <HAL_GPIO_Init+0x15e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057c8:	2a03      	cmp	r2, #3
 80057ca:	f040 80cb 	bne.w	8005964 <HAL_GPIO_Init+0x1e0>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057ce:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 80057d0:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057d2:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80057d6:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057da:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 80057de:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057e0:	d077      	beq.n	80058d2 <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057e2:	4e7f      	ldr	r6, [pc, #508]	@ (80059e0 <HAL_GPIO_Init+0x25c>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057e4:	f003 0703 	and.w	r7, r3, #3
 80057e8:	210f      	movs	r1, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057ea:	f8d6 2154 	ldr.w	r2, [r6, #340]	@ 0x154
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057ee:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057f0:	f042 0202 	orr.w	r2, r2, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057f4:	fa01 fc07 	lsl.w	ip, r1, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80057f8:	497a      	ldr	r1, [pc, #488]	@ (80059e4 <HAL_GPIO_Init+0x260>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057fa:	f8c6 2154 	str.w	r2, [r6, #340]	@ 0x154
 80057fe:	f8d6 2154 	ldr.w	r2, [r6, #340]	@ 0x154
 8005802:	f023 0603 	bic.w	r6, r3, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005806:	4288      	cmp	r0, r1
 8005808:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800580c:	f002 0202 	and.w	r2, r2, #2
 8005810:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005814:	9203      	str	r2, [sp, #12]
 8005816:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8005818:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800581a:	ea22 020c 	bic.w	r2, r2, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800581e:	d031      	beq.n	8005884 <HAL_GPIO_Init+0x100>
 8005820:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005824:	4288      	cmp	r0, r1
 8005826:	f000 80b0 	beq.w	800598a <HAL_GPIO_Init+0x206>
 800582a:	496f      	ldr	r1, [pc, #444]	@ (80059e8 <HAL_GPIO_Init+0x264>)
 800582c:	4288      	cmp	r0, r1
 800582e:	f000 80b2 	beq.w	8005996 <HAL_GPIO_Init+0x212>
 8005832:	f8df c1b8 	ldr.w	ip, [pc, #440]	@ 80059ec <HAL_GPIO_Init+0x268>
 8005836:	4560      	cmp	r0, ip
 8005838:	f000 80a1 	beq.w	800597e <HAL_GPIO_Init+0x1fa>
 800583c:	f8df c1b0 	ldr.w	ip, [pc, #432]	@ 80059f0 <HAL_GPIO_Init+0x26c>
 8005840:	4560      	cmp	r0, ip
 8005842:	f000 80b4 	beq.w	80059ae <HAL_GPIO_Init+0x22a>
 8005846:	f8df c1ac 	ldr.w	ip, [pc, #428]	@ 80059f4 <HAL_GPIO_Init+0x270>
 800584a:	4560      	cmp	r0, ip
 800584c:	f000 80b5 	beq.w	80059ba <HAL_GPIO_Init+0x236>
 8005850:	f8df c1a4 	ldr.w	ip, [pc, #420]	@ 80059f8 <HAL_GPIO_Init+0x274>
 8005854:	4560      	cmp	r0, ip
 8005856:	f000 80a4 	beq.w	80059a2 <HAL_GPIO_Init+0x21e>
 800585a:	f8df c1a0 	ldr.w	ip, [pc, #416]	@ 80059fc <HAL_GPIO_Init+0x278>
 800585e:	4560      	cmp	r0, ip
 8005860:	f000 80b1 	beq.w	80059c6 <HAL_GPIO_Init+0x242>
 8005864:	f8df c198 	ldr.w	ip, [pc, #408]	@ 8005a00 <HAL_GPIO_Init+0x27c>
 8005868:	4560      	cmp	r0, ip
 800586a:	f000 80b2 	beq.w	80059d2 <HAL_GPIO_Init+0x24e>
 800586e:	f8df c194 	ldr.w	ip, [pc, #404]	@ 8005a04 <HAL_GPIO_Init+0x280>
 8005872:	4560      	cmp	r0, ip
 8005874:	bf0c      	ite	eq
 8005876:	f04f 0c09 	moveq.w	ip, #9
 800587a:	f04f 0c0a 	movne.w	ip, #10
 800587e:	fa0c f707 	lsl.w	r7, ip, r7
 8005882:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005884:	60b2      	str	r2, [r6, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005886:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8005888:	f8de 2000 	ldr.w	r2, [lr]
        temp &= ~(iocurrent);
 800588c:	ea6f 060a 	mvn.w	r6, sl
        {
          temp |= iocurrent;
 8005890:	bf4c      	ite	mi
 8005892:	ea4a 0202 	orrmi.w	r2, sl, r2
        temp &= ~(iocurrent);
 8005896:	4032      	andpl	r2, r6
        }
        EXTI->RTSR1 = temp;

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005898:	02a9      	lsls	r1, r5, #10
        EXTI->RTSR1 = temp;
 800589a:	f8ce 2000 	str.w	r2, [lr]
        temp = EXTI->FTSR1;
 800589e:	f8de 2004 	ldr.w	r2, [lr, #4]
        temp &= ~(iocurrent);
 80058a2:	bf54      	ite	pl
 80058a4:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 80058a6:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058aa:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 80058ac:	f8ce 2004 	str.w	r2, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 80058b0:	f8de 2084 	ldr.w	r2, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 80058b4:	bf54      	ite	pl
 80058b6:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 80058b8:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI_CurrentCPU->EMR1 = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80058bc:	03e9      	lsls	r1, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 80058be:	f8ce 2084 	str.w	r2, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 80058c2:	f8de 2080 	ldr.w	r2, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 80058c6:	bf54      	ite	pl
 80058c8:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 80058ca:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80058ce:	f8ce 2080 	str.w	r2, [lr, #128]	@ 0x80
      }
    }

    position++;
 80058d2:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80058d4:	fa34 f203 	lsrs.w	r2, r4, r3
 80058d8:	f47f af61 	bne.w	800579e <HAL_GPIO_Init+0x1a>
  }
}
 80058dc:	b005      	add	sp, #20
 80058de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058e2:	9900      	ldr	r1, [sp, #0]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058e4:	2a02      	cmp	r2, #2
        temp = GPIOx->OSPEEDR;
 80058e6:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058ea:	68c9      	ldr	r1, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80058ec:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058f0:	fa01 f807 	lsl.w	r8, r1, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058f4:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80058f6:	ea48 0809 	orr.w	r8, r8, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058fa:	6889      	ldr	r1, [r1, #8]
        GPIOx->OSPEEDR = temp;
 80058fc:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005900:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8005904:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005908:	fa08 f803 	lsl.w	r8, r8, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800590c:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005910:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8005914:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005918:	fa01 fc07 	lsl.w	ip, r1, r7
      temp = GPIOx->PUPDR;
 800591c:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005920:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005924:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8005928:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800592c:	f47f af4f 	bne.w	80057ce <HAL_GPIO_Init+0x4a>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005930:	f003 0c07 	and.w	ip, r3, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005934:	9900      	ldr	r1, [sp, #0]
        temp = GPIOx->AFR[position >> 3U];
 8005936:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800593a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800593e:	6909      	ldr	r1, [r1, #16]
 8005940:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8005944:	fa01 f10c 	lsl.w	r1, r1, ip
        temp = GPIOx->AFR[position >> 3U];
 8005948:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800594c:	9101      	str	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800594e:	210f      	movs	r1, #15
 8005950:	fa01 fc0c 	lsl.w	ip, r1, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005954:	9901      	ldr	r1, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005956:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800595a:	ea41 0c09 	orr.w	ip, r1, r9
        GPIOx->AFR[position >> 3U] = temp;
 800595e:	f8c8 c020 	str.w	ip, [r8, #32]
 8005962:	e734      	b.n	80057ce <HAL_GPIO_Init+0x4a>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005964:	9900      	ldr	r1, [sp, #0]
      temp = GPIOx->PUPDR;
 8005966:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800596a:	6889      	ldr	r1, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800596c:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005970:	fa01 fc07 	lsl.w	ip, r1, r7
 8005974:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8005978:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800597c:	e727      	b.n	80057ce <HAL_GPIO_Init+0x4a>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800597e:	f04f 0c03 	mov.w	ip, #3
 8005982:	fa0c f707 	lsl.w	r7, ip, r7
 8005986:	433a      	orrs	r2, r7
 8005988:	e77c      	b.n	8005884 <HAL_GPIO_Init+0x100>
 800598a:	f04f 0c01 	mov.w	ip, #1
 800598e:	fa0c f707 	lsl.w	r7, ip, r7
 8005992:	433a      	orrs	r2, r7
 8005994:	e776      	b.n	8005884 <HAL_GPIO_Init+0x100>
 8005996:	f04f 0c02 	mov.w	ip, #2
 800599a:	fa0c f707 	lsl.w	r7, ip, r7
 800599e:	433a      	orrs	r2, r7
 80059a0:	e770      	b.n	8005884 <HAL_GPIO_Init+0x100>
 80059a2:	f04f 0c06 	mov.w	ip, #6
 80059a6:	fa0c f707 	lsl.w	r7, ip, r7
 80059aa:	433a      	orrs	r2, r7
 80059ac:	e76a      	b.n	8005884 <HAL_GPIO_Init+0x100>
 80059ae:	f04f 0c04 	mov.w	ip, #4
 80059b2:	fa0c f707 	lsl.w	r7, ip, r7
 80059b6:	433a      	orrs	r2, r7
 80059b8:	e764      	b.n	8005884 <HAL_GPIO_Init+0x100>
 80059ba:	f04f 0c05 	mov.w	ip, #5
 80059be:	fa0c f707 	lsl.w	r7, ip, r7
 80059c2:	433a      	orrs	r2, r7
 80059c4:	e75e      	b.n	8005884 <HAL_GPIO_Init+0x100>
 80059c6:	f04f 0c07 	mov.w	ip, #7
 80059ca:	fa0c f707 	lsl.w	r7, ip, r7
 80059ce:	433a      	orrs	r2, r7
 80059d0:	e758      	b.n	8005884 <HAL_GPIO_Init+0x100>
 80059d2:	f04f 0c08 	mov.w	ip, #8
 80059d6:	fa0c f707 	lsl.w	r7, ip, r7
 80059da:	433a      	orrs	r2, r7
 80059dc:	e752      	b.n	8005884 <HAL_GPIO_Init+0x100>
 80059de:	bf00      	nop
 80059e0:	58024400 	.word	0x58024400
 80059e4:	58020000 	.word	0x58020000
 80059e8:	58020800 	.word	0x58020800
 80059ec:	58020c00 	.word	0x58020c00
 80059f0:	58021000 	.word	0x58021000
 80059f4:	58021400 	.word	0x58021400
 80059f8:	58021800 	.word	0x58021800
 80059fc:	58021c00 	.word	0x58021c00
 8005a00:	58022000 	.word	0x58022000
 8005a04:	58022400 	.word	0x58022400

08005a08 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005a08:	6903      	ldr	r3, [r0, #16]
 8005a0a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8005a0c:	bf14      	ite	ne
 8005a0e:	2001      	movne	r0, #1
 8005a10:	2000      	moveq	r0, #0
 8005a12:	4770      	bx	lr

08005a14 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005a14:	b902      	cbnz	r2, 8005a18 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005a16:	0409      	lsls	r1, r1, #16
 8005a18:	6181      	str	r1, [r0, #24]
  }
}
 8005a1a:	4770      	bx	lr

08005a1c <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005a1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a20:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8005a24:	4201      	tst	r1, r0
 8005a26:	d100      	bne.n	8005a2a <HAL_GPIO_EXTI_IRQHandler+0xe>
 8005a28:	4770      	bx	lr
{
 8005a2a:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a2c:	f8c2 0088 	str.w	r0, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a30:	f7fd fc4e 	bl	80032d0 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005a34:	bd08      	pop	{r3, pc}
 8005a36:	bf00      	nop

08005a38 <JPEG_Bits_To_SizeCodes>:
  * @param  Huffcode pointer to codes table
  * @param  LastK pointer to last Coeff (table dimension)
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Bits_To_SizeCodes(uint8_t *Bits, uint8_t *Huffsize, uint32_t *Huffcode, uint32_t *LastK)
{
 8005a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a3c:	4699      	mov	r9, r3
 8005a3e:	4680      	mov	r8, r0
 8005a40:	460d      	mov	r5, r1
 8005a42:	4614      	mov	r4, r2

  /* Figure C.1: Generation of table of Huffman code sizes */
  p = 0;
  for (l = 0; l < 16UL; l++)
  {
    i = (uint32_t)Bits[l];
 8005a44:	7803      	ldrb	r3, [r0, #0]
 8005a46:	2601      	movs	r6, #1
  p = 0;
 8005a48:	2700      	movs	r7, #0
 8005a4a:	e005      	b.n	8005a58 <JPEG_Bits_To_SizeCodes+0x20>
    i = (uint32_t)Bits[l];
 8005a4c:	f818 3f01 	ldrb.w	r3, [r8, #1]!
    if ((p + i) > 256UL)
 8005a50:	19da      	adds	r2, r3, r7
 8005a52:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8005a56:	d83a      	bhi.n	8005ace <JPEG_Bits_To_SizeCodes+0x96>
      /* check for table overflow */
      return HAL_ERROR;
    }
    while (i != 0UL)
    {
      Huffsize[p] = (uint8_t) l + 1U;
 8005a58:	19e8      	adds	r0, r5, r7
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	4631      	mov	r1, r6
    while (i != 0UL)
 8005a5e:	b113      	cbz	r3, 8005a66 <JPEG_Bits_To_SizeCodes+0x2e>
      p++;
 8005a60:	441f      	add	r7, r3
      Huffsize[p] = (uint8_t) l + 1U;
 8005a62:	f008 fbd3 	bl	800e20c <memset>
  for (l = 0; l < 16UL; l++)
 8005a66:	2e10      	cmp	r6, #16
    if ((p + i) > 256UL)
 8005a68:	f106 0601 	add.w	r6, r6, #1
  for (l = 0; l < 16UL; l++)
 8005a6c:	d1ee      	bne.n	8005a4c <JPEG_Bits_To_SizeCodes+0x14>
      i--;
    }
  }
  Huffsize[p] = 0;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	55eb      	strb	r3, [r5, r7]
  *LastK = p;
 8005a72:	f8c9 7000 	str.w	r7, [r9]

  /* Figure C.2: Generation of table of Huffman codes */
  code = 0;
  si = Huffsize[0];
 8005a76:	7829      	ldrb	r1, [r5, #0]
 8005a78:	460a      	mov	r2, r1
  p = 0;
  while (Huffsize[p] != 0U)
 8005a7a:	b329      	cbz	r1, 8005ac8 <JPEG_Bits_To_SizeCodes+0x90>
  code = 0;
 8005a7c:	4699      	mov	r9, r3
 8005a7e:	f06f 4840 	mvn.w	r8, #3221225472	@ 0xc0000000
    /* code must fit in "size" bits (si), no code is allowed to be all ones*/
    if(si > 31UL)
    {
      return HAL_ERROR;
    }
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 8005a82:	2701      	movs	r7, #1
  p = 0;
 8005a84:	461e      	mov	r6, r3
    while (((uint32_t) Huffsize[p]) == si)
 8005a86:	4291      	cmp	r1, r2
 8005a88:	d124      	bne.n	8005ad4 <JPEG_Bits_To_SizeCodes+0x9c>
 8005a8a:	eb06 0008 	add.w	r0, r6, r8
 8005a8e:	eb05 0c06 	add.w	ip, r5, r6
 8005a92:	464b      	mov	r3, r9
 8005a94:	eb04 0080 	add.w	r0, r4, r0, lsl #2
      Huffcode[p] = code;
 8005a98:	f840 3f04 	str.w	r3, [r0, #4]!
      code++;
 8005a9c:	4619      	mov	r1, r3
    while (((uint32_t) Huffsize[p]) == si)
 8005a9e:	f81c ef01 	ldrb.w	lr, [ip, #1]!
      code++;
 8005aa2:	3301      	adds	r3, #1
    while (((uint32_t) Huffsize[p]) == si)
 8005aa4:	4596      	cmp	lr, r2
 8005aa6:	d0f7      	beq.n	8005a98 <JPEG_Bits_To_SizeCodes+0x60>
 8005aa8:	3601      	adds	r6, #1
 8005aaa:	eba6 0609 	sub.w	r6, r6, r9
      p++;
 8005aae:	440e      	add	r6, r1
    if(si > 31UL)
 8005ab0:	2a1f      	cmp	r2, #31
 8005ab2:	d80c      	bhi.n	8005ace <JPEG_Bits_To_SizeCodes+0x96>
    if (((uint32_t) code) >= (((uint32_t) 1) << si))
 8005ab4:	fa07 f102 	lsl.w	r1, r7, r2
 8005ab8:	4299      	cmp	r1, r3
 8005aba:	d908      	bls.n	8005ace <JPEG_Bits_To_SizeCodes+0x96>
  while (Huffsize[p] != 0U)
 8005abc:	5da9      	ldrb	r1, [r5, r6]
    {
      return HAL_ERROR;
    }
    code <<= 1;
 8005abe:	ea4f 0943 	mov.w	r9, r3, lsl #1
    si++;
 8005ac2:	3201      	adds	r2, #1
  while (Huffsize[p] != 0U)
 8005ac4:	2900      	cmp	r1, #0
 8005ac6:	d1de      	bne.n	8005a86 <JPEG_Bits_To_SizeCodes+0x4e>
  }
  /* Return function status */
  return HAL_OK;
 8005ac8:	2000      	movs	r0, #0
}
 8005aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8005ace:	2001      	movs	r0, #1
}
 8005ad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((uint32_t) Huffsize[p]) == si)
 8005ad4:	464b      	mov	r3, r9
 8005ad6:	e7eb      	b.n	8005ab0 <JPEG_Bits_To_SizeCodes+0x78>

08005ad8 <JPEG_DCHuff_BitsVals_To_SizeCodes>:
  * @param  DC_SizeCodesTable pointer to DC huffman Sizes/Codes table
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_DCHuff_BitsVals_To_SizeCodes(JPEG_DCHuffTableTypeDef *DC_BitsValsTable,
                                                           JPEG_DC_HuffCodeTableTypeDef *DC_SizeCodesTable)
{
 8005ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ada:	f2ad 5d14 	subw	sp, sp, #1300	@ 0x514
 8005ade:	460d      	mov	r5, r1
 8005ae0:	4604      	mov	r4, r0
  uint32_t k;
  uint32_t l;
  uint32_t lastK;
  uint8_t huffsize[257];
  uint32_t huffcode[257];
  error = JPEG_Bits_To_SizeCodes(DC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8005ae2:	ab01      	add	r3, sp, #4
 8005ae4:	aa43      	add	r2, sp, #268	@ 0x10c
 8005ae6:	a902      	add	r1, sp, #8
 8005ae8:	f7ff ffa6 	bl	8005a38 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 8005aec:	b9d0      	cbnz	r0, 8005b24 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
    return  error;
  }
  /* Figure C.3: ordering procedure for encoding procedure code tables */
  k = 0;

  while (k < lastK)
 8005aee:	9f01      	ldr	r7, [sp, #4]
 8005af0:	b1c7      	cbz	r7, 8005b24 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
 8005af2:	370f      	adds	r7, #15
 8005af4:	f50d 7e86 	add.w	lr, sp, #268	@ 0x10c
 8005af8:	a902      	add	r1, sp, #8
 8005afa:	f104 0c0f 	add.w	ip, r4, #15
 8005afe:	4427      	add	r7, r4
 8005b00:	e009      	b.n	8005b16 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x3e>
      return HAL_ERROR; /* Huffman Table overflow error*/
    }
    else
    {
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005b02:	f811 2b01 	ldrb.w	r2, [r1], #1
  while (k < lastK)
 8005b06:	45bc      	cmp	ip, r7
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005b08:	f85e 6b04 	ldr.w	r6, [lr], #4
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005b0c:	f102 32ff 	add.w	r2, r2, #4294967295
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005b10:	60e6      	str	r6, [r4, #12]
      DC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005b12:	54ea      	strb	r2, [r5, r3]
  while (k < lastK)
 8005b14:	d006      	beq.n	8005b24 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x4c>
    l = DC_BitsValsTable->HuffVal[k];
 8005b16:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8005b1a:	2b0b      	cmp	r3, #11
      DC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005b1c:	eb05 0483 	add.w	r4, r5, r3, lsl #2
    if (l >= JPEG_DC_HUFF_TABLE_SIZE)
 8005b20:	d9ef      	bls.n	8005b02 <JPEG_DCHuff_BitsVals_To_SizeCodes+0x2a>
      return HAL_ERROR; /* Huffman Table overflow error*/
 8005b22:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005b24:	f20d 5d14 	addw	sp, sp, #1300	@ 0x514
 8005b28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b2a:	bf00      	nop

08005b2c <JPEG_Set_HuffDC_Mem>:
  * @param  DCTableAddress Encoder DC huffman table address it could be HUFFENC_DC0 or HUFFENC_DC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffDC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_DCHuffTableTypeDef *HuffTableDC,
                                             const __IO uint32_t *DCTableAddress)
{
 8005b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t i;
  uint32_t lsb;
  uint32_t msb;
  __IO uint32_t *address, *addressDef;

  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8005b30:	6804      	ldr	r4, [r0, #0]
{
 8005b32:	b093      	sub	sp, #76	@ 0x4c
 8005b34:	4608      	mov	r0, r1
  if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC0))
 8005b36:	f504 63f8 	add.w	r3, r4, #1984	@ 0x7c0
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	f000 809d 	beq.w	8005c7a <JPEG_Set_HuffDC_Mem+0x14e>
  {
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (DCTableAddress == (hjpeg->Instance->HUFFENC_DC1))
 8005b40:	f504 63fc 	add.w	r3, r4, #2016	@ 0x7e0
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d003      	beq.n	8005b50 <JPEG_Set_HuffDC_Mem+0x24>
  {
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 8005b48:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005b4a:	b013      	add	sp, #76	@ 0x4c
 8005b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    address = (hjpeg->Instance->HUFFENC_DC1 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8005b50:	f504 64ff 	add.w	r4, r4, #2040	@ 0x7f8
    error = JPEG_DCHuff_BitsVals_To_SizeCodes(HuffTableDC, &dcSizeCodesTable);
 8005b54:	a903      	add	r1, sp, #12
 8005b56:	f7ff ffbf 	bl	8005ad8 <JPEG_DCHuff_BitsVals_To_SizeCodes>
    if (error != HAL_OK)
 8005b5a:	2800      	cmp	r0, #0
 8005b5c:	d1f5      	bne.n	8005b4a <JPEG_Set_HuffDC_Mem+0x1e>
    *addressDef = 0x0FFF0FFF;
 8005b5e:	f06f 23f0 	mvn.w	r3, #4026593280	@ 0xf000f000
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b62:	f89d a017 	ldrb.w	sl, [sp, #23]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b66:	f89d e016 	ldrb.w	lr, [sp, #22]
    *addressDef = 0x0FFF0FFF;
 8005b6a:	6023      	str	r3, [r4, #0]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b6c:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
    *addressDef = 0x0FFF0FFF;
 8005b70:	6063      	str	r3, [r4, #4]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b72:	ea4f 2e0e 	mov.w	lr, lr, lsl #8
 8005b76:	f89d 300e 	ldrb.w	r3, [sp, #14]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b7a:	f40a 6a70 	and.w	sl, sl, #3840	@ 0xf00
 8005b7e:	f89d 2044 	ldrb.w	r2, [sp, #68]	@ 0x44
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b82:	f40e 6e70 	and.w	lr, lr, #3840	@ 0xf00
 8005b86:	021b      	lsls	r3, r3, #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b88:	f89d 9015 	ldrb.w	r9, [sp, #21]
 8005b8c:	ea4a 0a02 	orr.w	sl, sl, r2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b90:	f89d c014 	ldrb.w	ip, [sp, #20]
 8005b94:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b98:	ea4f 2909 	mov.w	r9, r9, lsl #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005b9c:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005ba0:	f89d 8013 	ldrb.w	r8, [sp, #19]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005ba4:	9301      	str	r3, [sp, #4]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005ba6:	f409 6970 	and.w	r9, r9, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005baa:	f89d 3040 	ldrb.w	r3, [sp, #64]	@ 0x40
 8005bae:	f40c 6c70 	and.w	ip, ip, #3840	@ 0xf00
 8005bb2:	f89d 1012 	ldrb.w	r1, [sp, #18]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bb6:	ea4f 2808 	mov.w	r8, r8, lsl #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bba:	ea4e 0e03 	orr.w	lr, lr, r3
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bbe:	f89d 7011 	ldrb.w	r7, [sp, #17]
 8005bc2:	f408 6870 	and.w	r8, r8, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bc6:	0209      	lsls	r1, r1, #8
      *address = lsb | (msb << 16);
 8005bc8:	ea4e 4e0a 	orr.w	lr, lr, sl, lsl #16
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bcc:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8005bd0:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bd4:	023f      	lsls	r7, r7, #8
      *address = lsb | (msb << 16);
 8005bd6:	f844 ec04 	str.w	lr, [r4, #-4]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bda:	0212      	lsls	r2, r2, #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bdc:	f89d e03c 	ldrb.w	lr, [sp, #60]	@ 0x3c
 8005be0:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005be4:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005be8:	f89d 600f 	ldrb.w	r6, [sp, #15]
 8005bec:	ea49 090e 	orr.w	r9, r9, lr
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bf0:	f89d e038 	ldrb.w	lr, [sp, #56]	@ 0x38
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bf4:	0236      	lsls	r6, r6, #8
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bf6:	9b01      	ldr	r3, [sp, #4]
 8005bf8:	ea4c 0c0e 	orr.w	ip, ip, lr
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005bfc:	f89d 500d 	ldrb.w	r5, [sp, #13]
 8005c00:	f406 6670 	and.w	r6, r6, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c04:	f89d b00c 	ldrb.w	fp, [sp, #12]
      *address = lsb | (msb << 16);
 8005c08:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c0c:	022d      	lsls	r5, r5, #8
      *address = lsb | (msb << 16);
 8005c0e:	f844 cc08 	str.w	ip, [r4, #-8]
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c12:	ea4f 2b0b 	mov.w	fp, fp, lsl #8
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c16:	f89d c034 	ldrb.w	ip, [sp, #52]	@ 0x34
 8005c1a:	f405 6570 	and.w	r5, r5, #3840	@ 0xf00
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c1e:	f40b 6b70 	and.w	fp, fp, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c22:	ea48 080c 	orr.w	r8, r8, ip
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c26:	f89d c030 	ldrb.w	ip, [sp, #48]	@ 0x30
 8005c2a:	ea41 010c 	orr.w	r1, r1, ip
      *address = lsb | (msb << 16);
 8005c2e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8005c32:	f844 1c0c 	str.w	r1, [r4, #-12]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c36:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 8005c3a:	430f      	orrs	r7, r1
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c3c:	f89d 1028 	ldrb.w	r1, [sp, #40]	@ 0x28
 8005c40:	430a      	orrs	r2, r1
      *address = lsb | (msb << 16);
 8005c42:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8005c46:	f844 2c10 	str.w	r2, [r4, #-16]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c4a:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 8005c4e:	4316      	orrs	r6, r2
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c50:	f89d 2020 	ldrb.w	r2, [sp, #32]
 8005c54:	4313      	orrs	r3, r2
      *address = lsb | (msb << 16);
 8005c56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8005c5a:	f844 3c14 	str.w	r3, [r4, #-20]
      msb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c5e:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8005c62:	431d      	orrs	r5, r3
      lsb = ((uint32_t)(((uint32_t)dcSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)dcSizeCodesTable.HuffmanCode[i] &
 8005c64:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005c68:	ea4b 0303 	orr.w	r3, fp, r3
      *address = lsb | (msb << 16);
 8005c6c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8005c70:	f844 3c18 	str.w	r3, [r4, #-24]
}
 8005c74:	b013      	add	sp, #76	@ 0x4c
 8005c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    address = (hjpeg->Instance->HUFFENC_DC0 + (JPEG_DC_HUFF_TABLE_SIZE / 2UL));
 8005c7a:	f504 64fb 	add.w	r4, r4, #2008	@ 0x7d8
  if (HuffTableDC != NULL)
 8005c7e:	e769      	b.n	8005b54 <JPEG_Set_HuffDC_Mem+0x28>

08005c80 <JPEG_Set_HuffAC_Mem>:
  * @param  ACTableAddress Encoder AC huffman table address it could be HUFFENC_AC0 or HUFFENC_AC1.
  * @retval HAL status
  */
static HAL_StatusTypeDef JPEG_Set_HuffAC_Mem(JPEG_HandleTypeDef *hjpeg, JPEG_ACHuffTableTypeDef *HuffTableAC,
                                             const __IO uint32_t *ACTableAddress)
{
 8005c80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef error;
  JPEG_AC_HuffCodeTableTypeDef acSizeCodesTable;
  uint32_t i, lsb, msb;
  __IO uint32_t *address, *addressDef;

  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8005c84:	6804      	ldr	r4, [r0, #0]
{
 8005c86:	f6ad 0d3c 	subw	sp, sp, #2108	@ 0x83c
 8005c8a:	460d      	mov	r5, r1
  if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC0))
 8005c8c:	f504 63a0 	add.w	r3, r4, #1280	@ 0x500
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d041      	beq.n	8005d18 <JPEG_Set_HuffAC_Mem+0x98>
  {
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else if (ACTableAddress == (hjpeg->Instance->HUFFENC_AC1))
 8005c94:	f504 63cc 	add.w	r3, r4, #1632	@ 0x660
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d004      	beq.n	8005ca6 <JPEG_Set_HuffAC_Mem+0x26>
  {
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
  }
  else
  {
    return HAL_ERROR;
 8005c9c:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8005c9e:	f60d 0d3c 	addw	sp, sp, #2108	@ 0x83c
 8005ca2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    address = (hjpeg->Instance->HUFFENC_AC1 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8005ca6:	f204 74a4 	addw	r4, r4, #1956	@ 0x7a4
  error = JPEG_Bits_To_SizeCodes(AC_BitsValsTable->Bits, huffsize, huffcode, &lastK);
 8005caa:	4628      	mov	r0, r5
 8005cac:	466b      	mov	r3, sp
 8005cae:	f20d 4234 	addw	r2, sp, #1076	@ 0x434
 8005cb2:	a901      	add	r1, sp, #4
 8005cb4:	f7ff fec0 	bl	8005a38 <JPEG_Bits_To_SizeCodes>
  if (error != HAL_OK)
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d1f0      	bne.n	8005c9e <JPEG_Set_HuffAC_Mem+0x1e>
  while (k < lastK)
 8005cbc:	9b00      	ldr	r3, [sp, #0]
 8005cbe:	b373      	cbz	r3, 8005d1e <JPEG_Set_HuffAC_Mem+0x9e>
 8005cc0:	330f      	adds	r3, #15
 8005cc2:	f20d 4c34 	addw	ip, sp, #1076	@ 0x434
 8005cc6:	af01      	add	r7, sp, #4
 8005cc8:	f105 020f 	add.w	r2, r5, #15
 8005ccc:	eb05 0e03 	add.w	lr, r5, r3
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005cd0:	ae42      	add	r6, sp, #264	@ 0x108
 8005cd2:	e011      	b.n	8005cf8 <JPEG_Set_HuffAC_Mem+0x78>
      l = (msb * 10UL) + lsb - 1UL;
 8005cd4:	eb03 0345 	add.w	r3, r3, r5, lsl #1
    if (l >= JPEG_AC_HUFF_TABLE_SIZE)
 8005cd8:	2ba1      	cmp	r3, #161	@ 0xa1
 8005cda:	d8df      	bhi.n	8005c9c <JPEG_Set_HuffAC_Mem+0x1c>
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005cdc:	f817 5b01 	ldrb.w	r5, [r7], #1
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005ce0:	eb06 0883 	add.w	r8, r6, r3, lsl #2
 8005ce4:	f85c 1b04 	ldr.w	r1, [ip], #4
  while (k < lastK)
 8005ce8:	4572      	cmp	r2, lr
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005cea:	f105 35ff 	add.w	r5, r5, #4294967295
      AC_SizeCodesTable->HuffmanCode[l] = huffcode[k];
 8005cee:	46b1      	mov	r9, r6
 8005cf0:	f8c8 10a4 	str.w	r1, [r8, #164]	@ 0xa4
      AC_SizeCodesTable->CodeLength[l] = huffsize[k] - 1U;
 8005cf4:	54f5      	strb	r5, [r6, r3]
  while (k < lastK)
 8005cf6:	d014      	beq.n	8005d22 <JPEG_Set_HuffAC_Mem+0xa2>
    l = AC_BitsValsTable->HuffVal[k];
 8005cf8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
      l = 160; /*l = 0x00 EOB code*/
 8005cfc:	23a0      	movs	r3, #160	@ 0xa0
    if (l == 0UL)
 8005cfe:	2900      	cmp	r1, #0
 8005d00:	d0ec      	beq.n	8005cdc <JPEG_Set_HuffAC_Mem+0x5c>
      msb = (l & 0xF0UL) >> 4;
 8005d02:	090d      	lsrs	r5, r1, #4
      lsb = (l & 0x0FUL);
 8005d04:	f001 030f 	and.w	r3, r1, #15
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8005d08:	29f0      	cmp	r1, #240	@ 0xf0
      l = (msb * 10UL) + lsb - 1UL;
 8005d0a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8005d0e:	f103 33ff 	add.w	r3, r3, #4294967295
    else if (l == 0xF0UL) /* l = 0xF0 ZRL code*/
 8005d12:	d1df      	bne.n	8005cd4 <JPEG_Set_HuffAC_Mem+0x54>
      l = 161;
 8005d14:	23a1      	movs	r3, #161	@ 0xa1
 8005d16:	e7e1      	b.n	8005cdc <JPEG_Set_HuffAC_Mem+0x5c>
    address = (hjpeg->Instance->HUFFENC_AC0 + (JPEG_AC_HUFF_TABLE_SIZE / 2UL));
 8005d18:	f204 6444 	addw	r4, r4, #1604	@ 0x644
  if (HuffTableAC != NULL)
 8005d1c:	e7c5      	b.n	8005caa <JPEG_Set_HuffAC_Mem+0x2a>
 8005d1e:	f50d 7984 	add.w	r9, sp, #264	@ 0x108
      *addressDef = 0x0FFF0FFF;
 8005d22:	f06f 23f0 	mvn.w	r3, #4026593280	@ 0xf000f000
    *addressDef = 0x0FD10FD0;
 8005d26:	4a1a      	ldr	r2, [pc, #104]	@ (8005d90 <JPEG_Set_HuffAC_Mem+0x110>)
 8005d28:	eba9 0c89 	sub.w	ip, r9, r9, lsl #2
 8005d2c:	4649      	mov	r1, r9
      *addressDef = 0x0FFF0FFF;
 8005d2e:	6023      	str	r3, [r4, #0]
 8005d30:	f10d 0566 	add.w	r5, sp, #102	@ 0x66
 8005d34:	6063      	str	r3, [r4, #4]
 8005d36:	f50c 7e4a 	add.w	lr, ip, #808	@ 0x328
 8005d3a:	60a3      	str	r3, [r4, #8]
    *addressDef = 0x0FD30FD2;
 8005d3c:	f103 33d3 	add.w	r3, r3, #3553874899	@ 0xd3d3d3d3
    *addressDef = 0x0FD10FD0;
 8005d40:	60e2      	str	r2, [r4, #12]
    *addressDef = 0x0FD30FD2;
 8005d42:	f50c 7c49 	add.w	ip, ip, #804	@ 0x324
 8005d46:	f103 232c 	add.w	r3, r3, #738208768	@ 0x2c002c00
 8005d4a:	6123      	str	r3, [r4, #16]
    *addressDef = 0x0FD50FD4;
 8005d4c:	f103 1302 	add.w	r3, r3, #131074	@ 0x20002
 8005d50:	6163      	str	r3, [r4, #20]
    *addressDef = 0x0FD70FD6;
 8005d52:	f103 1302 	add.w	r3, r3, #131074	@ 0x20002
 8005d56:	61a3      	str	r3, [r4, #24]
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d58:	f891 20a1 	ldrb.w	r2, [r1, #161]	@ 0xa1
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d5c:	f891 30a0 	ldrb.w	r3, [r1, #160]	@ 0xa0
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d60:	0212      	lsls	r2, r2, #8
 8005d62:	f81e 7021 	ldrb.w	r7, [lr, r1, lsl #2]
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d66:	021b      	lsls	r3, r3, #8
 8005d68:	f81c 6021 	ldrb.w	r6, [ip, r1, lsl #2]
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d6c:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
    while (i > 1UL)
 8005d70:	3902      	subs	r1, #2
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d72:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
      msb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d76:	433a      	orrs	r2, r7
    while (i > 1UL)
 8005d78:	42a9      	cmp	r1, r5
      lsb = ((uint32_t)(((uint32_t)acSizeCodesTable.CodeLength[i] & 0xFU) << 8)) | ((uint32_t)acSizeCodesTable.HuffmanCode[i] &
 8005d7a:	ea43 0306 	orr.w	r3, r3, r6
      *address = lsb | (msb << 16);
 8005d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d82:	f844 3d04 	str.w	r3, [r4, #-4]!
    while (i > 1UL)
 8005d86:	d1e7      	bne.n	8005d58 <JPEG_Set_HuffAC_Mem+0xd8>
}
 8005d88:	f60d 0d3c 	addw	sp, sp, #2108	@ 0x83c
 8005d8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d90:	0fd10fd0 	.word	0x0fd10fd0

08005d94 <JPEG_Init_Process>:
  * @retval None
  */
static void JPEG_Init_Process(JPEG_HandleTypeDef *hjpeg)
{
  /*Reset pause*/
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 8005d94:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
  {
    /*Set JPEG Codec to Decoding mode */
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 8005d96:	6803      	ldr	r3, [r0, #0]
  hjpeg->Context &= (~(JPEG_CONTEXT_PAUSE_INPUT | JPEG_CONTEXT_PAUSE_OUTPUT));
 8005d98:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8005d9c:	6542      	str	r2, [r0, #84]	@ 0x54
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8005d9e:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8005da0:	f002 0203 	and.w	r2, r2, #3
 8005da4:	2a02      	cmp	r2, #2
    hjpeg->Instance->CONFR1 |= JPEG_CONFR1_DE;
 8005da6:	685a      	ldr	r2, [r3, #4]
 8005da8:	bf0c      	ite	eq
 8005daa:	f042 0208 	orreq.w	r2, r2, #8
  }
  else /* JPEG_CONTEXT_ENCODE */
  {
    /*Set JPEG Codec to Encoding mode */
    hjpeg->Instance->CONFR1 &= ~JPEG_CONFR1_DE;
 8005dae:	f022 0208 	bicne.w	r2, r2, #8
 8005db2:	605a      	str	r2, [r3, #4]
  }

  /*Stop JPEG processing */
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8005db4:	681a      	ldr	r2, [r3, #0]
 8005db6:	f022 0201 	bic.w	r2, r2, #1
 8005dba:	601a      	str	r2, [r3, #0]

  /* Disable All Interrupts */
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8005dbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dbe:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8005dc2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Flush input and output FIFOs*/
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 8005dc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dc6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dca:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8005dcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dd2:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Clear all flags */
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8005dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dd6:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8005dda:	639a      	str	r2, [r3, #56]	@ 0x38

  /*Start Encoding/Decoding*/
  hjpeg->Instance->CONFR0 |=  JPEG_CONFR0_START;
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	601a      	str	r2, [r3, #0]

  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8005de4:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8005de6:	f002 020c 	and.w	r2, r2, #12
 8005dea:	2a08      	cmp	r2, #8
 8005dec:	d00a      	beq.n	8005e04 <JPEG_Init_Process+0x70>
  {
    /*Enable IN/OUT, end of Conversation, and end of header parsing interruptions*/
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
  }
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8005dee:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8005df0:	f002 020c 	and.w	r2, r2, #12
 8005df4:	2a0c      	cmp	r2, #12
 8005df6:	d000      	beq.n	8005dfa <JPEG_Init_Process+0x66>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005df8:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8005dfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dfc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8005e00:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e02:	4770      	bx	lr
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_IFT | JPEG_IT_IFNF | JPEG_IT_OFT | JPEG_IT_OFNE | JPEG_IT_EOC | JPEG_IT_HPD);
 8005e04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e06:	f042 026e 	orr.w	r2, r2, #110	@ 0x6e
 8005e0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop

08005e10 <JPEG_DMA_StartProcess>:
  /*if the MDMA In is triggred with JPEG In FIFO Threshold flag
      then MDMA In buffer size is 32 bytes
    else (MDMA In is triggred with JPEG In FIFO not full flag)
      then MDMA In buffer size is 4 bytes
    */
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8005e10:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    else (MDMA Out is triggred with JPEG Out FIFO not empty flag)
      then MDMA buffer size is 4 bytes
    */
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;

  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 8005e12:	6a82      	ldr	r2, [r0, #40]	@ 0x28
{
 8005e14:	b5f0      	push	{r4, r5, r6, r7, lr}
  inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8005e16:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
{
 8005e18:	b083      	sub	sp, #12
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 8005e1a:	42aa      	cmp	r2, r5
 8005e1c:	d32a      	bcc.n	8005e74 <JPEG_DMA_StartProcess+0x64>
 8005e1e:	4604      	mov	r4, r0
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 8005e20:	6b40      	ldr	r0, [r0, #52]	@ 0x34
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 8005e22:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  outXfrSize = hjpeg->hdmaout->Init.BufferTransferLength;
 8005e24:	6a86      	ldr	r6, [r0, #40]	@ 0x28
  if ((hjpeg->InDataLength < inXfrSize) || (hjpeg->OutDataLength < outXfrSize))
 8005e26:	42b3      	cmp	r3, r6
 8005e28:	d324      	bcc.n	8005e74 <JPEG_DMA_StartProcess+0x64>
    return HAL_ERROR;
  }
  /* Set the JPEG MDMA In transfer complete callback */
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
  /* Set the MDMA In error callback */
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 8005e2a:	4f19      	ldr	r7, [pc, #100]	@ (8005e90 <JPEG_DMA_StartProcess+0x80>)
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 8005e2c:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 8005e9c <JPEG_DMA_StartProcess+0x8c>
  hjpeg->hdmain->XferErrorCallback = JPEG_MDMAErrorCallback;
 8005e30:	654f      	str	r7, [r1, #84]	@ 0x54
  hjpeg->hdmain->XferCpltCallback = JPEG_MDMAInCpltCallback;
 8005e32:	f8c1 c044 	str.w	ip, [r1, #68]	@ 0x44

  /* Set the JPEG MDMA Out transfer complete callback */
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 8005e36:	4917      	ldr	r1, [pc, #92]	@ (8005e94 <JPEG_DMA_StartProcess+0x84>)
  /* Set the MDMA In error callback */
  hjpeg->hdmaout->XferErrorCallback = JPEG_MDMAErrorCallback;
 8005e38:	6547      	str	r7, [r0, #84]	@ 0x54
  hjpeg->hdmaout->XferCpltCallback = JPEG_MDMAOutCpltCallback;
 8005e3a:	6441      	str	r1, [r0, #68]	@ 0x44
  /* Set the MDMA Out Abort callback */
  hjpeg->hdmaout->XferAbortCallback = JPEG_MDMAOutAbortCallback;
 8005e3c:	4916      	ldr	r1, [pc, #88]	@ (8005e98 <JPEG_DMA_StartProcess+0x88>)
 8005e3e:	6581      	str	r1, [r0, #88]	@ 0x58

  if ((inXfrSize == 0UL) || (outXfrSize == 0UL))
 8005e40:	b1a5      	cbz	r5, 8005e6c <JPEG_DMA_StartProcess+0x5c>
 8005e42:	b19e      	cbz	r6, 8005e6c <JPEG_DMA_StartProcess+0x5c>
  {
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
    return HAL_ERROR;
  }
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 8005e44:	fbb2 f1f5 	udiv	r1, r2, r5
 8005e48:	fb05 2111 	mls	r1, r5, r1, r2
  /*MDMA transfer size (BNDTR) must be a multiple of MDMA buffer size (TLEN)*/
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);


  /* Start MDMA FIFO Out transfer */
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8005e4c:	2501      	movs	r5, #1
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 8005e4e:	1a52      	subs	r2, r2, r1
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8005e50:	6821      	ldr	r1, [r4, #0]
  hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 8005e52:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8005e54:	3144      	adds	r1, #68	@ 0x44
  hjpeg->OutDataLength = hjpeg->OutDataLength - (hjpeg->OutDataLength % outXfrSize);
 8005e56:	fbb3 f2f6 	udiv	r2, r3, r6
 8005e5a:	fb06 3212 	mls	r2, r6, r2, r3
 8005e5e:	1a9b      	subs	r3, r3, r2
 8005e60:	62e3      	str	r3, [r4, #44]	@ 0x2c
  if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 8005e62:	9500      	str	r5, [sp, #0]
 8005e64:	69e2      	ldr	r2, [r4, #28]
 8005e66:	f001 f915 	bl	8007094 <HAL_MDMA_Start_IT>
 8005e6a:	b130      	cbz	r0, 8005e7a <JPEG_DMA_StartProcess+0x6a>
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8005e6c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005e6e:	f043 0304 	orr.w	r3, r3, #4
 8005e72:	6523      	str	r3, [r4, #80]	@ 0x50
    return HAL_ERROR;
 8005e74:	2001      	movs	r0, #1
    hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8005e76:	b003      	add	sp, #12
 8005e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 8005e7a:	6822      	ldr	r2, [r4, #0]
 8005e7c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005e7e:	69a1      	ldr	r1, [r4, #24]
 8005e80:	3240      	adds	r2, #64	@ 0x40
 8005e82:	9500      	str	r5, [sp, #0]
 8005e84:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005e86:	f001 f905 	bl	8007094 <HAL_MDMA_Start_IT>
 8005e8a:	2800      	cmp	r0, #0
 8005e8c:	d0f3      	beq.n	8005e76 <JPEG_DMA_StartProcess+0x66>
 8005e8e:	e7ed      	b.n	8005e6c <JPEG_DMA_StartProcess+0x5c>
 8005e90:	08006341 	.word	0x08006341
 8005e94:	080064c9 	.word	0x080064c9
 8005e98:	08006549 	.word	0x08006549
 8005e9c:	0800636d 	.word	0x0800636d

08005ea0 <HAL_JPEG_GetInfo.part.0>:
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 8005ea0:	6803      	ldr	r3, [r0, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	f002 0203 	and.w	r2, r2, #3
 8005ea8:	2a02      	cmp	r2, #2
HAL_StatusTypeDef HAL_JPEG_GetInfo(JPEG_HandleTypeDef *hjpeg, JPEG_ConfTypeDef *pInfo)
 8005eaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005eae:	4689      	mov	r9, r1
  if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF_1)
 8005eb0:	d018      	beq.n	8005ee4 <HAL_JPEG_GetInfo.part.0+0x44>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == 0UL)
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	f012 0203 	ands.w	r2, r2, #3
 8005eb8:	d10b      	bne.n	8005ed2 <HAL_JPEG_GetInfo.part.0+0x32>
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005eba:	6859      	ldr	r1, [r3, #4]
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8005ebc:	f8c9 2000 	str.w	r2, [r9]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005ec0:	68da      	ldr	r2, [r3, #12]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005ec2:	0c09      	lsrs	r1, r1, #16
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005ec4:	0c12      	lsrs	r2, r2, #16
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005ec6:	f8c9 1008 	str.w	r1, [r9, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005eca:	f8c9 200c 	str.w	r2, [r9, #12]
  if ((pInfo->ColorSpace == JPEG_YCBCR_COLORSPACE) || (pInfo->ColorSpace == JPEG_CMYK_COLORSPACE))
 8005ece:	2100      	movs	r1, #0
 8005ed0:	e02f      	b.n	8005f32 <HAL_JPEG_GetInfo.part.0+0x92>
  else if ((hjpeg->Instance->CONFR1 & JPEG_CONFR1_NF) == JPEG_CONFR1_NF)
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	f002 0203 	and.w	r2, r2, #3
 8005ed8:	2a03      	cmp	r2, #3
 8005eda:	f000 8097 	beq.w	800600c <HAL_JPEG_GetInfo.part.0+0x16c>
    return HAL_ERROR;
 8005ede:	2001      	movs	r0, #1
}
 8005ee0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ee4:	2110      	movs	r1, #16
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005ee6:	685a      	ldr	r2, [r3, #4]
    pInfo->ColorSpace = JPEG_YCBCR_COLORSPACE;
 8005ee8:	f8c9 1000 	str.w	r1, [r9]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005eec:	0c12      	lsrs	r2, r2, #16
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005eee:	68d9      	ldr	r1, [r3, #12]
  pInfo->ImageHeight = (hjpeg->Instance->CONFR1 & 0xFFFF0000UL) >> 16;
 8005ef0:	f8c9 2008 	str.w	r2, [r9, #8]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005ef4:	0c09      	lsrs	r1, r1, #16
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8005ef6:	691a      	ldr	r2, [r3, #16]
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8005ef8:	695c      	ldr	r4, [r3, #20]
  pInfo->ImageWidth  = (hjpeg->Instance->CONFR3 & 0xFFFF0000UL) >> 16;
 8005efa:	f8c9 100c 	str.w	r1, [r9, #12]
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8005efe:	0916      	lsrs	r6, r2, #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8005f00:	6999      	ldr	r1, [r3, #24]
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005f02:	f014 0ff0 	tst.w	r4, #240	@ 0xf0
    yblockNb  = (hjpeg->Instance->CONFR4 & JPEG_CONFR4_NB) >> 4;
 8005f06:	f3c2 1203 	ubfx	r2, r2, #4, #4
    cBblockNb = (hjpeg->Instance->CONFR5 & JPEG_CONFR5_NB) >> 4;
 8005f0a:	ea4f 1714 	mov.w	r7, r4, lsr #4
    cRblockNb = (hjpeg->Instance->CONFR6 & JPEG_CONFR6_NB) >> 4;
 8005f0e:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if ((yblockNb == 1UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005f12:	d105      	bne.n	8005f20 <HAL_JPEG_GetInfo.part.0+0x80>
 8005f14:	2a01      	cmp	r2, #1
 8005f16:	d103      	bne.n	8005f20 <HAL_JPEG_GetInfo.part.0+0x80>
 8005f18:	070d      	lsls	r5, r1, #28
 8005f1a:	d1d8      	bne.n	8005ece <HAL_JPEG_GetInfo.part.0+0x2e>
 8005f1c:	2102      	movs	r1, #2
 8005f1e:	e008      	b.n	8005f32 <HAL_JPEG_GetInfo.part.0+0x92>
    else if ((yblockNb == 0UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005f20:	433e      	orrs	r6, r7
 8005f22:	0734      	lsls	r4, r6, #28
 8005f24:	d0d3      	beq.n	8005ece <HAL_JPEG_GetInfo.part.0+0x2e>
    else if ((yblockNb == 3UL) && (cBblockNb == 0UL) && (cRblockNb == 0UL))
 8005f26:	430f      	orrs	r7, r1
 8005f28:	0739      	lsls	r1, r7, #28
 8005f2a:	d1d0      	bne.n	8005ece <HAL_JPEG_GetInfo.part.0+0x2e>
 8005f2c:	2a03      	cmp	r2, #3
 8005f2e:	d1ce      	bne.n	8005ece <HAL_JPEG_GetInfo.part.0+0x2e>
 8005f30:	2101      	movs	r1, #1
 8005f32:	4a42      	ldr	r2, [pc, #264]	@ (800603c <HAL_JPEG_GetInfo.part.0+0x19c>)
  */
static uint32_t JPEG_GetQuality(JPEG_HandleTypeDef *hjpeg)
{
  uint32_t quality = 0;
  uint32_t quantRow, quantVal, scale, i, j;
  __IO uint32_t *tableAddress = hjpeg->Instance->QMEM0;
 8005f34:	f103 0c50 	add.w	ip, r3, #80	@ 0x50
      pInfo->ChromaSubsampling = JPEG_422_SUBSAMPLING; /*16x8 block*/
 8005f38:	f8c9 1004 	str.w	r1, [r9, #4]
  uint32_t quality = 0;
 8005f3c:	2600      	movs	r6, #0
 8005f3e:	f102 0440 	add.w	r4, r2, #64	@ 0x40
        quality += 100UL;
      }
      else
      {
        /* Note that the quantization coefficients must be specified in the table in zigzag order */
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8005f42:	f04f 0e64 	mov.w	lr, #100	@ 0x64
        {
          quality += (200UL - scale) / 2UL;
        }
        else
        {
          quality += 5000UL / scale;
 8005f46:	f241 3188 	movw	r1, #5000	@ 0x1388
 8005f4a:	e033      	b.n	8005fb4 <HAL_JPEG_GetInfo.part.0+0x114>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8005f4c:	f892 8001 	ldrb.w	r8, [r2, #1]
 8005f50:	fb0e f707 	mul.w	r7, lr, r7
 8005f54:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8005f56:	f815 8008 	ldrb.w	r8, [r5, r8]
 8005f5a:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 8005f5e:	2f64      	cmp	r7, #100	@ 0x64
 8005f60:	d958      	bls.n	8006014 <HAL_JPEG_GetInfo.part.0+0x174>
          quality += 5000UL / scale;
 8005f62:	fbb1 f7f7 	udiv	r7, r1, r7
 8005f66:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005f68:	f3c3 4707 	ubfx	r7, r3, #16, #8
      if (quantVal == 1UL)
 8005f6c:	2f01      	cmp	r7, #1
 8005f6e:	d03d      	beq.n	8005fec <HAL_JPEG_GetInfo.part.0+0x14c>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8005f70:	f892 8002 	ldrb.w	r8, [r2, #2]
 8005f74:	fb0e f707 	mul.w	r7, lr, r7
 8005f78:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8005f7a:	f815 8008 	ldrb.w	r8, [r5, r8]
 8005f7e:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 8005f82:	2f64      	cmp	r7, #100	@ 0x64
 8005f84:	d955      	bls.n	8006032 <HAL_JPEG_GetInfo.part.0+0x192>
          quality += 5000UL / scale;
 8005f86:	fbb1 f7f7 	udiv	r7, r1, r7
 8005f8a:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005f8c:	0e1b      	lsrs	r3, r3, #24
      if (quantVal == 1UL)
 8005f8e:	2b01      	cmp	r3, #1
 8005f90:	d030      	beq.n	8005ff4 <HAL_JPEG_GetInfo.part.0+0x154>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8005f92:	78d7      	ldrb	r7, [r2, #3]
 8005f94:	fb0e f303 	mul.w	r3, lr, r3
 8005f98:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8005f9a:	5def      	ldrb	r7, [r5, r7]
 8005f9c:	fbb3 f3f7 	udiv	r3, r3, r7
        if (scale <= 100UL)
 8005fa0:	2b64      	cmp	r3, #100	@ 0x64
 8005fa2:	d93c      	bls.n	800601e <HAL_JPEG_GetInfo.part.0+0x17e>
          quality += 5000UL / scale;
 8005fa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005fa8:	441e      	add	r6, r3
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8005faa:	3204      	adds	r2, #4
        }
      }
    }

    i += 4UL;
    tableAddress ++;
 8005fac:	f10c 0c04 	add.w	ip, ip, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8005fb0:	4294      	cmp	r4, r2
 8005fb2:	d025      	beq.n	8006000 <HAL_JPEG_GetInfo.part.0+0x160>
    quantRow = *tableAddress;
 8005fb4:	f8dc 3000 	ldr.w	r3, [ip]
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005fb8:	b2df      	uxtb	r7, r3
      if (quantVal == 1UL)
 8005fba:	2f01      	cmp	r7, #1
 8005fbc:	d028      	beq.n	8006010 <HAL_JPEG_GetInfo.part.0+0x170>
        scale = (quantVal * 100UL) / ((uint32_t) hjpeg->QuantTable0[JPEG_ZIGZAG_ORDER[i + j]]);
 8005fbe:	f892 8000 	ldrb.w	r8, [r2]
 8005fc2:	fb0e f707 	mul.w	r7, lr, r7
 8005fc6:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8005fc8:	f815 8008 	ldrb.w	r8, [r5, r8]
 8005fcc:	fbb7 f7f8 	udiv	r7, r7, r8
        if (scale <= 100UL)
 8005fd0:	2f64      	cmp	r7, #100	@ 0x64
 8005fd2:	d929      	bls.n	8006028 <HAL_JPEG_GetInfo.part.0+0x188>
          quality += 5000UL / scale;
 8005fd4:	fbb1 f7f7 	udiv	r7, r1, r7
 8005fd8:	443e      	add	r6, r7
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005fda:	f3c3 2707 	ubfx	r7, r3, #8, #8
      if (quantVal == 1UL)
 8005fde:	2f01      	cmp	r7, #1
 8005fe0:	d1b4      	bne.n	8005f4c <HAL_JPEG_GetInfo.part.0+0xac>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005fe2:	f3c3 4707 	ubfx	r7, r3, #16, #8
        quality += 100UL;
 8005fe6:	3664      	adds	r6, #100	@ 0x64
      if (quantVal == 1UL)
 8005fe8:	2f01      	cmp	r7, #1
 8005fea:	d1c1      	bne.n	8005f70 <HAL_JPEG_GetInfo.part.0+0xd0>
      quantVal = (quantRow >> (8UL * j)) & 0xFFUL;
 8005fec:	0e1b      	lsrs	r3, r3, #24
        quality += 100UL;
 8005fee:	3664      	adds	r6, #100	@ 0x64
      if (quantVal == 1UL)
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d1ce      	bne.n	8005f92 <HAL_JPEG_GetInfo.part.0+0xf2>
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8005ff4:	3204      	adds	r2, #4
        quality += 100UL;
 8005ff6:	3664      	adds	r6, #100	@ 0x64
    tableAddress ++;
 8005ff8:	f10c 0c04 	add.w	ip, ip, #4
  while (i < (JPEG_QUANT_TABLE_SIZE - 3UL))
 8005ffc:	4294      	cmp	r4, r2
 8005ffe:	d1d9      	bne.n	8005fb4 <HAL_JPEG_GetInfo.part.0+0x114>
  }

  return (quality / 64UL);
 8006000:	09b6      	lsrs	r6, r6, #6
  return HAL_OK;
 8006002:	2000      	movs	r0, #0
  pInfo->ImageQuality = JPEG_GetQuality(hjpeg);
 8006004:	f8c9 6010 	str.w	r6, [r9, #16]
}
 8006008:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800600c:	2130      	movs	r1, #48	@ 0x30
 800600e:	e76a      	b.n	8005ee6 <HAL_JPEG_GetInfo.part.0+0x46>
        quality += 100UL;
 8006010:	3664      	adds	r6, #100	@ 0x64
 8006012:	e7e2      	b.n	8005fda <HAL_JPEG_GetInfo.part.0+0x13a>
          quality += (200UL - scale) / 2UL;
 8006014:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 8006018:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 800601c:	e7a4      	b.n	8005f68 <HAL_JPEG_GetInfo.part.0+0xc8>
 800601e:	f1c3 03c8 	rsb	r3, r3, #200	@ 0xc8
 8006022:	eb06 0653 	add.w	r6, r6, r3, lsr #1
 8006026:	e7c0      	b.n	8005faa <HAL_JPEG_GetInfo.part.0+0x10a>
 8006028:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 800602c:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 8006030:	e7d3      	b.n	8005fda <HAL_JPEG_GetInfo.part.0+0x13a>
 8006032:	f1c7 07c8 	rsb	r7, r7, #200	@ 0xc8
 8006036:	eb06 0657 	add.w	r6, r6, r7, lsr #1
 800603a:	e7a7      	b.n	8005f8c <HAL_JPEG_GetInfo.part.0+0xec>
 800603c:	0800ebec 	.word	0x0800ebec

08006040 <HAL_JPEG_Init>:
  if (hjpeg == NULL)
 8006040:	2800      	cmp	r0, #0
 8006042:	f000 8107 	beq.w	8006254 <HAL_JPEG_Init+0x214>
{
 8006046:	b570      	push	{r4, r5, r6, lr}
  if (hjpeg->State == HAL_JPEG_STATE_RESET)
 8006048:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 800604c:	4605      	mov	r5, r0
 800604e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006052:	2b00      	cmp	r3, #0
 8006054:	f000 80f9 	beq.w	800624a <HAL_JPEG_Init+0x20a>
  __HAL_JPEG_ENABLE(hjpeg);
 8006058:	682c      	ldr	r4, [r5, #0]
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 800605a:	2202      	movs	r2, #2
  hjpeg->QuantTable2 = NULL;
 800605c:	2300      	movs	r3, #0
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 800605e:	497e      	ldr	r1, [pc, #504]	@ (8006258 <HAL_JPEG_Init+0x218>)
  hjpeg->State = HAL_JPEG_STATE_BUSY;
 8006060:	f885 204d 	strb.w	r2, [r5, #77]	@ 0x4d
  __HAL_JPEG_ENABLE(hjpeg);
 8006064:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006066:	f042 0201 	orr.w	r2, r2, #1
 800606a:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800606c:	6822      	ldr	r2, [r4, #0]
 800606e:	f022 0201 	bic.w	r2, r2, #1
 8006072:	6022      	str	r2, [r4, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8006074:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006076:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 800607a:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_IFF;
 800607c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800607e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006082:	6322      	str	r2, [r4, #48]	@ 0x30
  hjpeg->Instance->CR |= JPEG_CR_OFF;
 8006084:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8006086:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800608a:	6322      	str	r2, [r4, #48]	@ 0x30
  __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800608c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800608e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006092:	63a2      	str	r2, [r4, #56]	@ 0x38
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 8006094:	4a71      	ldr	r2, [pc, #452]	@ (800625c <HAL_JPEG_Init+0x21c>)
  hjpeg->QuantTable0 = (uint8_t *)((uint32_t)JPEG_LUM_QuantTable);
 8006096:	63e9      	str	r1, [r5, #60]	@ 0x3c
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 8006098:	2101      	movs	r1, #1
  hjpeg->QuantTable2 = NULL;
 800609a:	64ab      	str	r3, [r5, #72]	@ 0x48
  hjpeg->QuantTable1 = (uint8_t *)((uint32_t)JPEG_CHROM_QuantTable);
 800609c:	e9c5 2310 	strd	r2, r3, [r5, #64]	@ 0x40
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80060a0:	f8c4 336c 	str.w	r3, [r4, #876]	@ 0x36c
 80060a4:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80060a8:	4b6d      	ldr	r3, [pc, #436]	@ (8006260 <HAL_JPEG_Init+0x220>)
 80060aa:	f8c4 1368 	str.w	r1, [r4, #872]	@ 0x368
 80060ae:	f8c4 2364 	str.w	r2, [r4, #868]	@ 0x364
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80060b2:	496c      	ldr	r1, [pc, #432]	@ (8006264 <HAL_JPEG_Init+0x224>)
    *address = (((uint32_t)HuffTableDC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80060b4:	f8c4 3360 	str.w	r3, [r4, #864]	@ 0x360
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80060b8:	4b6b      	ldr	r3, [pc, #428]	@ (8006268 <HAL_JPEG_Init+0x228>)
 80060ba:	f8c4 1378 	str.w	r1, [r4, #888]	@ 0x378
 80060be:	4a6b      	ldr	r2, [pc, #428]	@ (800626c <HAL_JPEG_Init+0x22c>)
 80060c0:	f8c4 3374 	str.w	r3, [r4, #884]	@ 0x374
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80060c4:	4b6a      	ldr	r3, [pc, #424]	@ (8006270 <HAL_JPEG_Init+0x230>)
    *address = (((uint32_t)HuffTableDC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 80060c6:	f8c4 2370 	str.w	r2, [r4, #880]	@ 0x370
    *address = (((uint32_t)HuffTableAC0->Bits[index - 1UL] & 0xFFUL) << 24) |
 80060ca:	496a      	ldr	r1, [pc, #424]	@ (8006274 <HAL_JPEG_Init+0x234>)
 80060cc:	f8c4 3388 	str.w	r3, [r4, #904]	@ 0x388
 80060d0:	4a69      	ldr	r2, [pc, #420]	@ (8006278 <HAL_JPEG_Init+0x238>)
 80060d2:	4b6a      	ldr	r3, [pc, #424]	@ (800627c <HAL_JPEG_Init+0x23c>)
 80060d4:	f8c4 1384 	str.w	r1, [r4, #900]	@ 0x384
 80060d8:	f8c4 2380 	str.w	r2, [r4, #896]	@ 0x380
 80060dc:	f8c4 337c 	str.w	r3, [r4, #892]	@ 0x37c
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 80060e0:	f64f 23f9 	movw	r3, #64249	@ 0xfaf9
  value = *address & 0xFFFF0000U;
 80060e4:	f8d4 142c 	ldr.w	r1, [r4, #1068]	@ 0x42c
 80060e8:	4a65      	ldr	r2, [pc, #404]	@ (8006280 <HAL_JPEG_Init+0x240>)
 80060ea:	400a      	ands	r2, r1
  address--; /* address = hjpeg->Instance->DHTMEM + 50*/
 80060ec:	f504 6185 	add.w	r1, r4, #1064	@ 0x428
  value = value | (((uint32_t)HuffTableAC0->HuffVal[161] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC0->HuffVal[160] & 0xFFUL);
 80060f0:	4313      	orrs	r3, r2
  *address = value;
 80060f2:	4a64      	ldr	r2, [pc, #400]	@ (8006284 <HAL_JPEG_Init+0x244>)
 80060f4:	f1a2 06a0 	sub.w	r6, r2, #160	@ 0xa0
 80060f8:	f8c4 342c 	str.w	r3, [r4, #1068]	@ 0x42c
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 80060fc:	f892 30ae 	ldrb.w	r3, [r2, #174]	@ 0xae
  while (index > 3UL)
 8006100:	3a04      	subs	r2, #4
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8006102:	f892 e0b3 	ldrb.w	lr, [r2, #179]	@ 0xb3
               (((uint32_t)HuffTableAC0->HuffVal[index - 2UL] & 0xFFUL) << 16) |
 8006106:	041b      	lsls	r3, r3, #16
               ((uint32_t)HuffTableAC0->HuffVal[index - 4UL] & 0xFFUL);
 8006108:	f892 c0b0 	ldrb.w	ip, [r2, #176]	@ 0xb0
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 800610c:	f892 00b1 	ldrb.w	r0, [r2, #177]	@ 0xb1
  while (index > 3UL)
 8006110:	4296      	cmp	r6, r2
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 8006112:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
               (((uint32_t)HuffTableAC0->HuffVal[index - 3UL] & 0xFFUL) << 8) |
 8006116:	ea43 030c 	orr.w	r3, r3, ip
 800611a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *address = (((uint32_t)HuffTableAC0->HuffVal[index - 1UL] & 0xFFUL) << 24) |
 800611e:	f841 3904 	str.w	r3, [r1], #-4
  while (index > 3UL)
 8006122:	d1eb      	bne.n	80060fc <HAL_JPEG_Init+0xbc>
  value = *address & 0x0000FFFFU;
 8006124:	f8d4 342c 	ldr.w	r3, [r4, #1068]	@ 0x42c
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8006128:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
  value = *address & 0xFFFF0000U;
 800612c:	4954      	ldr	r1, [pc, #336]	@ (8006280 <HAL_JPEG_Init+0x240>)
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800612e:	2001      	movs	r0, #1
  value = *address & 0x0000FFFFU;
 8006130:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->Bits[0] & 0xFFUL) << 16);
 8006132:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
  *address = value;
 8006136:	f8c4 342c 	str.w	r3, [r4, #1068]	@ 0x42c
  value = *address & 0xFFFF0000U;
 800613a:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 800613e:	400b      	ands	r3, r1
  *address = value;
 8006140:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
    *address = (((uint32_t)HuffTableDC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8006144:	f8c4 0438 	str.w	r0, [r4, #1080]	@ 0x438
 8006148:	f8c4 2434 	str.w	r2, [r4, #1076]	@ 0x434
 800614c:	f8c4 2430 	str.w	r2, [r4, #1072]	@ 0x430
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8006150:	f640 320a 	movw	r2, #2826	@ 0xb0a
  value = *address & 0x0000FFFFUL;
 8006154:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 8006158:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableDC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableDC1->HuffVal[0] & 0xFFUL) <<
 800615a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
  *address = value;
 800615e:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
  value = *address & 0xFFFF0000UL;
 8006162:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 8006166:	400b      	ands	r3, r1
  value = value | (((uint32_t)HuffTableDC1->HuffVal[11] & 0xFFUL) << 8) | ((uint32_t)HuffTableDC1->HuffVal[10] & 0xFFUL);
 8006168:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 800616a:	4b47      	ldr	r3, [pc, #284]	@ (8006288 <HAL_JPEG_Init+0x248>)
  *address = value;
 800616c:	f8c4 2448 	str.w	r2, [r4, #1096]	@ 0x448
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 8006170:	f247 7202 	movw	r2, #30466	@ 0x7702
    *address = (((uint32_t)HuffTableDC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 8006174:	f8c4 3444 	str.w	r3, [r4, #1092]	@ 0x444
 8006178:	f1a3 3304 	sub.w	r3, r3, #67372036	@ 0x4040404
 800617c:	f8c4 3440 	str.w	r3, [r4, #1088]	@ 0x440
  value = *address & 0x0000FFFFU;
 8006180:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 8006184:	b29b      	uxth	r3, r3
  value = value | (((uint32_t)HuffTableAC1->Bits[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->Bits[0] & 0xFFUL) << 16);
 8006186:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
  *address = value;
 800618a:	f8c4 3448 	str.w	r3, [r4, #1096]	@ 0x448
  value = *address & 0xFFFF0000U;
 800618e:	f8d4 3458 	ldr.w	r3, [r4, #1112]	@ 0x458
 8006192:	400b      	ands	r3, r1
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8006194:	493d      	ldr	r1, [pc, #244]	@ (800628c <HAL_JPEG_Init+0x24c>)
  value = value | (((uint32_t)HuffTableAC1->Bits[15] & 0xFFUL) << 8) | ((uint32_t)HuffTableAC1->Bits[14] & 0xFFUL);
 8006196:	431a      	orrs	r2, r3
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 8006198:	4b3d      	ldr	r3, [pc, #244]	@ (8006290 <HAL_JPEG_Init+0x250>)
  *address = value;
 800619a:	f8c4 2458 	str.w	r2, [r4, #1112]	@ 0x458
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 800619e:	4a3d      	ldr	r2, [pc, #244]	@ (8006294 <HAL_JPEG_Init+0x254>)
 80061a0:	f8c4 1454 	str.w	r1, [r4, #1108]	@ 0x454
  address = (hjpeg->Instance->DHTMEM + 102);
 80061a4:	f504 619f 	add.w	r1, r4, #1272	@ 0x4f8
    *address = (((uint32_t)HuffTableAC1->Bits[index + 1UL] & 0xFFUL) << 24) |
 80061a8:	f8c4 2450 	str.w	r2, [r4, #1104]	@ 0x450
 80061ac:	f8c4 344c 	str.w	r3, [r4, #1100]	@ 0x44c
  value = *address & 0x0000FFFFUL;
 80061b0:	f8d4 3458 	ldr.w	r3, [r4, #1112]	@ 0x458
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 80061b4:	4a38      	ldr	r2, [pc, #224]	@ (8006298 <HAL_JPEG_Init+0x258>)
  value = *address & 0x0000FFFFUL;
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	f1a2 06a0 	sub.w	r6, r2, #160	@ 0xa0
  value = value | (((uint32_t)HuffTableAC1->HuffVal[1] & 0xFFUL) << 24) | (((uint32_t)HuffTableAC1->HuffVal[0] & 0xFFUL) <<
 80061bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
  *address = value;
 80061c0:	f8c4 3458 	str.w	r3, [r4, #1112]	@ 0x458
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 80061c4:	f892 30b0 	ldrb.w	r3, [r2, #176]	@ 0xb0
  while (index > 3UL)
 80061c8:	3a04      	subs	r2, #4
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 80061ca:	f892 e0b5 	ldrb.w	lr, [r2, #181]	@ 0xb5
               (((uint32_t)HuffTableAC1->HuffVal[index] & 0xFFUL) << 16) |
 80061ce:	041b      	lsls	r3, r3, #16
               ((uint32_t)HuffTableAC1->HuffVal[index - 2UL] & 0xFFUL);
 80061d0:	f892 c0b2 	ldrb.w	ip, [r2, #178]	@ 0xb2
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 80061d4:	f892 00b3 	ldrb.w	r0, [r2, #179]	@ 0xb3
  while (index > 3UL)
 80061d8:	4296      	cmp	r6, r2
               (((uint32_t)HuffTableAC1->HuffVal[index - 1UL] & 0xFFUL) << 8) |
 80061da:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
 80061de:	ea43 030c 	orr.w	r3, r3, ip
 80061e2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *address = (((uint32_t)HuffTableAC1->HuffVal[index + 1UL] & 0xFFUL) << 24) |
 80061e6:	f841 3904 	str.w	r3, [r1], #-4
  while (index > 3UL)
 80061ea:	d1eb      	bne.n	80061c4 <HAL_JPEG_Init+0x184>
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACLUM_HuffTable,
 80061ec:	f504 62a0 	add.w	r2, r4, #1280	@ 0x500
 80061f0:	4924      	ldr	r1, [pc, #144]	@ (8006284 <HAL_JPEG_Init+0x244>)
 80061f2:	4628      	mov	r0, r5
 80061f4:	f7ff fd44 	bl	8005c80 <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 80061f8:	b118      	cbz	r0, 8006202 <HAL_JPEG_Init+0x1c2>
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 80061fa:	2301      	movs	r3, #1
    return HAL_ERROR;
 80061fc:	2001      	movs	r0, #1
    hjpeg->ErrorCode = HAL_JPEG_ERROR_HUFF_TABLE;
 80061fe:	652b      	str	r3, [r5, #80]	@ 0x50
}
 8006200:	bd70      	pop	{r4, r5, r6, pc}
  error = JPEG_Set_HuffAC_Mem(hjpeg, (JPEG_ACHuffTableTypeDef *)(uint32_t)&JPEG_ACCHROM_HuffTable,
 8006202:	f504 62cc 	add.w	r2, r4, #1632	@ 0x660
 8006206:	4924      	ldr	r1, [pc, #144]	@ (8006298 <HAL_JPEG_Init+0x258>)
 8006208:	4628      	mov	r0, r5
 800620a:	f7ff fd39 	bl	8005c80 <JPEG_Set_HuffAC_Mem>
  if (error != HAL_OK)
 800620e:	2800      	cmp	r0, #0
 8006210:	d1f3      	bne.n	80061fa <HAL_JPEG_Init+0x1ba>
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCLUM_HuffTable,
 8006212:	f504 62f8 	add.w	r2, r4, #1984	@ 0x7c0
 8006216:	4921      	ldr	r1, [pc, #132]	@ (800629c <HAL_JPEG_Init+0x25c>)
 8006218:	4628      	mov	r0, r5
 800621a:	f7ff fc87 	bl	8005b2c <JPEG_Set_HuffDC_Mem>
  if (error != HAL_OK)
 800621e:	2800      	cmp	r0, #0
 8006220:	d1eb      	bne.n	80061fa <HAL_JPEG_Init+0x1ba>
  error = JPEG_Set_HuffDC_Mem(hjpeg, (JPEG_DCHuffTableTypeDef *)(uint32_t)&JPEG_DCCHROM_HuffTable,
 8006222:	f504 62fc 	add.w	r2, r4, #2016	@ 0x7e0
 8006226:	491e      	ldr	r1, [pc, #120]	@ (80062a0 <HAL_JPEG_Init+0x260>)
 8006228:	4628      	mov	r0, r5
 800622a:	f7ff fc7f 	bl	8005b2c <JPEG_Set_HuffDC_Mem>
  if (JPEG_Set_HuffEnc_Mem(hjpeg) != HAL_OK)
 800622e:	2800      	cmp	r0, #0
 8006230:	d1e3      	bne.n	80061fa <HAL_JPEG_Init+0x1ba>
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8006232:	6863      	ldr	r3, [r4, #4]
  hjpeg->State = HAL_JPEG_STATE_READY;
 8006234:	2201      	movs	r2, #1
  hjpeg->Instance->CONFR1 |= JPEG_CONFR1_HDR;
 8006236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800623a:	6063      	str	r3, [r4, #4]
  hjpeg->JpegInCount = 0;
 800623c:	6228      	str	r0, [r5, #32]
  hjpeg->JpegOutCount = 0;
 800623e:	6268      	str	r0, [r5, #36]	@ 0x24
  hjpeg->State = HAL_JPEG_STATE_READY;
 8006240:	f885 204d 	strb.w	r2, [r5, #77]	@ 0x4d
  hjpeg->ErrorCode = HAL_JPEG_ERROR_NONE;
 8006244:	6528      	str	r0, [r5, #80]	@ 0x50
  hjpeg->Context = 0;
 8006246:	6568      	str	r0, [r5, #84]	@ 0x54
}
 8006248:	bd70      	pop	{r4, r5, r6, pc}
    hjpeg->Lock = HAL_UNLOCKED;
 800624a:	f880 204c 	strb.w	r2, [r0, #76]	@ 0x4c
    HAL_JPEG_MspInit(hjpeg);
 800624e:	f7fd f91d 	bl	800348c <HAL_JPEG_MspInit>
 8006252:	e701      	b.n	8006058 <HAL_JPEG_Init+0x18>
    return HAL_ERROR;
 8006254:	2001      	movs	r0, #1
}
 8006256:	4770      	bx	lr
 8006258:	0800ebac 	.word	0x0800ebac
 800625c:	0800eb6c 	.word	0x0800eb6c
 8006260:	01050100 	.word	0x01050100
 8006264:	0b0a0908 	.word	0x0b0a0908
 8006268:	07060504 	.word	0x07060504
 800626c:	03020100 	.word	0x03020100
 8006270:	7d010000 	.word	0x7d010000
 8006274:	04040505 	.word	0x04040505
 8006278:	03040203 	.word	0x03040203
 800627c:	03010200 	.word	0x03010200
 8006280:	ffff0000 	.word	0xffff0000
 8006284:	0800ece0 	.word	0x0800ece0
 8006288:	09080706 	.word	0x09080706
 800628c:	01000404 	.word	0x01000404
 8006290:	04040201 	.word	0x04040201
 8006294:	05070403 	.word	0x05070403
 8006298:	0800ec2c 	.word	0x0800ec2c
 800629c:	0800edb0 	.word	0x0800edb0
 80062a0:	0800ed94 	.word	0x0800ed94

080062a4 <HAL_JPEG_GetInfo>:
  if ((hjpeg == NULL) || (pInfo == NULL))
 80062a4:	b110      	cbz	r0, 80062ac <HAL_JPEG_GetInfo+0x8>
 80062a6:	b109      	cbz	r1, 80062ac <HAL_JPEG_GetInfo+0x8>
 80062a8:	f7ff bdfa 	b.w	8005ea0 <HAL_JPEG_GetInfo.part.0>
}
 80062ac:	2001      	movs	r0, #1
 80062ae:	4770      	bx	lr

080062b0 <HAL_JPEG_Decode_DMA>:
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	bf18      	it	ne
 80062b4:	2900      	cmpne	r1, #0
 80062b6:	d036      	beq.n	8006326 <HAL_JPEG_Decode_DMA+0x76>
{
 80062b8:	b538      	push	{r3, r4, r5, lr}
  if ((hjpeg == NULL) || (pDataIn == NULL) || (pDataOutMCU == NULL))
 80062ba:	fab0 f580 	clz	r5, r0
 80062be:	4604      	mov	r4, r0
 80062c0:	096d      	lsrs	r5, r5, #5
 80062c2:	b370      	cbz	r0, 8006322 <HAL_JPEG_Decode_DMA+0x72>
  __HAL_LOCK(hjpeg);
 80062c4:	f890 c04c 	ldrb.w	ip, [r0, #76]	@ 0x4c
 80062c8:	f1bc 0f01 	cmp.w	ip, #1
 80062cc:	d022      	beq.n	8006314 <HAL_JPEG_Decode_DMA+0x64>
 80062ce:	f04f 0c01 	mov.w	ip, #1
 80062d2:	f880 c04c 	strb.w	ip, [r0, #76]	@ 0x4c
  if (hjpeg->State == HAL_JPEG_STATE_READY)
 80062d6:	f890 c04d 	ldrb.w	ip, [r0, #77]	@ 0x4d
 80062da:	f1bc 0f01 	cmp.w	ip, #1
 80062de:	d117      	bne.n	8006310 <HAL_JPEG_Decode_DMA+0x60>
    hjpeg->InDataLength = InDataLength;
 80062e0:	6282      	str	r2, [r0, #40]	@ 0x28
    hjpeg->pJpegOutBuffPtr = pDataOutMCU;
 80062e2:	e9c0 1306 	strd	r1, r3, [r0, #24]
    hjpeg->OutDataLength = OutDataLength;
 80062e6:	9b04      	ldr	r3, [sp, #16]
 80062e8:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hjpeg->State = HAL_JPEG_STATE_BUSY_DECODING;
 80062ea:	2304      	movs	r3, #4
 80062ec:	f880 304d 	strb.w	r3, [r0, #77]	@ 0x4d
    hjpeg->Context &= ~(JPEG_CONTEXT_OPERATION_MASK | JPEG_CONTEXT_METHOD_MASK);
 80062f0:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80062f2:	f023 030f 	bic.w	r3, r3, #15
 80062f6:	6543      	str	r3, [r0, #84]	@ 0x54
    hjpeg->Context |= (JPEG_CONTEXT_DECODE | JPEG_CONTEXT_DMA);
 80062f8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80062fa:	f043 030e 	orr.w	r3, r3, #14
 80062fe:	6543      	str	r3, [r0, #84]	@ 0x54
    hjpeg->JpegInCount = 0;
 8006300:	6205      	str	r5, [r0, #32]
    hjpeg->JpegOutCount = 0;
 8006302:	6245      	str	r5, [r0, #36]	@ 0x24
    JPEG_Init_Process(hjpeg);
 8006304:	f7ff fd46 	bl	8005d94 <JPEG_Init_Process>
    if (JPEG_DMA_StartProcess(hjpeg) != HAL_OK)
 8006308:	f7ff fd82 	bl	8005e10 <JPEG_DMA_StartProcess>
 800630c:	b920      	cbnz	r0, 8006318 <HAL_JPEG_Decode_DMA+0x68>
}
 800630e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UNLOCK(hjpeg);
 8006310:	f880 504c 	strb.w	r5, [r0, #76]	@ 0x4c
  __HAL_LOCK(hjpeg);
 8006314:	2002      	movs	r0, #2
}
 8006316:	bd38      	pop	{r3, r4, r5, pc}
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 8006318:	2306      	movs	r3, #6
      __HAL_UNLOCK(hjpeg);
 800631a:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
      hjpeg->State = HAL_JPEG_STATE_ERROR;
 800631e:	f884 304d 	strb.w	r3, [r4, #77]	@ 0x4d
    return HAL_ERROR;
 8006322:	2001      	movs	r0, #1
}
 8006324:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8006326:	2001      	movs	r0, #1
}
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop

0800632c <HAL_JPEG_ConfigInputBuffer>:
  hjpeg->pJpegInBuffPtr =  pNewInputBuffer;
 800632c:	6181      	str	r1, [r0, #24]
  hjpeg->InDataLength = InDataLength;
 800632e:	6282      	str	r2, [r0, #40]	@ 0x28
}
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop

08006334 <HAL_JPEG_ConfigOutputBuffer>:
  hjpeg->pJpegOutBuffPtr = pNewOutputBuffer;
 8006334:	61c1      	str	r1, [r0, #28]
  hjpeg->OutDataLength = OutDataLength;
 8006336:	62c2      	str	r2, [r0, #44]	@ 0x2c
}
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop

0800633c <HAL_JPEG_EncodeCpltCallback>:
__weak void HAL_JPEG_EncodeCpltCallback(JPEG_HandleTypeDef *hjpeg)
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop

08006340 <JPEG_MDMAErrorCallback>:
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 8006340:	6c00      	ldr	r0, [r0, #64]	@ 0x40
  hjpeg->State = HAL_JPEG_STATE_READY;
 8006342:	2101      	movs	r1, #1
{
 8006344:	b508      	push	{r3, lr}
  hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006346:	6803      	ldr	r3, [r0, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	f022 0201 	bic.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8006350:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006352:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8006356:	631a      	str	r2, [r3, #48]	@ 0x30
  hjpeg->State = HAL_JPEG_STATE_READY;
 8006358:	f880 104d 	strb.w	r1, [r0, #77]	@ 0x4d
  hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 800635c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800635e:	f043 0304 	orr.w	r3, r3, #4
 8006362:	6503      	str	r3, [r0, #80]	@ 0x50
  HAL_JPEG_ErrorCallback(hjpeg);
 8006364:	f7fc f8a4 	bl	80024b0 <HAL_JPEG_ErrorCallback>
}
 8006368:	bd08      	pop	{r3, pc}
 800636a:	bf00      	nop

0800636c <JPEG_MDMAInCpltCallback>:
{
 800636c:	b530      	push	{r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800636e:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 8006370:	f248 010c 	movw	r1, #32780	@ 0x800c
{
 8006374:	b083      	sub	sp, #12
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8006376:	6822      	ldr	r2, [r4, #0]
 8006378:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800637a:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 800637e:	6313      	str	r3, [r2, #48]	@ 0x30
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) == JPEG_CONTEXT_DMA)
 8006380:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006382:	400b      	ands	r3, r1
 8006384:	2b0c      	cmp	r3, #12
 8006386:	d001      	beq.n	800638c <JPEG_MDMAInCpltCallback+0x20>
}
 8006388:	b003      	add	sp, #12
 800638a:	bd30      	pop	{r4, r5, pc}
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800638c:	6802      	ldr	r2, [r0, #0]
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 800638e:	4620      	mov	r0, r4
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8006390:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006392:	6952      	ldr	r2, [r2, #20]
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 8006394:	6b21      	ldr	r1, [r4, #48]	@ 0x30
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8006396:	f3c2 0210 	ubfx	r2, r2, #0, #17
    inXfrSize = hjpeg->hdmain->Init.BufferTransferLength;
 800639a:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    hjpeg->JpegInCount = hjpeg->InDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 800639c:	1a9b      	subs	r3, r3, r2
 800639e:	6223      	str	r3, [r4, #32]
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 80063a0:	6a21      	ldr	r1, [r4, #32]
 80063a2:	f7fc f853 	bl	800244c <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength >= inXfrSize)
 80063a6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80063a8:	42ab      	cmp	r3, r5
 80063aa:	d311      	bcc.n	80063d0 <JPEG_MDMAInCpltCallback+0x64>
      if (inXfrSize == 0UL)
 80063ac:	b305      	cbz	r5, 80063f0 <JPEG_MDMAInCpltCallback+0x84>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80063ae:	fbb3 f2f5 	udiv	r2, r3, r5
 80063b2:	fb05 3212 	mls	r2, r5, r2, r3
 80063b6:	1a9b      	subs	r3, r3, r2
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 80063b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % inXfrSize);
 80063ba:	62a3      	str	r3, [r4, #40]	@ 0x28
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 80063bc:	04d1      	lsls	r1, r2, #19
 80063be:	d400      	bmi.n	80063c2 <JPEG_MDMAInCpltCallback+0x56>
 80063c0:	b963      	cbnz	r3, 80063dc <JPEG_MDMAInCpltCallback+0x70>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 80063c2:	6822      	ldr	r2, [r4, #0]
 80063c4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80063c6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80063ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80063cc:	b003      	add	sp, #12
 80063ce:	bd30      	pop	{r4, r5, pc}
    else if (hjpeg->InDataLength > 0UL)
 80063d0:	b1cb      	cbz	r3, 8006406 <JPEG_MDMAInCpltCallback+0x9a>
      if ((hjpeg->InDataLength % 4UL) != 0UL)
 80063d2:	0798      	lsls	r0, r3, #30
 80063d4:	d119      	bne.n	800640a <JPEG_MDMAInCpltCallback+0x9e>
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 80063d6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80063d8:	04d2      	lsls	r2, r2, #19
 80063da:	d4f2      	bmi.n	80063c2 <JPEG_MDMAInCpltCallback+0x56>
      if (HAL_MDMA_Start_IT(hjpeg->hdmain, (uint32_t)hjpeg->pJpegInBuffPtr, (uint32_t)&hjpeg->Instance->DIR,
 80063dc:	6822      	ldr	r2, [r4, #0]
 80063de:	2501      	movs	r5, #1
 80063e0:	69a1      	ldr	r1, [r4, #24]
 80063e2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80063e4:	3240      	adds	r2, #64	@ 0x40
 80063e6:	9500      	str	r5, [sp, #0]
 80063e8:	f000 fe54 	bl	8007094 <HAL_MDMA_Start_IT>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	d0e8      	beq.n	80063c2 <JPEG_MDMAInCpltCallback+0x56>
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80063f0:	6d23      	ldr	r3, [r4, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 80063f2:	2206      	movs	r2, #6
        HAL_JPEG_ErrorCallback(hjpeg);
 80063f4:	4620      	mov	r0, r4
        hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 80063f6:	f043 0304 	orr.w	r3, r3, #4
 80063fa:	6523      	str	r3, [r4, #80]	@ 0x50
        hjpeg->State = HAL_JPEG_STATE_ERROR;
 80063fc:	f884 204d 	strb.w	r2, [r4, #77]	@ 0x4d
        HAL_JPEG_ErrorCallback(hjpeg);
 8006400:	f7fc f856 	bl	80024b0 <HAL_JPEG_ErrorCallback>
        return;
 8006404:	e7c0      	b.n	8006388 <JPEG_MDMAInCpltCallback+0x1c>
    if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (hjpeg->InDataLength > 0UL))
 8006406:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006408:	e7db      	b.n	80063c2 <JPEG_MDMAInCpltCallback+0x56>
        hjpeg->InDataLength = ((hjpeg->InDataLength / 4UL) + 1UL) * 4UL;
 800640a:	f023 0303 	bic.w	r3, r3, #3
 800640e:	3304      	adds	r3, #4
 8006410:	e7d2      	b.n	80063b8 <JPEG_MDMAInCpltCallback+0x4c>
 8006412:	bf00      	nop

08006414 <JPEG_DMA_PollResidualData>:
{
 8006414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8006416:	6802      	ldr	r2, [r0, #0]
 8006418:	2610      	movs	r6, #16
{
 800641a:	4604      	mov	r4, r0
    if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 800641c:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 800641e:	f415 5500 	ands.w	r5, r5, #8192	@ 0x2000
 8006422:	d11d      	bne.n	8006460 <JPEG_DMA_PollResidualData+0x4c>
      if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8006424:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8006426:	06df      	lsls	r7, r3, #27
 8006428:	d51a      	bpl.n	8006460 <JPEG_DMA_PollResidualData+0x4c>
        dataOut = hjpeg->Instance->DOR;
 800642a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 800642c:	69e7      	ldr	r7, [r4, #28]
 800642e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8006430:	0a18      	lsrs	r0, r3, #8
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8006432:	0c19      	lsrs	r1, r3, #16
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataOut & 0x000000FFUL);
 8006434:	54bb      	strb	r3, [r7, r2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 8006436:	0e1b      	lsrs	r3, r3, #24
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataOut & 0x0000FF00UL) >> 8);
 8006438:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 800643a:	69e2      	ldr	r2, [r4, #28]
 800643c:	443a      	add	r2, r7
 800643e:	7050      	strb	r0, [r2, #1]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataOut & 0x00FF0000UL) >> 16);
 8006440:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006442:	69e2      	ldr	r2, [r4, #28]
 8006444:	4402      	add	r2, r0
 8006446:	7091      	strb	r1, [r2, #2]
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataOut & 0xFF000000UL) >> 24);
 8006448:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800644a:	69e2      	ldr	r2, [r4, #28]
 800644c:	440a      	add	r2, r1
 800644e:	70d3      	strb	r3, [r2, #3]
        hjpeg->JpegOutCount += 4UL;
 8006450:	6a63      	ldr	r3, [r4, #36]	@ 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8006452:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        hjpeg->JpegOutCount += 4UL;
 8006454:	3304      	adds	r3, #4
 8006456:	6263      	str	r3, [r4, #36]	@ 0x24
        if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8006458:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800645a:	4293      	cmp	r3, r2
 800645c:	d021      	beq.n	80064a2 <JPEG_DMA_PollResidualData+0x8e>
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 800645e:	6822      	ldr	r2, [r4, #0]
  for (count = JPEG_FIFO_SIZE; count > 0UL; count--)
 8006460:	3e01      	subs	r6, #1
 8006462:	d1db      	bne.n	800641c <JPEG_DMA_PollResidualData+0x8>
  tmpContext = hjpeg->Context;
 8006464:	6d61      	ldr	r1, [r4, #84]	@ 0x54
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 8006466:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8006468:	06d8      	lsls	r0, r3, #27
 800646a:	d501      	bpl.n	8006470 <JPEG_DMA_PollResidualData+0x5c>
 800646c:	048b      	lsls	r3, r1, #18
 800646e:	d417      	bmi.n	80064a0 <JPEG_DMA_PollResidualData+0x8c>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006470:	6813      	ldr	r3, [r2, #0]
 8006472:	f023 0301 	bic.w	r3, r3, #1
 8006476:	6013      	str	r3, [r2, #0]
    if (hjpeg->JpegOutCount > 0UL)
 8006478:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800647a:	b9eb      	cbnz	r3, 80064b8 <JPEG_DMA_PollResidualData+0xa4>
    tmpContext = hjpeg->Context;
 800647c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hjpeg);
 800647e:	2000      	movs	r0, #0
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006480:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006482:	2101      	movs	r1, #1
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006484:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8006488:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800648c:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8006490:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006492:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006494:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006496:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800649a:	d00a      	beq.n	80064b2 <JPEG_DMA_PollResidualData+0x9e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 800649c:	f7ff ff4e 	bl	800633c <HAL_JPEG_EncodeCpltCallback>
}
 80064a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80064a2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80064a4:	4620      	mov	r0, r4
 80064a6:	69e1      	ldr	r1, [r4, #28]
 80064a8:	f7fb fff4 	bl	8002494 <HAL_JPEG_DataReadyCallback>
  if ((__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL) || ((tmpContext & JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL))
 80064ac:	6822      	ldr	r2, [r4, #0]
          hjpeg->JpegOutCount = 0;
 80064ae:	6265      	str	r5, [r4, #36]	@ 0x24
 80064b0:	e7d6      	b.n	8006460 <JPEG_DMA_PollResidualData+0x4c>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 80064b2:	f7fb ffff 	bl	80024b4 <HAL_JPEG_DecodeCpltCallback>
}
 80064b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80064b8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80064ba:	4620      	mov	r0, r4
 80064bc:	69e1      	ldr	r1, [r4, #28]
 80064be:	f7fb ffe9 	bl	8002494 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 80064c2:	2300      	movs	r3, #0
 80064c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80064c6:	e7d9      	b.n	800647c <JPEG_DMA_PollResidualData+0x68>

080064c8 <JPEG_MDMAOutCpltCallback>:
{
 80064c8:	b530      	push	{r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 80064ca:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 80064cc:	f248 010c 	movw	r1, #32780	@ 0x800c
{
 80064d0:	b083      	sub	sp, #12
  __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064d6:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 80064da:	631a      	str	r2, [r3, #48]	@ 0x30
  if ((hjpeg->Context & (JPEG_CONTEXT_METHOD_MASK | JPEG_CONTEXT_ENDING_DMA)) ==
 80064dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80064de:	400a      	ands	r2, r1
 80064e0:	2a0c      	cmp	r2, #12
 80064e2:	d001      	beq.n	80064e8 <JPEG_MDMAOutCpltCallback+0x20>
}
 80064e4:	b003      	add	sp, #12
 80064e6:	bd30      	pop	{r4, r5, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) == 0UL)
 80064e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064ea:	0692      	lsls	r2, r2, #26
 80064ec:	d505      	bpl.n	80064fa <JPEG_MDMAOutCpltCallback+0x32>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 80064ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064f0:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80064f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064f6:	b003      	add	sp, #12
 80064f8:	bd30      	pop	{r4, r5, pc}
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80064fa:	6802      	ldr	r2, [r0, #0]
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80064fc:	4620      	mov	r0, r4
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 80064fe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006500:	6952      	ldr	r2, [r2, #20]
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006502:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount = hjpeg->OutDataLength - (hmdma->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8006504:	f3c2 0210 	ubfx	r2, r2, #0, #17
 8006508:	1a9b      	subs	r3, r3, r2
 800650a:	6263      	str	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 800650c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800650e:	f7fb ffc1 	bl	8002494 <HAL_JPEG_DataReadyCallback>
      if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8006512:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006514:	049b      	lsls	r3, r3, #18
 8006516:	d501      	bpl.n	800651c <JPEG_MDMAOutCpltCallback+0x54>
    __HAL_JPEG_ENABLE_IT(hjpeg, JPEG_IT_EOC | JPEG_IT_HPD);
 8006518:	6823      	ldr	r3, [r4, #0]
 800651a:	e7e8      	b.n	80064ee <JPEG_MDMAOutCpltCallback+0x26>
        if (HAL_MDMA_Start_IT(hjpeg->hdmaout, (uint32_t)&hjpeg->Instance->DOR, (uint32_t)hjpeg->pJpegOutBuffPtr,
 800651c:	6821      	ldr	r1, [r4, #0]
 800651e:	2501      	movs	r5, #1
 8006520:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8006522:	69e2      	ldr	r2, [r4, #28]
 8006524:	3144      	adds	r1, #68	@ 0x44
 8006526:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8006528:	9500      	str	r5, [sp, #0]
 800652a:	f000 fdb3 	bl	8007094 <HAL_MDMA_Start_IT>
 800652e:	2800      	cmp	r0, #0
 8006530:	d0f2      	beq.n	8006518 <JPEG_MDMAOutCpltCallback+0x50>
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8006532:	6d23      	ldr	r3, [r4, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 8006534:	2206      	movs	r2, #6
          HAL_JPEG_ErrorCallback(hjpeg);
 8006536:	4620      	mov	r0, r4
          hjpeg->ErrorCode |= HAL_JPEG_ERROR_DMA;
 8006538:	f043 0304 	orr.w	r3, r3, #4
 800653c:	6523      	str	r3, [r4, #80]	@ 0x50
          hjpeg->State = HAL_JPEG_STATE_ERROR;
 800653e:	f884 204d 	strb.w	r2, [r4, #77]	@ 0x4d
          HAL_JPEG_ErrorCallback(hjpeg);
 8006542:	f7fb ffb5 	bl	80024b0 <HAL_JPEG_ErrorCallback>
          return;
 8006546:	e7cd      	b.n	80064e4 <JPEG_MDMAOutCpltCallback+0x1c>

08006548 <JPEG_MDMAOutAbortCallback>:
{
 8006548:	b538      	push	{r3, r4, r5, lr}
  JPEG_HandleTypeDef *hjpeg = (JPEG_HandleTypeDef *)((MDMA_HandleTypeDef *)hmdma)->Parent;
 800654a:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if ((hjpeg->Context & JPEG_CONTEXT_ENDING_DMA) != 0UL)
 800654c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800654e:	041a      	lsls	r2, r3, #16
 8006550:	d400      	bmi.n	8006554 <JPEG_MDMAOutAbortCallback+0xc>
}
 8006552:	bd38      	pop	{r3, r4, r5, pc}
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8006554:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006556:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695b      	ldr	r3, [r3, #20]
 800655c:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8006560:	1ad3      	subs	r3, r2, r3
 8006562:	6263      	str	r3, [r4, #36]	@ 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8006564:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006566:	429a      	cmp	r2, r3
 8006568:	d025      	beq.n	80065b6 <JPEG_MDMAOutAbortCallback+0x6e>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 800656a:	6822      	ldr	r2, [r4, #0]
 800656c:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 800656e:	f015 0510 	ands.w	r5, r5, #16
 8006572:	d118      	bne.n	80065a6 <JPEG_MDMAOutAbortCallback+0x5e>
    if (hjpeg->JpegOutCount > 0UL)
 8006574:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006576:	bb4b      	cbnz	r3, 80065cc <JPEG_MDMAOutAbortCallback+0x84>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006578:	6813      	ldr	r3, [r2, #0]
    __HAL_UNLOCK(hjpeg);
 800657a:	2000      	movs	r0, #0
    hjpeg->State = HAL_JPEG_STATE_READY;
 800657c:	2101      	movs	r1, #1
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800657e:	f023 0301 	bic.w	r3, r3, #1
 8006582:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 8006584:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006586:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006588:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 800658c:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006590:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8006594:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006596:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006598:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 800659a:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800659e:	d012      	beq.n	80065c6 <JPEG_MDMAOutAbortCallback+0x7e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 80065a0:	f7ff fecc 	bl	800633c <HAL_JPEG_EncodeCpltCallback>
}
 80065a4:	bd38      	pop	{r3, r4, r5, pc}
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 80065a6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80065a8:	049b      	lsls	r3, r3, #18
 80065aa:	d4d2      	bmi.n	8006552 <JPEG_MDMAOutAbortCallback+0xa>
    JPEG_DMA_PollResidualData(hjpeg);
 80065ac:	4620      	mov	r0, r4
}
 80065ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    JPEG_DMA_PollResidualData(hjpeg);
 80065b2:	f7ff bf2f 	b.w	8006414 <JPEG_DMA_PollResidualData>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80065b6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80065b8:	4620      	mov	r0, r4
 80065ba:	69e1      	ldr	r1, [r4, #28]
 80065bc:	f7fb ff6a 	bl	8002494 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 80065c0:	2300      	movs	r3, #0
 80065c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80065c4:	e7d1      	b.n	800656a <JPEG_MDMAOutAbortCallback+0x22>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 80065c6:	f7fb ff75 	bl	80024b4 <HAL_JPEG_DecodeCpltCallback>
}
 80065ca:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 80065cc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80065ce:	4620      	mov	r0, r4
 80065d0:	69e1      	ldr	r1, [r4, #28]
 80065d2:	f7fb ff5f 	bl	8002494 <HAL_JPEG_DataReadyCallback>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 80065d6:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount = 0;
 80065d8:	6265      	str	r5, [r4, #36]	@ 0x24
 80065da:	e7cd      	b.n	8006578 <JPEG_MDMAOutAbortCallback+0x30>

080065dc <JPEG_Process>:
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80065dc:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 80065de:	6803      	ldr	r3, [r0, #0]
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80065e0:	f002 0203 	and.w	r2, r2, #3
 80065e4:	2a02      	cmp	r2, #2
{
 80065e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ea:	4604      	mov	r4, r0
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 80065ec:	d01e      	beq.n	800662c <JPEG_Process+0x50>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL)
 80065ee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80065f0:	04d7      	lsls	r7, r2, #19
 80065f2:	d407      	bmi.n	8006604 <JPEG_Process+0x28>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFTF) != 0UL)
 80065f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065f6:	0796      	lsls	r6, r2, #30
 80065f8:	f100 811b 	bmi.w	8006832 <JPEG_Process+0x256>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_IFNFF) != 0UL)
 80065fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065fe:	0750      	lsls	r0, r2, #29
 8006600:	f100 81cc 	bmi.w	800699c <JPEG_Process+0x3c0>
  if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8006604:	6d65      	ldr	r5, [r4, #84]	@ 0x54
 8006606:	f415 5500 	ands.w	r5, r5, #8192	@ 0x2000
 800660a:	d107      	bne.n	800661c <JPEG_Process+0x40>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFTF) != 0UL)
 800660c:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 800660e:	f016 0608 	ands.w	r6, r6, #8
 8006612:	d14a      	bne.n	80066aa <JPEG_Process+0xce>
    else if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) != 0UL)
 8006614:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006616:	06d2      	lsls	r2, r2, #27
 8006618:	f100 81fe 	bmi.w	8006a18 <JPEG_Process+0x43c>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800661c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800661e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8006622:	2a20      	cmp	r2, #32
 8006624:	d019      	beq.n	800665a <JPEG_Process+0x7e>
  return JPEG_PROCESS_ONGOING;
 8006626:	2000      	movs	r0, #0
}
 8006628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 800662c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800662e:	0652      	lsls	r2, r2, #25
 8006630:	d5dd      	bpl.n	80065ee <JPEG_Process+0x12>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8006632:	1d05      	adds	r5, r0, #4
  if ((hjpeg == NULL) || (pInfo == NULL))
 8006634:	4629      	mov	r1, r5
 8006636:	f7ff fc33 	bl	8005ea0 <HAL_JPEG_GetInfo.part.0>
      hjpeg->Conf.ImageQuality = 0;
 800663a:	2300      	movs	r3, #0
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 800663c:	4629      	mov	r1, r5
 800663e:	4620      	mov	r0, r4
      hjpeg->Conf.ImageQuality = 0;
 8006640:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8006642:	f7fb ff01 	bl	8002448 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8006646:	6823      	ldr	r3, [r4, #0]
 8006648:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800664a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800664e:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8006650:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006652:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006656:	639a      	str	r2, [r3, #56]	@ 0x38
 8006658:	e7c9      	b.n	80065ee <JPEG_Process+0x12>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	f022 0201 	bic.w	r2, r2, #1
 8006660:	601a      	str	r2, [r3, #0]
    if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8006662:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006664:	f002 020c 	and.w	r2, r2, #12
 8006668:	2a08      	cmp	r2, #8
 800666a:	f000 8201 	beq.w	8006a70 <JPEG_Process+0x494>
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 800666e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006670:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006674:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hjpeg->JpegOutCount > 0UL)
 8006676:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006678:	2b00      	cmp	r3, #0
 800667a:	f040 81fe 	bne.w	8006a7a <JPEG_Process+0x49e>
    tmpContext = hjpeg->Context;
 800667e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hjpeg);
 8006680:	2000      	movs	r0, #0
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006682:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006684:	2101      	movs	r1, #1
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006686:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 800668a:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 800668e:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8006692:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006694:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006696:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006698:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 800669c:	f000 81e5 	beq.w	8006a6a <JPEG_Process+0x48e>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 80066a0:	f7ff fe4c 	bl	800633c <HAL_JPEG_EncodeCpltCallback>
    return JPEG_PROCESS_DONE;
 80066a4:	2001      	movs	r0, #1
}
 80066a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 80066aa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80066ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066ae:	3220      	adds	r2, #32
 80066b0:	4296      	cmp	r6, r2
 80066b2:	f0c0 8200 	bcc.w	8006ab6 <JPEG_Process+0x4da>
      dataword = hjpeg->Instance->DOR;
 80066b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80066b8:	69e1      	ldr	r1, [r4, #28]
 80066ba:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80066bc:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80066be:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80066c0:	69e2      	ldr	r2, [r4, #28]
 80066c2:	440a      	add	r2, r1
 80066c4:	0a19      	lsrs	r1, r3, #8
 80066c6:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80066c8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80066ca:	69e2      	ldr	r2, [r4, #28]
 80066cc:	440a      	add	r2, r1
 80066ce:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80066d0:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80066d2:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80066d4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80066d6:	69e2      	ldr	r2, [r4, #28]
 80066d8:	440a      	add	r2, r1
 80066da:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 80066dc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 80066de:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 80066e0:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80066e2:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 80066e4:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 80066e6:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80066e8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80066ea:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80066ec:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80066ee:	69e2      	ldr	r2, [r4, #28]
 80066f0:	440a      	add	r2, r1
 80066f2:	0a19      	lsrs	r1, r3, #8
 80066f4:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80066f6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80066f8:	69e2      	ldr	r2, [r4, #28]
 80066fa:	440a      	add	r2, r1
 80066fc:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80066fe:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006700:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006702:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006704:	69e2      	ldr	r2, [r4, #28]
 8006706:	440a      	add	r2, r1
 8006708:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 800670a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800670c:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 800670e:	3304      	adds	r3, #4
 8006710:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8006712:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006714:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006716:	69e1      	ldr	r1, [r4, #28]
 8006718:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 800671a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800671c:	69e2      	ldr	r2, [r4, #28]
 800671e:	440a      	add	r2, r1
 8006720:	0a19      	lsrs	r1, r3, #8
 8006722:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006724:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006726:	69e2      	ldr	r2, [r4, #28]
 8006728:	440a      	add	r2, r1
 800672a:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800672c:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800672e:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006730:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006732:	69e2      	ldr	r2, [r4, #28]
 8006734:	440a      	add	r2, r1
 8006736:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8006738:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800673a:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 800673c:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800673e:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 8006740:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8006742:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006744:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006746:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8006748:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800674a:	69e2      	ldr	r2, [r4, #28]
 800674c:	440a      	add	r2, r1
 800674e:	0a19      	lsrs	r1, r3, #8
 8006750:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006752:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006754:	69e2      	ldr	r2, [r4, #28]
 8006756:	440a      	add	r2, r1
 8006758:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800675a:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800675c:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800675e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006760:	69e2      	ldr	r2, [r4, #28]
 8006762:	440a      	add	r2, r1
 8006764:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8006766:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8006768:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 800676a:	3304      	adds	r3, #4
 800676c:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800676e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006770:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006772:	69e1      	ldr	r1, [r4, #28]
 8006774:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8006776:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006778:	69e2      	ldr	r2, [r4, #28]
 800677a:	440a      	add	r2, r1
 800677c:	0a19      	lsrs	r1, r3, #8
 800677e:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006780:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006782:	69e2      	ldr	r2, [r4, #28]
 8006784:	440a      	add	r2, r1
 8006786:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006788:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800678a:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 800678c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800678e:	69e2      	ldr	r2, [r4, #28]
 8006790:	440a      	add	r2, r1
 8006792:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8006794:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8006796:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 8006798:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 800679a:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 800679c:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 800679e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80067a0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80067a2:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80067a4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067a6:	69e2      	ldr	r2, [r4, #28]
 80067a8:	440a      	add	r2, r1
 80067aa:	0a19      	lsrs	r1, r3, #8
 80067ac:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80067ae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067b0:	69e2      	ldr	r2, [r4, #28]
 80067b2:	440a      	add	r2, r1
 80067b4:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80067b6:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80067b8:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80067ba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067bc:	69e2      	ldr	r2, [r4, #28]
 80067be:	440a      	add	r2, r1
 80067c0:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 80067c2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 80067c4:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 80067c6:	3304      	adds	r3, #4
 80067c8:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 80067ca:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80067cc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80067ce:	69e1      	ldr	r1, [r4, #28]
 80067d0:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 80067d2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067d4:	69e2      	ldr	r2, [r4, #28]
 80067d6:	440a      	add	r2, r1
 80067d8:	0a19      	lsrs	r1, r3, #8
 80067da:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80067dc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067de:	69e2      	ldr	r2, [r4, #28]
 80067e0:	440a      	add	r2, r1
 80067e2:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80067e4:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 80067e6:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 80067e8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80067ea:	69e2      	ldr	r2, [r4, #28]
 80067ec:	440a      	add	r2, r1
 80067ee:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 80067f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 80067f2:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount += 4UL;
 80067f4:	3304      	adds	r3, #4
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80067f6:	69e1      	ldr	r1, [r4, #28]
      hjpeg->JpegOutCount += 4UL;
 80067f8:	6263      	str	r3, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 80067fa:	6c53      	ldr	r3, [r2, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 80067fc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80067fe:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8006800:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006802:	69e2      	ldr	r2, [r4, #28]
 8006804:	440a      	add	r2, r1
 8006806:	0a19      	lsrs	r1, r3, #8
 8006808:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 800680a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800680c:	69e2      	ldr	r2, [r4, #28]
 800680e:	440a      	add	r2, r1
 8006810:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006812:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006814:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006816:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006818:	69e2      	ldr	r2, [r4, #28]
 800681a:	440a      	add	r2, r1
 800681c:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 800681e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006820:	3304      	adds	r3, #4
 8006822:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006824:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006826:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006828:	429a      	cmp	r2, r3
 800682a:	f000 8258 	beq.w	8006cde <JPEG_Process+0x702>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	e6f4      	b.n	800661c <JPEG_Process+0x40>
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 8006832:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8006834:	2a00      	cmp	r2, #0
 8006836:	f000 8128 	beq.w	8006a8a <JPEG_Process+0x4ae>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 800683a:	6a21      	ldr	r1, [r4, #32]
 800683c:	428a      	cmp	r2, r1
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 800683e:	6a21      	ldr	r1, [r4, #32]
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 8006840:	f240 81b9 	bls.w	8006bb6 <JPEG_Process+0x5da>
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8006844:	1a52      	subs	r2, r2, r1
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8006846:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8006848:	04cd      	lsls	r5, r1, #19
 800684a:	f53f aedb 	bmi.w	8006604 <JPEG_Process+0x28>
 800684e:	2a00      	cmp	r2, #0
 8006850:	f43f aed8 	beq.w	8006604 <JPEG_Process+0x28>
    if (nb_words >= nbRequestWords)
 8006854:	2a1f      	cmp	r2, #31
    nb_words = nb_bytes / 4UL;
 8006856:	ea4f 0092 	mov.w	r0, r2, lsr #2
    if (nb_words >= nbRequestWords)
 800685a:	f200 8248 	bhi.w	8006cee <JPEG_Process+0x712>
      if (nb_words > 0UL)
 800685e:	2a03      	cmp	r2, #3
 8006860:	f240 82c0 	bls.w	8006de4 <JPEG_Process+0x808>
          input_count = hjpeg->JpegInCount;
 8006864:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8006866:	2801      	cmp	r0, #1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006868:	69a2      	ldr	r2, [r4, #24]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800686a:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800686e:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006870:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006872:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006874:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006878:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800687a:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 800687e:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006882:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006886:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8006888:	6a21      	ldr	r1, [r4, #32]
 800688a:	f101 0104 	add.w	r1, r1, #4
 800688e:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8006890:	f43f aeb8 	beq.w	8006604 <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 8006894:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8006896:	2802      	cmp	r0, #2
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006898:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800689c:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800689e:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068a0:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068a2:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80068a6:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068a8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80068ac:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068b0:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80068b4:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 80068b6:	6a21      	ldr	r1, [r4, #32]
 80068b8:	f101 0104 	add.w	r1, r1, #4
 80068bc:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80068be:	f43f aea1 	beq.w	8006604 <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 80068c2:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80068c4:	2803      	cmp	r0, #3
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068c6:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80068ca:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068cc:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068ce:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068d0:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 80068d4:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068d6:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80068da:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068de:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80068e2:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 80068e4:	6a21      	ldr	r1, [r4, #32]
 80068e6:	f101 0104 	add.w	r1, r1, #4
 80068ea:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80068ec:	f43f ae8a 	beq.w	8006604 <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 80068f0:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 80068f2:	2804      	cmp	r0, #4
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068f4:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80068f8:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068fa:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 80068fc:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 80068fe:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006902:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006904:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8006908:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800690c:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006910:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8006912:	6a21      	ldr	r1, [r4, #32]
 8006914:	f101 0104 	add.w	r1, r1, #4
 8006918:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 800691a:	f43f ae73 	beq.w	8006604 <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 800691e:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8006920:	2805      	cmp	r0, #5
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006922:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006926:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006928:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800692a:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800692c:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006930:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006932:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8006936:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800693a:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800693e:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 8006940:	6a21      	ldr	r1, [r4, #32]
 8006942:	f101 0104 	add.w	r1, r1, #4
 8006946:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8006948:	f43f ae5c 	beq.w	8006604 <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 800694c:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 800694e:	2807      	cmp	r0, #7
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006950:	eb02 0501 	add.w	r5, r2, r1
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006954:	5c56      	ldrb	r6, [r2, r1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006956:	78a9      	ldrb	r1, [r5, #2]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006958:	786f      	ldrb	r7, [r5, #1]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800695a:	ea4f 4101 	mov.w	r1, r1, lsl #16
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 800695e:	78ed      	ldrb	r5, [r5, #3]
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006960:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8006964:	ea41 0106 	orr.w	r1, r1, r6
                                  (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006968:	ea41 6105 	orr.w	r1, r1, r5, lsl #24
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800696c:	6419      	str	r1, [r3, #64]	@ 0x40
          hjpeg->JpegInCount += 4UL;
 800696e:	6a21      	ldr	r1, [r4, #32]
 8006970:	f101 0104 	add.w	r1, r1, #4
 8006974:	6221      	str	r1, [r4, #32]
        for (index = 0; index < nb_words; index++)
 8006976:	f47f ae45 	bne.w	8006604 <JPEG_Process+0x28>
          input_count = hjpeg->JpegInCount;
 800697a:	6a20      	ldr	r0, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 800697c:	1881      	adds	r1, r0, r2
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 800697e:	5c85      	ldrb	r5, [r0, r2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006980:	788a      	ldrb	r2, [r1, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006982:	78c8      	ldrb	r0, [r1, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006984:	0412      	lsls	r2, r2, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006986:	7849      	ldrb	r1, [r1, #1]
 8006988:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800698c:	432a      	orrs	r2, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 800698e:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006992:	641a      	str	r2, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006994:	6a22      	ldr	r2, [r4, #32]
 8006996:	3204      	adds	r2, #4
 8006998:	6222      	str	r2, [r4, #32]
      for (index = 0; index < nbRequestWords; index++)
 800699a:	e633      	b.n	8006604 <JPEG_Process+0x28>
  if ((hjpeg->InDataLength == 0UL) || (nbRequestWords == 0UL))
 800699c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800699e:	2a00      	cmp	r2, #0
 80069a0:	d073      	beq.n	8006a8a <JPEG_Process+0x4ae>
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 80069a2:	6a21      	ldr	r1, [r4, #32]
 80069a4:	428a      	cmp	r2, r1
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 80069a6:	6a21      	ldr	r1, [r4, #32]
  else if (hjpeg->InDataLength > hjpeg->JpegInCount)
 80069a8:	f200 8182 	bhi.w	8006cb0 <JPEG_Process+0x6d4>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 80069ac:	428a      	cmp	r2, r1
 80069ae:	f040 8104 	bne.w	8006bba <JPEG_Process+0x5de>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 80069b2:	6a21      	ldr	r1, [r4, #32]
 80069b4:	4620      	mov	r0, r4
 80069b6:	f7fb fd49 	bl	800244c <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 80069ba:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80069bc:	2a04      	cmp	r2, #4
 80069be:	d902      	bls.n	80069c6 <JPEG_Process+0x3ea>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 80069c0:	f022 0203 	bic.w	r2, r2, #3
 80069c4:	62a2      	str	r2, [r4, #40]	@ 0x28
    hjpeg->JpegInCount = 0;
 80069c6:	2100      	movs	r1, #0
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80069c8:	6823      	ldr	r3, [r4, #0]
    hjpeg->JpegInCount = 0;
 80069ca:	6221      	str	r1, [r4, #32]
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 80069cc:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80069ce:	04c9      	lsls	r1, r1, #19
 80069d0:	f53f ae18 	bmi.w	8006604 <JPEG_Process+0x28>
 80069d4:	2a00      	cmp	r2, #0
 80069d6:	f43f ae15 	beq.w	8006604 <JPEG_Process+0x28>
    if (nb_words >= nbRequestWords)
 80069da:	0891      	lsrs	r1, r2, #2
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 80069dc:	69a0      	ldr	r0, [r4, #24]
    if (nb_words >= nbRequestWords)
 80069de:	f040 8177 	bne.w	8006cd0 <JPEG_Process+0x6f4>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 80069e2:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 80069e4:	2a01      	cmp	r2, #1
          hjpeg->JpegInCount++;
 80069e6:	6a25      	ldr	r5, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 80069e8:	5c41      	ldrb	r1, [r0, r1]
          hjpeg->JpegInCount++;
 80069ea:	f105 0501 	add.w	r5, r5, #1
 80069ee:	6225      	str	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 80069f0:	d010      	beq.n	8006a14 <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 80069f2:	6a25      	ldr	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 80069f4:	2a03      	cmp	r2, #3
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 80069f6:	5d45      	ldrb	r5, [r0, r5]
 80069f8:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
          hjpeg->JpegInCount++;
 80069fc:	6a25      	ldr	r5, [r4, #32]
 80069fe:	f105 0501 	add.w	r5, r5, #1
 8006a02:	6225      	str	r5, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8006a04:	d106      	bne.n	8006a14 <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006a06:	6a22      	ldr	r2, [r4, #32]
 8006a08:	5c80      	ldrb	r0, [r0, r2]
          hjpeg->JpegInCount++;
 8006a0a:	6a22      	ldr	r2, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006a0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
          hjpeg->JpegInCount++;
 8006a10:	3201      	adds	r2, #1
 8006a12:	6222      	str	r2, [r4, #32]
        hjpeg->Instance->DIR = dataword;
 8006a14:	6419      	str	r1, [r3, #64]	@ 0x40
 8006a16:	e5f5      	b.n	8006604 <JPEG_Process+0x28>
  if (hjpeg->OutDataLength >= (hjpeg->JpegOutCount + (nbOutputWords * 4UL)))
 8006a18:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006a1a:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8006a1c:	3204      	adds	r2, #4
 8006a1e:	4295      	cmp	r5, r2
 8006a20:	f0c0 80cd 	bcc.w	8006bbe <JPEG_Process+0x5e2>
      dataword = hjpeg->Instance->DOR;
 8006a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006a26:	69e1      	ldr	r1, [r4, #28]
 8006a28:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006a2a:	548b      	strb	r3, [r1, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8006a2c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006a2e:	69e2      	ldr	r2, [r4, #28]
 8006a30:	440a      	add	r2, r1
 8006a32:	0a19      	lsrs	r1, r3, #8
 8006a34:	7051      	strb	r1, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006a36:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006a38:	69e2      	ldr	r2, [r4, #28]
 8006a3a:	440a      	add	r2, r1
 8006a3c:	0c19      	lsrs	r1, r3, #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006a3e:	0e1b      	lsrs	r3, r3, #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006a40:	7091      	strb	r1, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006a42:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006a44:	69e2      	ldr	r2, [r4, #28]
 8006a46:	440a      	add	r2, r1
 8006a48:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8006a4a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006a4c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      hjpeg->JpegOutCount += 4UL;
 8006a4e:	3304      	adds	r3, #4
 8006a50:	6263      	str	r3, [r4, #36]	@ 0x24
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006a52:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006a54:	429a      	cmp	r2, r3
 8006a56:	f47f aeea 	bne.w	800682e <JPEG_Process+0x252>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006a5a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006a5c:	4620      	mov	r0, r4
 8006a5e:	69e1      	ldr	r1, [r4, #28]
 8006a60:	f7fb fd18 	bl	8002494 <HAL_JPEG_DataReadyCallback>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8006a64:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8006a66:	6266      	str	r6, [r4, #36]	@ 0x24
 8006a68:	e5d8      	b.n	800661c <JPEG_Process+0x40>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8006a6a:	f7fb fd23 	bl	80024b4 <HAL_JPEG_DecodeCpltCallback>
 8006a6e:	e619      	b.n	80066a4 <JPEG_Process+0xc8>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8006a70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a72:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8006a76:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a78:	e5f9      	b.n	800666e <JPEG_Process+0x92>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006a7a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	69e1      	ldr	r1, [r4, #28]
 8006a80:	f7fb fd08 	bl	8002494 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8006a84:	2300      	movs	r3, #0
 8006a86:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a88:	e5f9      	b.n	800667e <JPEG_Process+0xa2>
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8006a8a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a8c:	f002 020c 	and.w	r2, r2, #12
 8006a90:	2a0c      	cmp	r2, #12
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8006a92:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8006a94:	f000 811e 	beq.w	8006cd4 <JPEG_Process+0x6f8>
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8006a98:	f002 020c 	and.w	r2, r2, #12
 8006a9c:	2a08      	cmp	r2, #8
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8006a9e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8006aa0:	f47f adb0 	bne.w	8006604 <JPEG_Process+0x28>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8006aa4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006aa8:	6562      	str	r2, [r4, #84]	@ 0x54
    __HAL_JPEG_DISABLE_IT(hjpeg, mask);
 8006aaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006aac:	f022 0206 	bic.w	r2, r2, #6
 8006ab0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8006ab2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ab4:	e5a6      	b.n	8006604 <JPEG_Process+0x28>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 8006ab6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006ab8:	4296      	cmp	r6, r2
 8006aba:	f67f adaf 	bls.w	800661c <JPEG_Process+0x40>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 8006abe:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006ac0:	1a30      	subs	r0, r6, r0
    for (index = 0; index < nb_words; index++)
 8006ac2:	0880      	lsrs	r0, r0, #2
 8006ac4:	d020      	beq.n	8006b08 <JPEG_Process+0x52c>
 8006ac6:	4629      	mov	r1, r5
 8006ac8:	e000      	b.n	8006acc <JPEG_Process+0x4f0>
      dataword = hjpeg->Instance->DOR;
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    for (index = 0; index < nb_words; index++)
 8006ace:	3101      	adds	r1, #1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006ad0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006ad2:	69e6      	ldr	r6, [r4, #28]
    for (index = 0; index < nb_words; index++)
 8006ad4:	4288      	cmp	r0, r1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006ad6:	54b3      	strb	r3, [r6, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8006ad8:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8006ada:	69e2      	ldr	r2, [r4, #28]
 8006adc:	4432      	add	r2, r6
 8006ade:	ea4f 2613 	mov.w	r6, r3, lsr #8
 8006ae2:	7056      	strb	r6, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006ae4:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8006ae6:	69e2      	ldr	r2, [r4, #28]
 8006ae8:	4432      	add	r2, r6
 8006aea:	ea4f 4613 	mov.w	r6, r3, lsr #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006aee:	ea4f 6313 	mov.w	r3, r3, lsr #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006af2:	7096      	strb	r6, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006af4:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 8006af6:	69e2      	ldr	r2, [r4, #28]
 8006af8:	4432      	add	r2, r6
 8006afa:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8006afc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006afe:	f103 0304 	add.w	r3, r3, #4
 8006b02:	6263      	str	r3, [r4, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 8006b04:	d1e1      	bne.n	8006aca <JPEG_Process+0x4ee>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006b06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b08:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006b0a:	69e1      	ldr	r1, [r4, #28]
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006b0c:	429e      	cmp	r6, r3
 8006b0e:	f000 8161 	beq.w	8006dd4 <JPEG_Process+0x7f8>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 8006b12:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8006b16:	6823      	ldr	r3, [r4, #0]
      for (index = 0; index < nb_bytes; index++)
 8006b18:	ebb6 0008 	subs.w	r0, r6, r8
      dataword = hjpeg->Instance->DOR;
 8006b1c:	6c5f      	ldr	r7, [r3, #68]	@ 0x44
      for (index = 0; index < nb_bytes; index++)
 8006b1e:	d00e      	beq.n	8006b3e <JPEG_Process+0x562>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8006b20:	f005 0303 	and.w	r3, r5, #3
 8006b24:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8006b26:	3501      	adds	r5, #1
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8006b28:	00db      	lsls	r3, r3, #3
      for (index = 0; index < nb_bytes; index++)
 8006b2a:	42a8      	cmp	r0, r5
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8006b2c:	fa27 f303 	lsr.w	r3, r7, r3
 8006b30:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 8006b32:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006b34:	69e1      	ldr	r1, [r4, #28]
 8006b36:	f103 0301 	add.w	r3, r3, #1
 8006b3a:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8006b3c:	d1f0      	bne.n	8006b20 <JPEG_Process+0x544>
      nb_bytes = 4UL - nb_bytes;
 8006b3e:	f108 0804 	add.w	r8, r8, #4
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006b42:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006b44:	4620      	mov	r0, r4
      nb_bytes = 4UL - nb_bytes;
 8006b46:	eba8 0606 	sub.w	r6, r8, r6
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006b4a:	f7fb fca3 	bl	8002494 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8006b4e:	2200      	movs	r2, #0
      for (index = nb_bytes; index < 4UL; index++)
 8006b50:	2e03      	cmp	r6, #3
      hjpeg->JpegOutCount = 0;
 8006b52:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006b54:	f63f ae6b 	bhi.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006b58:	ea4f 02c6 	mov.w	r2, r6, lsl #3
 8006b5c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006b5e:	69e0      	ldr	r0, [r4, #28]
 8006b60:	fa27 f502 	lsr.w	r5, r7, r2
 8006b64:	5445      	strb	r5, [r0, r1]
        hjpeg->JpegOutCount++;
 8006b66:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006b68:	f101 0101 	add.w	r1, r1, #1
 8006b6c:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006b6e:	f43f ae5e 	beq.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006b72:	f102 0108 	add.w	r1, r2, #8
 8006b76:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006b78:	69e5      	ldr	r5, [r4, #28]
      for (index = nb_bytes; index < 4UL; index++)
 8006b7a:	2e02      	cmp	r6, #2
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006b7c:	fa27 f101 	lsr.w	r1, r7, r1
 8006b80:	5429      	strb	r1, [r5, r0]
        hjpeg->JpegOutCount++;
 8006b82:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006b84:	f101 0101 	add.w	r1, r1, #1
 8006b88:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006b8a:	f43f ae50 	beq.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006b8e:	3210      	adds	r2, #16
 8006b90:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006b92:	69e0      	ldr	r0, [r4, #28]
 8006b94:	fa27 f202 	lsr.w	r2, r7, r2
 8006b98:	5442      	strb	r2, [r0, r1]
        hjpeg->JpegOutCount++;
 8006b9a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006b9c:	3201      	adds	r2, #1
 8006b9e:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006ba0:	2e00      	cmp	r6, #0
 8006ba2:	f47f ae44 	bne.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006ba6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006ba8:	0e3f      	lsrs	r7, r7, #24
 8006baa:	69e2      	ldr	r2, [r4, #28]
 8006bac:	54d7      	strb	r7, [r2, r3]
        hjpeg->JpegOutCount++;
 8006bae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006bb4:	e63b      	b.n	800682e <JPEG_Process+0x252>
  else if (hjpeg->InDataLength == hjpeg->JpegInCount)
 8006bb6:	428a      	cmp	r2, r1
 8006bb8:	d07c      	beq.n	8006cb4 <JPEG_Process+0x6d8>
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8006bba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006bbc:	e522      	b.n	8006604 <JPEG_Process+0x28>
  else if (hjpeg->OutDataLength > hjpeg->JpegOutCount)
 8006bbe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006bc0:	4295      	cmp	r5, r2
 8006bc2:	f67f ad2b 	bls.w	800661c <JPEG_Process+0x40>
    nb_words = (hjpeg->OutDataLength - hjpeg->JpegOutCount) / 4UL;
 8006bc6:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006bc8:	1a28      	subs	r0, r5, r0
    for (index = 0; index < nb_words; index++)
 8006bca:	0880      	lsrs	r0, r0, #2
 8006bcc:	d020      	beq.n	8006c10 <JPEG_Process+0x634>
 8006bce:	4631      	mov	r1, r6
 8006bd0:	e000      	b.n	8006bd4 <JPEG_Process+0x5f8>
      dataword = hjpeg->Instance->DOR;
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    for (index = 0; index < nb_words; index++)
 8006bd6:	3101      	adds	r1, #1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006bd8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006bda:	69e5      	ldr	r5, [r4, #28]
    for (index = 0; index < nb_words; index++)
 8006bdc:	4288      	cmp	r0, r1
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)(dataword & 0x000000FFUL);
 8006bde:	54ab      	strb	r3, [r5, r2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 1UL] = (uint8_t)((dataword & 0x0000FF00UL) >> 8);
 8006be0:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006be2:	69e2      	ldr	r2, [r4, #28]
 8006be4:	442a      	add	r2, r5
 8006be6:	ea4f 2513 	mov.w	r5, r3, lsr #8
 8006bea:	7055      	strb	r5, [r2, #1]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006bec:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006bee:	69e2      	ldr	r2, [r4, #28]
 8006bf0:	442a      	add	r2, r5
 8006bf2:	ea4f 4513 	mov.w	r5, r3, lsr #16
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006bf6:	ea4f 6313 	mov.w	r3, r3, lsr #24
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 2UL] = (uint8_t)((dataword & 0x00FF0000UL) >> 16);
 8006bfa:	7095      	strb	r5, [r2, #2]
      hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount + 3UL] = (uint8_t)((dataword & 0xFF000000UL) >> 24);
 8006bfc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006bfe:	69e2      	ldr	r2, [r4, #28]
 8006c00:	442a      	add	r2, r5
 8006c02:	70d3      	strb	r3, [r2, #3]
      hjpeg->JpegOutCount += 4UL;
 8006c04:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006c06:	f103 0304 	add.w	r3, r3, #4
 8006c0a:	6263      	str	r3, [r4, #36]	@ 0x24
    for (index = 0; index < nb_words; index++)
 8006c0c:	d1e1      	bne.n	8006bd2 <JPEG_Process+0x5f6>
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006c0e:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8006c10:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006c12:	69e1      	ldr	r1, [r4, #28]
    if (hjpeg->OutDataLength == hjpeg->JpegOutCount)
 8006c14:	429d      	cmp	r5, r3
 8006c16:	f000 80dd 	beq.w	8006dd4 <JPEG_Process+0x7f8>
      nb_bytes = hjpeg->OutDataLength - hjpeg->JpegOutCount;
 8006c1a:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
      dataword = hjpeg->Instance->DOR;
 8006c1e:	6823      	ldr	r3, [r4, #0]
      for (index = 0; index < nb_bytes; index++)
 8006c20:	ebb5 0008 	subs.w	r0, r5, r8
      dataword = hjpeg->Instance->DOR;
 8006c24:	6c5f      	ldr	r7, [r3, #68]	@ 0x44
      for (index = 0; index < nb_bytes; index++)
 8006c26:	d00e      	beq.n	8006c46 <JPEG_Process+0x66a>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8006c28:	f006 0303 	and.w	r3, r6, #3
 8006c2c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8006c2e:	3601      	adds	r6, #1
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8006c30:	00db      	lsls	r3, r3, #3
      for (index = 0; index < nb_bytes; index++)
 8006c32:	42b0      	cmp	r0, r6
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * (index & 0x3UL))) & 0xFFUL);
 8006c34:	fa27 f303 	lsr.w	r3, r7, r3
 8006c38:	548b      	strb	r3, [r1, r2]
        hjpeg->JpegOutCount++;
 8006c3a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006c3c:	69e1      	ldr	r1, [r4, #28]
 8006c3e:	f103 0301 	add.w	r3, r3, #1
 8006c42:	6263      	str	r3, [r4, #36]	@ 0x24
      for (index = 0; index < nb_bytes; index++)
 8006c44:	d1f0      	bne.n	8006c28 <JPEG_Process+0x64c>
      nb_bytes = 4UL - nb_bytes;
 8006c46:	f108 0804 	add.w	r8, r8, #4
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006c4a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f7fb fc21 	bl	8002494 <HAL_JPEG_DataReadyCallback>
      nb_bytes = 4UL - nb_bytes;
 8006c52:	eba8 0305 	sub.w	r3, r8, r5
      hjpeg->JpegOutCount = 0;
 8006c56:	2200      	movs	r2, #0
      for (index = nb_bytes; index < 4UL; index++)
 8006c58:	2b03      	cmp	r3, #3
      hjpeg->JpegOutCount = 0;
 8006c5a:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006c5c:	f63f ade7 	bhi.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006c60:	ea4f 02c3 	mov.w	r2, r3, lsl #3
 8006c64:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006c66:	69e0      	ldr	r0, [r4, #28]
 8006c68:	fa27 f502 	lsr.w	r5, r7, r2
 8006c6c:	5445      	strb	r5, [r0, r1]
        hjpeg->JpegOutCount++;
 8006c6e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006c70:	f101 0101 	add.w	r1, r1, #1
 8006c74:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006c76:	f43f adda 	beq.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006c7a:	f102 0108 	add.w	r1, r2, #8
 8006c7e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006c80:	69e5      	ldr	r5, [r4, #28]
      for (index = nb_bytes; index < 4UL; index++)
 8006c82:	2b02      	cmp	r3, #2
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006c84:	fa27 f101 	lsr.w	r1, r7, r1
 8006c88:	5429      	strb	r1, [r5, r0]
        hjpeg->JpegOutCount++;
 8006c8a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006c8c:	f101 0101 	add.w	r1, r1, #1
 8006c90:	6261      	str	r1, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006c92:	f43f adcc 	beq.w	800682e <JPEG_Process+0x252>
        hjpeg->pJpegOutBuffPtr[hjpeg->JpegOutCount] = (uint8_t)((dataword >> (8UL * index)) & 0xFFUL);
 8006c96:	3210      	adds	r2, #16
 8006c98:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8006c9a:	69e0      	ldr	r0, [r4, #28]
 8006c9c:	fa27 f202 	lsr.w	r2, r7, r2
 8006ca0:	5442      	strb	r2, [r0, r1]
        hjpeg->JpegOutCount++;
 8006ca2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006ca4:	3201      	adds	r2, #1
 8006ca6:	6262      	str	r2, [r4, #36]	@ 0x24
      for (index = nb_bytes; index < 4UL; index++)
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	f43f af7c 	beq.w	8006ba6 <JPEG_Process+0x5ca>
 8006cae:	e5be      	b.n	800682e <JPEG_Process+0x252>
    nb_bytes = hjpeg->InDataLength - hjpeg->JpegInCount;
 8006cb0:	1a52      	subs	r2, r2, r1
 8006cb2:	e68b      	b.n	80069cc <JPEG_Process+0x3f0>
    HAL_JPEG_GetDataCallback(hjpeg, hjpeg->JpegInCount);
 8006cb4:	6a21      	ldr	r1, [r4, #32]
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f7fb fbc8 	bl	800244c <HAL_JPEG_GetDataCallback>
    if (hjpeg->InDataLength > 4UL)
 8006cbc:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8006cbe:	2a04      	cmp	r2, #4
 8006cc0:	d902      	bls.n	8006cc8 <JPEG_Process+0x6ec>
      hjpeg->InDataLength = hjpeg->InDataLength - (hjpeg->InDataLength % 4UL);
 8006cc2:	f022 0203 	bic.w	r2, r2, #3
 8006cc6:	62a2      	str	r2, [r4, #40]	@ 0x28
    hjpeg->JpegInCount = 0;
 8006cc8:	2100      	movs	r1, #0
          hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006cca:	6823      	ldr	r3, [r4, #0]
    hjpeg->JpegInCount = 0;
 8006ccc:	6221      	str	r1, [r4, #32]
    nb_bytes = hjpeg->InDataLength;
 8006cce:	e5ba      	b.n	8006846 <JPEG_Process+0x26a>
        input_count = hjpeg->JpegInCount;
 8006cd0:	6a22      	ldr	r2, [r4, #32]
 8006cd2:	e653      	b.n	800697c <JPEG_Process+0x3a0>
      hjpeg->Context |= JPEG_CONTEXT_PAUSE_INPUT;
 8006cd4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006cd8:	6562      	str	r2, [r4, #84]	@ 0x54
  if (((hjpeg->Context &  JPEG_CONTEXT_PAUSE_INPUT) == 0UL) && (nb_bytes > 0UL))
 8006cda:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006cdc:	e492      	b.n	8006604 <JPEG_Process+0x28>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006cde:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	69e1      	ldr	r1, [r4, #28]
 8006ce4:	f7fb fbd6 	bl	8002494 <HAL_JPEG_DataReadyCallback>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8006ce8:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8006cea:	6265      	str	r5, [r4, #36]	@ 0x24
 8006cec:	e496      	b.n	800661c <JPEG_Process+0x40>
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006cee:	69a2      	ldr	r2, [r4, #24]
        input_count = hjpeg->JpegInCount;
 8006cf0:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006cf2:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006cf4:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006cf6:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006cf8:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006cfa:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006cfc:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006cfe:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006d02:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d04:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d08:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006d0a:	6a21      	ldr	r1, [r4, #32]
 8006d0c:	3104      	adds	r1, #4
 8006d0e:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006d10:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d12:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d14:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d16:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d18:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d1a:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006d1c:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d1e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006d22:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d24:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d28:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006d2a:	6a21      	ldr	r1, [r4, #32]
 8006d2c:	3104      	adds	r1, #4
 8006d2e:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006d30:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d32:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d34:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d36:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d38:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d3a:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006d3c:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d3e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006d42:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d44:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d48:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006d4a:	6a21      	ldr	r1, [r4, #32]
 8006d4c:	3104      	adds	r1, #4
 8006d4e:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006d50:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d52:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d54:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d56:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d58:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d5a:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006d5c:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d5e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006d62:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d64:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d68:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006d6a:	6a21      	ldr	r1, [r4, #32]
 8006d6c:	3104      	adds	r1, #4
 8006d6e:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006d70:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d72:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d74:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d76:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d78:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d7a:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006d7c:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d7e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006d82:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d84:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d88:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006d8a:	6a21      	ldr	r1, [r4, #32]
 8006d8c:	3104      	adds	r1, #4
 8006d8e:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006d90:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d92:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006d94:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d96:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d98:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006d9a:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006d9c:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006d9e:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006da2:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006da4:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006da8:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006daa:	6a21      	ldr	r1, [r4, #32]
 8006dac:	3104      	adds	r1, #4
 8006dae:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006db0:	6a21      	ldr	r1, [r4, #32]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006db2:	1850      	adds	r0, r2, r1
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006db4:	5c55      	ldrb	r5, [r2, r1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006db6:	7881      	ldrb	r1, [r0, #2]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006db8:	7846      	ldrb	r6, [r0, #1]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006dba:	0409      	lsls	r1, r1, #16
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 3UL])) << 24));
 8006dbc:	78c0      	ldrb	r0, [r0, #3]
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 1UL])) << 8) | \
 8006dbe:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
 8006dc2:	4329      	orrs	r1, r5
                                (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count + 2UL])) << 16) | \
 8006dc4:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006dc8:	6419      	str	r1, [r3, #64]	@ 0x40
        hjpeg->JpegInCount += 4UL;
 8006dca:	6a21      	ldr	r1, [r4, #32]
 8006dcc:	3104      	adds	r1, #4
 8006dce:	6221      	str	r1, [r4, #32]
        input_count = hjpeg->JpegInCount;
 8006dd0:	6a20      	ldr	r0, [r4, #32]
        hjpeg->Instance->DIR = (((uint32_t)(hjpeg->pJpegInBuffPtr[input_count])) | \
 8006dd2:	e5d3      	b.n	800697c <JPEG_Process+0x3a0>
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006dd4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f7fb fb5c 	bl	8002494 <HAL_JPEG_DataReadyCallback>
      hjpeg->JpegOutCount = 0;
 8006ddc:	2200      	movs	r2, #0
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF | JPEG_FLAG_OFTF | JPEG_FLAG_OFNEF) == JPEG_FLAG_EOCF)
 8006dde:	6823      	ldr	r3, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8006de0:	6262      	str	r2, [r4, #36]	@ 0x24
 8006de2:	e41b      	b.n	800661c <JPEG_Process+0x40>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006de4:	6a21      	ldr	r1, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8006de6:	2a01      	cmp	r2, #1
          hjpeg->JpegInCount++;
 8006de8:	6a20      	ldr	r0, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006dea:	69a5      	ldr	r5, [r4, #24]
          hjpeg->JpegInCount++;
 8006dec:	f100 0001 	add.w	r0, r0, #1
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006df0:	5c69      	ldrb	r1, [r5, r1]
          hjpeg->JpegInCount++;
 8006df2:	6220      	str	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8006df4:	f43f ae0e 	beq.w	8006a14 <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006df8:	6a20      	ldr	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8006dfa:	2a03      	cmp	r2, #3
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006dfc:	5c28      	ldrb	r0, [r5, r0]
 8006dfe:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
          hjpeg->JpegInCount++;
 8006e02:	6a20      	ldr	r0, [r4, #32]
 8006e04:	f100 0001 	add.w	r0, r0, #1
 8006e08:	6220      	str	r0, [r4, #32]
        for (index = 0; index < nb_bytes; index++)
 8006e0a:	f47f ae03 	bne.w	8006a14 <JPEG_Process+0x438>
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006e0e:	6a22      	ldr	r2, [r4, #32]
 8006e10:	5ca8      	ldrb	r0, [r5, r2]
          hjpeg->JpegInCount++;
 8006e12:	6a22      	ldr	r2, [r4, #32]
          dataword |= (uint32_t)hjpeg->pJpegInBuffPtr[hjpeg->JpegInCount] << (8UL * (index & 0x03UL));
 8006e14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
          hjpeg->JpegInCount++;
 8006e18:	3201      	adds	r2, #1
 8006e1a:	6222      	str	r2, [r4, #32]
        hjpeg->Instance->DIR = dataword;
 8006e1c:	e5fa      	b.n	8006a14 <JPEG_Process+0x438>
 8006e1e:	bf00      	nop

08006e20 <HAL_JPEG_IRQHandler>:
{
 8006e20:	b538      	push	{r3, r4, r5, lr}
  switch (hjpeg->State)
 8006e22:	f890 304d 	ldrb.w	r3, [r0, #77]	@ 0x4d
 8006e26:	3b03      	subs	r3, #3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d900      	bls.n	8006e2e <HAL_JPEG_IRQHandler+0xe>
}
 8006e2c:	bd38      	pop	{r3, r4, r5, pc}
      if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_IT)
 8006e2e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006e30:	4604      	mov	r4, r0
 8006e32:	f003 030c 	and.w	r3, r3, #12
 8006e36:	2b08      	cmp	r3, #8
 8006e38:	d050      	beq.n	8006edc <HAL_JPEG_IRQHandler+0xbc>
      else if ((hjpeg->Context & JPEG_CONTEXT_METHOD_MASK) == JPEG_CONTEXT_DMA)
 8006e3a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8006e3c:	f003 030c 	and.w	r3, r3, #12
 8006e40:	2b0c      	cmp	r3, #12
 8006e42:	d1f3      	bne.n	8006e2c <HAL_JPEG_IRQHandler+0xc>
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006e44:	6d42      	ldr	r2, [r0, #84]	@ 0x54
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8006e46:	6803      	ldr	r3, [r0, #0]
  if ((hjpeg->Context & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006e48:	f002 0203 	and.w	r2, r2, #3
 8006e4c:	2a02      	cmp	r2, #2
 8006e4e:	d049      	beq.n	8006ee4 <HAL_JPEG_IRQHandler+0xc4>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_EOCF) != 0UL)
 8006e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e52:	0692      	lsls	r2, r2, #26
 8006e54:	d5ea      	bpl.n	8006e2c <HAL_JPEG_IRQHandler+0xc>
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 8006e56:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 8006e58:	6b20      	ldr	r0, [r4, #48]	@ 0x30
    hjpeg->Context |= JPEG_CONTEXT_ENDING_DMA;
 8006e5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006e5e:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	f022 0201 	bic.w	r2, r2, #1
 8006e66:	601a      	str	r2, [r3, #0]
    __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_INTERRUPT_MASK);
 8006e68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e6a:	f022 027e 	bic.w	r2, r2, #126	@ 0x7e
 8006e6e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_ALL);
 8006e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e72:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8006e76:	639a      	str	r2, [r3, #56]	@ 0x38
    if (hjpeg->hdmain->State == HAL_MDMA_STATE_BUSY)
 8006e78:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	d054      	beq.n	8006f2a <HAL_JPEG_IRQHandler+0x10a>
    if (hjpeg->hdmaout->State == HAL_MDMA_STATE_BUSY)
 8006e80:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8006e82:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d043      	beq.n	8006f12 <HAL_JPEG_IRQHandler+0xf2>
  hjpeg->JpegOutCount = hjpeg->OutDataLength - (hjpeg->hdmaout->Instance->CBNDTR & MDMA_CBNDTR_BNDT);
 8006e8a:	6803      	ldr	r3, [r0, #0]
 8006e8c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8006e8e:	695b      	ldr	r3, [r3, #20]
 8006e90:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8006e94:	1ad3      	subs	r3, r2, r3
 8006e96:	6263      	str	r3, [r4, #36]	@ 0x24
  if (hjpeg->JpegOutCount == hjpeg->OutDataLength)
 8006e98:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d048      	beq.n	8006f30 <HAL_JPEG_IRQHandler+0x110>
  if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_OFNEF) == 0UL)
 8006e9e:	6822      	ldr	r2, [r4, #0]
 8006ea0:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8006ea2:	f015 0510 	ands.w	r5, r5, #16
 8006ea6:	d138      	bne.n	8006f1a <HAL_JPEG_IRQHandler+0xfa>
    if (hjpeg->JpegOutCount > 0UL)
 8006ea8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d14b      	bne.n	8006f46 <HAL_JPEG_IRQHandler+0x126>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006eae:	6813      	ldr	r3, [r2, #0]
    __HAL_UNLOCK(hjpeg);
 8006eb0:	2000      	movs	r0, #0
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006eb2:	2101      	movs	r1, #1
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006eb4:	f023 0301 	bic.w	r3, r3, #1
 8006eb8:	6013      	str	r3, [r2, #0]
    tmpContext = hjpeg->Context;
 8006eba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006ebc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006ebe:	f003 0303 	and.w	r3, r3, #3
    __HAL_UNLOCK(hjpeg);
 8006ec2:	f884 004c 	strb.w	r0, [r4, #76]	@ 0x4c
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006ec6:	f402 4282 	and.w	r2, r2, #16640	@ 0x4100
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8006eca:	4620      	mov	r0, r4
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006ecc:	2b02      	cmp	r3, #2
    hjpeg->Context &= (JPEG_CONTEXT_CONF_ENCODING | JPEG_CONTEXT_CUSTOM_TABLES);
 8006ece:	6562      	str	r2, [r4, #84]	@ 0x54
    hjpeg->State = HAL_JPEG_STATE_READY;
 8006ed0:	f884 104d 	strb.w	r1, [r4, #77]	@ 0x4d
    if ((tmpContext & JPEG_CONTEXT_OPERATION_MASK) == JPEG_CONTEXT_DECODE)
 8006ed4:	d034      	beq.n	8006f40 <HAL_JPEG_IRQHandler+0x120>
      HAL_JPEG_EncodeCpltCallback(hjpeg);
 8006ed6:	f7ff fa31 	bl	800633c <HAL_JPEG_EncodeCpltCallback>
}
 8006eda:	bd38      	pop	{r3, r4, r5, pc}
 8006edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        (void) JPEG_Process(hjpeg);
 8006ee0:	f7ff bb7c 	b.w	80065dc <JPEG_Process>
    if (__HAL_JPEG_GET_FLAG(hjpeg, JPEG_FLAG_HPDF) != 0UL)
 8006ee4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ee6:	0651      	lsls	r1, r2, #25
 8006ee8:	d5b2      	bpl.n	8006e50 <HAL_JPEG_IRQHandler+0x30>
      (void) HAL_JPEG_GetInfo(hjpeg, &hjpeg->Conf);
 8006eea:	1d05      	adds	r5, r0, #4
  if ((hjpeg == NULL) || (pInfo == NULL))
 8006eec:	4629      	mov	r1, r5
 8006eee:	f7fe ffd7 	bl	8005ea0 <HAL_JPEG_GetInfo.part.0>
      hjpeg->Conf.ImageQuality = 0;
 8006ef2:	2300      	movs	r3, #0
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8006ef4:	4629      	mov	r1, r5
 8006ef6:	4620      	mov	r0, r4
      hjpeg->Conf.ImageQuality = 0;
 8006ef8:	6163      	str	r3, [r4, #20]
      HAL_JPEG_InfoReadyCallback(hjpeg, &hjpeg->Conf);
 8006efa:	f7fb faa5 	bl	8002448 <HAL_JPEG_InfoReadyCallback>
      __HAL_JPEG_DISABLE_IT(hjpeg, JPEG_IT_HPD);
 8006efe:	6823      	ldr	r3, [r4, #0]
 8006f00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f06:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_JPEG_CLEAR_FLAG(hjpeg, JPEG_FLAG_HPDF);
 8006f08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f0e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f10:	e79e      	b.n	8006e50 <HAL_JPEG_IRQHandler+0x30>
}
 8006f12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmaout);
 8006f16:	f000 b92f 	b.w	8007178 <HAL_MDMA_Abort_IT>
  else if ((hjpeg->Context &  JPEG_CONTEXT_PAUSE_OUTPUT) == 0UL)
 8006f1a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006f1c:	049b      	lsls	r3, r3, #18
 8006f1e:	d485      	bmi.n	8006e2c <HAL_JPEG_IRQHandler+0xc>
    JPEG_DMA_PollResidualData(hjpeg);
 8006f20:	4620      	mov	r0, r4
}
 8006f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    JPEG_DMA_PollResidualData(hjpeg);
 8006f26:	f7ff ba75 	b.w	8006414 <JPEG_DMA_PollResidualData>
      (void) HAL_MDMA_Abort_IT(hjpeg->hdmain);
 8006f2a:	f000 f925 	bl	8007178 <HAL_MDMA_Abort_IT>
 8006f2e:	e7a7      	b.n	8006e80 <HAL_JPEG_IRQHandler+0x60>
    HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006f30:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006f32:	4620      	mov	r0, r4
 8006f34:	69e1      	ldr	r1, [r4, #28]
 8006f36:	f7fb faad 	bl	8002494 <HAL_JPEG_DataReadyCallback>
    hjpeg->JpegOutCount = 0;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f3e:	e7ae      	b.n	8006e9e <HAL_JPEG_IRQHandler+0x7e>
      HAL_JPEG_DecodeCpltCallback(hjpeg);
 8006f40:	f7fb fab8 	bl	80024b4 <HAL_JPEG_DecodeCpltCallback>
}
 8006f44:	bd38      	pop	{r3, r4, r5, pc}
      HAL_JPEG_DataReadyCallback(hjpeg, hjpeg->pJpegOutBuffPtr, hjpeg->JpegOutCount);
 8006f46:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006f48:	4620      	mov	r0, r4
 8006f4a:	69e1      	ldr	r1, [r4, #28]
 8006f4c:	f7fb faa2 	bl	8002494 <HAL_JPEG_DataReadyCallback>
    hjpeg->Instance->CONFR0 &=  ~JPEG_CONFR0_START;
 8006f50:	6822      	ldr	r2, [r4, #0]
      hjpeg->JpegOutCount = 0;
 8006f52:	6265      	str	r5, [r4, #36]	@ 0x24
 8006f54:	e7ab      	b.n	8006eae <HAL_JPEG_IRQHandler+0x8e>
 8006f56:	bf00      	nop

08006f58 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006f58:	b538      	push	{r3, r4, r5, lr}
 8006f5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8006f5c:	f7fc fd8e 	bl	8003a7c <HAL_GetTick>

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8006f60:	2c00      	cmp	r4, #0
 8006f62:	d058      	beq.n	8007016 <HAL_MDMA_Init+0xbe>

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8006f64:	6823      	ldr	r3, [r4, #0]
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8006f66:	2202      	movs	r2, #2
  __HAL_UNLOCK(hmdma);
 8006f68:	2100      	movs	r1, #0
 8006f6a:	4605      	mov	r5, r0
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8006f6c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(hmdma);
 8006f70:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
  __HAL_MDMA_DISABLE(hmdma);
 8006f74:	68da      	ldr	r2, [r3, #12]
 8006f76:	f022 0201 	bic.w	r2, r2, #1
 8006f7a:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006f7c:	e005      	b.n	8006f8a <HAL_MDMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8006f7e:	f7fc fd7d 	bl	8003a7c <HAL_GetTick>
 8006f82:	1b43      	subs	r3, r0, r5
 8006f84:	2b05      	cmp	r3, #5
 8006f86:	d841      	bhi.n	800700c <HAL_MDMA_Init+0xb4>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	68da      	ldr	r2, [r3, #12]
 8006f8c:	07d2      	lsls	r2, r2, #31
 8006f8e:	d4f6      	bmi.n	8006f7e <HAL_MDMA_Init+0x26>
  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
                           hmdma->Init.DestBurst                                   | \
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006f90:	e9d4 2505 	ldrd	r2, r5, [r4, #20]
 8006f94:	69e0      	ldr	r0, [r4, #28]
 8006f96:	432a      	orrs	r2, r5
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006f98:	68e1      	ldr	r1, [r4, #12]
 8006f9a:	6925      	ldr	r5, [r4, #16]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006f9c:	4302      	orrs	r2, r0
 8006f9e:	6a20      	ldr	r0, [r4, #32]
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006fa0:	4329      	orrs	r1, r5
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006fa2:	4302      	orrs	r2, r0
 8006fa4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006fa6:	4302      	orrs	r2, r0
 8006fa8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006faa:	4302      	orrs	r2, r0
 8006fac:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8006fae:	4302      	orrs	r2, r0
 8006fb0:	68a0      	ldr	r0, [r4, #8]
 8006fb2:	4302      	orrs	r2, r0
 8006fb4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8006fb6:	3801      	subs	r0, #1
 8006fb8:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
                           hmdma->Init.TransferTriggerMode;

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006fbc:	6860      	ldr	r0, [r4, #4]
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006fbe:	60d9      	str	r1, [r3, #12]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006fc0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006fc4:	611a      	str	r2, [r3, #16]
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006fc6:	d103      	bne.n	8006fd0 <HAL_MDMA_Init+0x78>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8006fc8:	691a      	ldr	r2, [r3, #16]
 8006fca:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8006fce:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8006fd0:	2100      	movs	r1, #0

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8006fd2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8006fd4:	428a      	cmp	r2, r1
  hmdma->Instance->CBNDTR = 0;
 8006fd6:	6159      	str	r1, [r3, #20]
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8006fd8:	db1f      	blt.n	800701a <HAL_MDMA_Init+0xc2>
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8006fda:	b292      	uxth	r2, r2
 8006fdc:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8006fde:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8006fe0:	2a00      	cmp	r2, #0
 8006fe2:	db24      	blt.n	800702e <HAL_MDMA_Init+0xd6>
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006fe4:	6a19      	ldr	r1, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8006fe6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8006fea:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8006fee:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8006ff0:	d029      	beq.n	8007046 <HAL_MDMA_Init+0xee>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8006ff2:	b2c0      	uxtb	r0, r0
 8006ff4:	6298      	str	r0, [r3, #40]	@ 0x28
  {
    hmdma->Instance->CTBR = 0;
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8006ff6:	2200      	movs	r2, #0
  hmdma->State = HAL_MDMA_STATE_READY;
 8006ff8:	2101      	movs	r1, #1
  hmdma->Instance->CLAR =  0;
 8006ffa:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_OK;
 8006ffc:	4610      	mov	r0, r2
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8006ffe:	66a2      	str	r2, [r4, #104]	@ 0x68
  hmdma->LinkedListNodeCounter  = 0;
 8007000:	6662      	str	r2, [r4, #100]	@ 0x64
  hmdma->State = HAL_MDMA_STATE_READY;
 8007002:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  hmdma->FirstLinkedListNodeAddress  = 0;
 8007006:	e9c4 2217 	strd	r2, r2, [r4, #92]	@ 0x5c
}
 800700a:	bd38      	pop	{r3, r4, r5, pc}
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 800700c:	2240      	movs	r2, #64	@ 0x40
      hmdma->State = HAL_MDMA_STATE_ERROR;
 800700e:	2303      	movs	r3, #3
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8007010:	66a2      	str	r2, [r4, #104]	@ 0x68
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8007012:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    return HAL_ERROR;
 8007016:	2001      	movs	r0, #1
}
 8007018:	bd38      	pop	{r3, r4, r5, pc}
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800701a:	6959      	ldr	r1, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 800701c:	4252      	negs	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800701e:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8007022:	b292      	uxth	r2, r2
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8007024:	6159      	str	r1, [r3, #20]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8007026:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8007028:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800702a:	2a00      	cmp	r2, #0
 800702c:	dada      	bge.n	8006fe4 <HAL_MDMA_Init+0x8c>
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800702e:	6959      	ldr	r1, [r3, #20]
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8007030:	4252      	negs	r2, r2
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8007032:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8007036:	f441 2100 	orr.w	r1, r1, #524288	@ 0x80000
 800703a:	6159      	str	r1, [r3, #20]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 800703c:	6a19      	ldr	r1, [r3, #32]
 800703e:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8007042:	621a      	str	r2, [r3, #32]
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8007044:	d1d5      	bne.n	8006ff2 <HAL_MDMA_Init+0x9a>
    hmdma->Instance->CTBR = 0;
 8007046:	2200      	movs	r2, #0
 8007048:	629a      	str	r2, [r3, #40]	@ 0x28
 800704a:	e7d4      	b.n	8006ff6 <HAL_MDMA_Init+0x9e>

0800704c <HAL_MDMA_DeInit>:
  if(hmdma == NULL)
 800704c:	b1f8      	cbz	r0, 800708e <HAL_MDMA_DeInit+0x42>
  __HAL_MDMA_DISABLE(hmdma);
 800704e:	6802      	ldr	r2, [r0, #0]
 8007050:	4601      	mov	r1, r0
  hmdma->Instance->CCR  = 0;
 8007052:	2300      	movs	r3, #0
  __HAL_MDMA_DISABLE(hmdma);
 8007054:	68d0      	ldr	r0, [r2, #12]
{
 8007056:	b410      	push	{r4}
  __HAL_MDMA_DISABLE(hmdma);
 8007058:	f020 0001 	bic.w	r0, r0, #1
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 800705c:	241f      	movs	r4, #31
  __HAL_MDMA_DISABLE(hmdma);
 800705e:	60d0      	str	r0, [r2, #12]
  return HAL_OK;
 8007060:	4618      	mov	r0, r3
  hmdma->Instance->CCR  = 0;
 8007062:	60d3      	str	r3, [r2, #12]
  hmdma->Instance->CTCR = 0;
 8007064:	6113      	str	r3, [r2, #16]
  hmdma->Instance->CBNDTR = 0;
 8007066:	6153      	str	r3, [r2, #20]
  hmdma->Instance->CSAR = 0;
 8007068:	6193      	str	r3, [r2, #24]
  hmdma->Instance->CDAR = 0;
 800706a:	61d3      	str	r3, [r2, #28]
  hmdma->Instance->CBRUR = 0;
 800706c:	6213      	str	r3, [r2, #32]
  hmdma->Instance->CLAR = 0;
 800706e:	6253      	str	r3, [r2, #36]	@ 0x24
  hmdma->Instance->CTBR = 0;
 8007070:	6293      	str	r3, [r2, #40]	@ 0x28
  hmdma->Instance->CMAR = 0;
 8007072:	6313      	str	r3, [r2, #48]	@ 0x30
  hmdma->Instance->CMDR = 0;
 8007074:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_MDMA_CLEAR_FLAG(hmdma,(MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_FLAG_BRT | MDMA_FLAG_BT | MDMA_FLAG_BFTC));
 8007076:	6054      	str	r4, [r2, #4]
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8007078:	668b      	str	r3, [r1, #104]	@ 0x68
  __HAL_UNLOCK(hmdma);
 800707a:	f881 303c 	strb.w	r3, [r1, #60]	@ 0x3c
  hmdma->State = HAL_MDMA_STATE_RESET;
 800707e:	f881 303d 	strb.w	r3, [r1, #61]	@ 0x3d
}
 8007082:	f85d 4b04 	ldr.w	r4, [sp], #4
  hmdma->LinkedListNodeCounter  = 0;
 8007086:	664b      	str	r3, [r1, #100]	@ 0x64
  hmdma->FirstLinkedListNodeAddress  = 0;
 8007088:	e9c1 3317 	strd	r3, r3, [r1, #92]	@ 0x5c
}
 800708c:	4770      	bx	lr
    return HAL_ERROR;
 800708e:	2001      	movs	r0, #1
}
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop

08007094 <HAL_MDMA_Start_IT>:
  if(hmdma == NULL)
 8007094:	2800      	cmp	r0, #0
 8007096:	d06b      	beq.n	8007170 <HAL_MDMA_Start_IT+0xdc>
{
 8007098:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hmdma);
 800709a:	f890 403c 	ldrb.w	r4, [r0, #60]	@ 0x3c
 800709e:	2c01      	cmp	r4, #1
 80070a0:	d009      	beq.n	80070b6 <HAL_MDMA_Start_IT+0x22>
 80070a2:	2401      	movs	r4, #1
 80070a4:	f880 403c 	strb.w	r4, [r0, #60]	@ 0x3c
  if(HAL_MDMA_STATE_READY == hmdma->State)
 80070a8:	f890 403d 	ldrb.w	r4, [r0, #61]	@ 0x3d
 80070ac:	2c01      	cmp	r4, #1
 80070ae:	d005      	beq.n	80070bc <HAL_MDMA_Start_IT+0x28>
    __HAL_UNLOCK(hmdma);
 80070b0:	2300      	movs	r3, #0
 80070b2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  __HAL_LOCK(hmdma);
 80070b6:	2002      	movs	r0, #2
}
 80070b8:	bc70      	pop	{r4, r5, r6}
 80070ba:	4770      	bx	lr
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80070bc:	2402      	movs	r4, #2
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 80070be:	9e03      	ldr	r6, [sp, #12]
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 80070c0:	4d2c      	ldr	r5, [pc, #176]	@ (8007174 <HAL_MDMA_Start_IT+0xe0>)
 80070c2:	f3c3 0310 	ubfx	r3, r3, #0, #17
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80070c6:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80070ca:	2400      	movs	r4, #0
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 80070cc:	f106 3cff 	add.w	ip, r6, #4294967295
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 80070d0:	f011 4f5f 	tst.w	r1, #3741319168	@ 0xdf000000
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80070d4:	6684      	str	r4, [r0, #104]	@ 0x68
    __HAL_MDMA_DISABLE(hmdma);
 80070d6:	6804      	ldr	r4, [r0, #0]
 80070d8:	68e6      	ldr	r6, [r4, #12]
 80070da:	f026 0601 	bic.w	r6, r6, #1
 80070de:	60e6      	str	r6, [r4, #12]
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 80070e0:	6966      	ldr	r6, [r4, #20]
 80070e2:	ea05 0506 	and.w	r5, r5, r6
 80070e6:	ea45 0503 	orr.w	r5, r5, r3
 80070ea:	6165      	str	r5, [r4, #20]
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 80070ec:	6963      	ldr	r3, [r4, #20]
 80070ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070f2:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 80070f6:	6163      	str	r3, [r4, #20]
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 80070f8:	f04f 031f 	mov.w	r3, #31
 80070fc:	6063      	str	r3, [r4, #4]
  hmdma->Instance->CDAR = DstAddress;
 80070fe:	61e2      	str	r2, [r4, #28]
  hmdma->Instance->CSAR = SrcAddress;
 8007100:	61a1      	str	r1, [r4, #24]
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8007102:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007104:	bf0c      	ite	eq
 8007106:	f443 3380 	orreq.w	r3, r3, #65536	@ 0x10000
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 800710a:	f423 3380 	bicne.w	r3, r3, #65536	@ 0x10000
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800710e:	f012 4f5f 	tst.w	r2, #3741319168	@ 0xdf000000
    if(hmdma->XferBlockCpltCallback != NULL)
 8007112:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8007114:	62a3      	str	r3, [r4, #40]	@ 0x28
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 8007116:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007118:	bf0c      	ite	eq
 800711a:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 800711e:	f423 3300 	bicne.w	r3, r3, #131072	@ 0x20000
 8007122:	62a3      	str	r3, [r4, #40]	@ 0x28
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8007124:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 8007126:	6263      	str	r3, [r4, #36]	@ 0x24
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8007128:	68e3      	ldr	r3, [r4, #12]
 800712a:	f043 0306 	orr.w	r3, r3, #6
 800712e:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferBlockCpltCallback != NULL)
 8007130:	b11a      	cbz	r2, 800713a <HAL_MDMA_Start_IT+0xa6>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8007132:	68e3      	ldr	r3, [r4, #12]
 8007134:	f043 0310 	orr.w	r3, r3, #16
 8007138:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800713a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800713c:	b11b      	cbz	r3, 8007146 <HAL_MDMA_Start_IT+0xb2>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 800713e:	68e3      	ldr	r3, [r4, #12]
 8007140:	f043 0308 	orr.w	r3, r3, #8
 8007144:	60e3      	str	r3, [r4, #12]
    if(hmdma->XferBufferCpltCallback != NULL)
 8007146:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8007148:	b11b      	cbz	r3, 8007152 <HAL_MDMA_Start_IT+0xbe>
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 800714a:	68e3      	ldr	r3, [r4, #12]
 800714c:	f043 0320 	orr.w	r3, r3, #32
 8007150:	60e3      	str	r3, [r4, #12]
    __HAL_MDMA_ENABLE(hmdma);
 8007152:	68e3      	ldr	r3, [r4, #12]
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8007154:	6842      	ldr	r2, [r0, #4]
    __HAL_MDMA_ENABLE(hmdma);
 8007156:	f043 0301 	orr.w	r3, r3, #1
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 800715a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
    __HAL_MDMA_ENABLE(hmdma);
 800715e:	60e3      	str	r3, [r4, #12]
    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8007160:	d103      	bne.n	800716a <HAL_MDMA_Start_IT+0xd6>
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8007162:	68e3      	ldr	r3, [r4, #12]
 8007164:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007168:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 800716a:	2000      	movs	r0, #0
}
 800716c:	bc70      	pop	{r4, r5, r6}
 800716e:	4770      	bx	lr
    return HAL_ERROR;
 8007170:	2001      	movs	r0, #1
}
 8007172:	4770      	bx	lr
 8007174:	fffe0000 	.word	0xfffe0000

08007178 <HAL_MDMA_Abort_IT>:
  if(hmdma == NULL)
 8007178:	4603      	mov	r3, r0
 800717a:	b128      	cbz	r0, 8007188 <HAL_MDMA_Abort_IT+0x10>
  if(HAL_MDMA_STATE_BUSY != hmdma->State)
 800717c:	f890 203d 	ldrb.w	r2, [r0, #61]	@ 0x3d
 8007180:	2a02      	cmp	r2, #2
 8007182:	d003      	beq.n	800718c <HAL_MDMA_Abort_IT+0x14>
    hmdma->ErrorCode = HAL_MDMA_ERROR_NO_XFER;
 8007184:	2280      	movs	r2, #128	@ 0x80
 8007186:	6682      	str	r2, [r0, #104]	@ 0x68
    return HAL_ERROR;
 8007188:	2001      	movs	r0, #1
 800718a:	4770      	bx	lr
    __HAL_MDMA_DISABLE(hmdma);
 800718c:	6802      	ldr	r2, [r0, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 800718e:	2104      	movs	r1, #4
  return HAL_OK;
 8007190:	2000      	movs	r0, #0
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8007192:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
    __HAL_MDMA_DISABLE(hmdma);
 8007196:	68d3      	ldr	r3, [r2, #12]
 8007198:	f023 0301 	bic.w	r3, r3, #1
 800719c:	60d3      	str	r3, [r2, #12]
}
 800719e:	4770      	bx	lr

080071a0 <HAL_MDMA_IRQHandler>:
{
 80071a0:	b530      	push	{r4, r5, lr}
  __IO uint32_t count = 0;
 80071a2:	2300      	movs	r3, #0
{
 80071a4:	b083      	sub	sp, #12
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80071a6:	f04f 45a4 	mov.w	r5, #1375731712	@ 0x52000000
{
 80071aa:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 80071ac:	9301      	str	r3, [sp, #4]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80071ae:	2101      	movs	r1, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80071b0:	4b57      	ldr	r3, [pc, #348]	@ (8007310 <HAL_MDMA_IRQHandler+0x170>)
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80071b2:	6828      	ldr	r0, [r5, #0]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80071b4:	4a57      	ldr	r2, [pc, #348]	@ (8007314 <HAL_MDMA_IRQHandler+0x174>)
  uint32_t timeout = SystemCoreClock / 9600U;
 80071b6:	681d      	ldr	r5, [r3, #0]
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	441a      	add	r2, r3
 80071bc:	f3c2 1284 	ubfx	r2, r2, #6, #5
 80071c0:	fa01 f202 	lsl.w	r2, r1, r2
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 80071c4:	4202      	tst	r2, r0
 80071c6:	f000 80a0 	beq.w	800730a <HAL_MDMA_IRQHandler+0x16a>
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	07d1      	lsls	r1, r2, #31
 80071ce:	d529      	bpl.n	8007224 <HAL_MDMA_IRQHandler+0x84>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	0792      	lsls	r2, r2, #30
 80071d4:	d526      	bpl.n	8007224 <HAL_MDMA_IRQHandler+0x84>
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 80071d6:	68da      	ldr	r2, [r3, #12]
 80071d8:	f022 0202 	bic.w	r2, r2, #2
 80071dc:	60da      	str	r2, [r3, #12]
      errorFlag = hmdma->Instance->CESR;
 80071de:	689a      	ldr	r2, [r3, #8]
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 80071e0:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TED) == 0U)
 80071e2:	0610      	lsls	r0, r2, #24
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 80071e4:	bf54      	ite	pl
 80071e6:	f041 0101 	orrpl.w	r1, r1, #1
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 80071ea:	f041 0102 	orrmi.w	r1, r1, #2
 80071ee:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 80071f0:	0591      	lsls	r1, r2, #22
 80071f2:	d503      	bpl.n	80071fc <HAL_MDMA_IRQHandler+0x5c>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 80071f4:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80071f6:	f041 0104 	orr.w	r1, r1, #4
 80071fa:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_TELD) != 0U)
 80071fc:	05d0      	lsls	r0, r2, #23
 80071fe:	d503      	bpl.n	8007208 <HAL_MDMA_IRQHandler+0x68>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8007200:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8007202:	f041 0108 	orr.w	r1, r1, #8
 8007206:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8007208:	0551      	lsls	r1, r2, #21
 800720a:	d503      	bpl.n	8007214 <HAL_MDMA_IRQHandler+0x74>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 800720c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800720e:	f041 0110 	orr.w	r1, r1, #16
 8007212:	66a1      	str	r1, [r4, #104]	@ 0x68
      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8007214:	0510      	lsls	r0, r2, #20
 8007216:	d503      	bpl.n	8007220 <HAL_MDMA_IRQHandler+0x80>
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8007218:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 800721a:	f042 0220 	orr.w	r2, r2, #32
 800721e:	66a2      	str	r2, [r4, #104]	@ 0x68
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8007220:	2201      	movs	r2, #1
 8007222:	605a      	str	r2, [r3, #4]
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	06d1      	lsls	r1, r2, #27
 8007228:	d509      	bpl.n	800723e <HAL_MDMA_IRQHandler+0x9e>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 800722a:	68da      	ldr	r2, [r3, #12]
 800722c:	0692      	lsls	r2, r2, #26
 800722e:	d506      	bpl.n	800723e <HAL_MDMA_IRQHandler+0x9e>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8007230:	2110      	movs	r1, #16
      if(hmdma->XferBufferCpltCallback != NULL)
 8007232:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8007234:	6059      	str	r1, [r3, #4]
      if(hmdma->XferBufferCpltCallback != NULL)
 8007236:	b112      	cbz	r2, 800723e <HAL_MDMA_IRQHandler+0x9e>
        hmdma->XferBufferCpltCallback(hmdma);
 8007238:	4620      	mov	r0, r4
 800723a:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	0710      	lsls	r0, r2, #28
 8007242:	d509      	bpl.n	8007258 <HAL_MDMA_IRQHandler+0xb8>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8007244:	68da      	ldr	r2, [r3, #12]
 8007246:	06d1      	lsls	r1, r2, #27
 8007248:	d506      	bpl.n	8007258 <HAL_MDMA_IRQHandler+0xb8>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 800724a:	2108      	movs	r1, #8
      if(hmdma->XferBlockCpltCallback != NULL)
 800724c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 800724e:	6059      	str	r1, [r3, #4]
      if(hmdma->XferBlockCpltCallback != NULL)
 8007250:	b112      	cbz	r2, 8007258 <HAL_MDMA_IRQHandler+0xb8>
        hmdma->XferBlockCpltCallback(hmdma);
 8007252:	4620      	mov	r0, r4
 8007254:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	0752      	lsls	r2, r2, #29
 800725c:	d509      	bpl.n	8007272 <HAL_MDMA_IRQHandler+0xd2>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	0710      	lsls	r0, r2, #28
 8007262:	d506      	bpl.n	8007272 <HAL_MDMA_IRQHandler+0xd2>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8007264:	2104      	movs	r1, #4
      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8007266:	6d22      	ldr	r2, [r4, #80]	@ 0x50
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8007268:	6059      	str	r1, [r3, #4]
      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 800726a:	b112      	cbz	r2, 8007272 <HAL_MDMA_IRQHandler+0xd2>
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 800726c:	4620      	mov	r0, r4
 800726e:	4790      	blx	r2
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	0791      	lsls	r1, r2, #30
 8007276:	d516      	bpl.n	80072a6 <HAL_MDMA_IRQHandler+0x106>
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	0752      	lsls	r2, r2, #29
 800727c:	d513      	bpl.n	80072a6 <HAL_MDMA_IRQHandler+0x106>
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 800727e:	68da      	ldr	r2, [r3, #12]
 8007280:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8007284:	60da      	str	r2, [r3, #12]
      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8007286:	f894 203d 	ldrb.w	r2, [r4, #61]	@ 0x3d
 800728a:	2a04      	cmp	r2, #4
 800728c:	d034      	beq.n	80072f8 <HAL_MDMA_IRQHandler+0x158>
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 800728e:	2202      	movs	r2, #2
      __HAL_UNLOCK(hmdma);
 8007290:	2100      	movs	r1, #0
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8007292:	605a      	str	r2, [r3, #4]
      hmdma->State = HAL_MDMA_STATE_READY;
 8007294:	2201      	movs	r2, #1
      if(hmdma->XferCpltCallback != NULL)
 8007296:	6c63      	ldr	r3, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hmdma);
 8007298:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
      hmdma->State = HAL_MDMA_STATE_READY;
 800729c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      if(hmdma->XferCpltCallback != NULL)
 80072a0:	b10b      	cbz	r3, 80072a6 <HAL_MDMA_IRQHandler+0x106>
        hmdma->XferCpltCallback(hmdma);
 80072a2:	4620      	mov	r0, r4
 80072a4:	4798      	blx	r3
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 80072a6:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d02e      	beq.n	800730a <HAL_MDMA_IRQHandler+0x16a>
    __HAL_MDMA_DISABLE(hmdma);
 80072ac:	6821      	ldr	r1, [r4, #0]
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80072ae:	2004      	movs	r0, #4
  uint32_t timeout = SystemCoreClock / 9600U;
 80072b0:	4b19      	ldr	r3, [pc, #100]	@ (8007318 <HAL_MDMA_IRQHandler+0x178>)
    hmdma->State = HAL_MDMA_STATE_ABORT;
 80072b2:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  uint32_t timeout = SystemCoreClock / 9600U;
 80072b6:	fba3 3205 	umull	r3, r2, r3, r5
    __HAL_MDMA_DISABLE(hmdma);
 80072ba:	68cb      	ldr	r3, [r1, #12]
 80072bc:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80072c0:	0a92      	lsrs	r2, r2, #10
    __HAL_MDMA_DISABLE(hmdma);
 80072c2:	60cb      	str	r3, [r1, #12]
 80072c4:	e002      	b.n	80072cc <HAL_MDMA_IRQHandler+0x12c>
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 80072c6:	68cb      	ldr	r3, [r1, #12]
 80072c8:	07d8      	lsls	r0, r3, #31
 80072ca:	d504      	bpl.n	80072d6 <HAL_MDMA_IRQHandler+0x136>
      if (++count > timeout)
 80072cc:	9b01      	ldr	r3, [sp, #4]
 80072ce:	3301      	adds	r3, #1
 80072d0:	4293      	cmp	r3, r2
 80072d2:	9301      	str	r3, [sp, #4]
 80072d4:	d9f7      	bls.n	80072c6 <HAL_MDMA_IRQHandler+0x126>
    __HAL_UNLOCK(hmdma);
 80072d6:	2300      	movs	r3, #0
 80072d8:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80072dc:	68cb      	ldr	r3, [r1, #12]
 80072de:	07db      	lsls	r3, r3, #31
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80072e0:	bf4c      	ite	mi
 80072e2:	2303      	movmi	r3, #3
      hmdma->State = HAL_MDMA_STATE_READY;
 80072e4:	2301      	movpl	r3, #1
 80072e6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    if (hmdma->XferErrorCallback != NULL)
 80072ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80072ec:	b16b      	cbz	r3, 800730a <HAL_MDMA_IRQHandler+0x16a>
      hmdma->XferErrorCallback(hmdma);
 80072ee:	4620      	mov	r0, r4
}
 80072f0:	b003      	add	sp, #12
 80072f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      hmdma->XferErrorCallback(hmdma);
 80072f6:	4718      	bx	r3
        __HAL_UNLOCK(hmdma);
 80072f8:	2100      	movs	r1, #0
        hmdma->State = HAL_MDMA_STATE_READY;
 80072fa:	2201      	movs	r2, #1
        if(hmdma->XferAbortCallback != NULL)
 80072fc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hmdma);
 80072fe:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
        hmdma->State = HAL_MDMA_STATE_READY;
 8007302:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
        if(hmdma->XferAbortCallback != NULL)
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1f1      	bne.n	80072ee <HAL_MDMA_IRQHandler+0x14e>
}
 800730a:	b003      	add	sp, #12
 800730c:	bd30      	pop	{r4, r5, pc}
 800730e:	bf00      	nop
 8007310:	2400000c 	.word	0x2400000c
 8007314:	adffffc0 	.word	0xadffffc0
 8007318:	1b4e81b5 	.word	0x1b4e81b5

0800731c <HAL_PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));

  /* Select the regulator state in STOP mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 800731c:	4a10      	ldr	r2, [pc, #64]	@ (8007360 <HAL_PWR_EnterSTOPMode+0x44>)
 800731e:	6813      	ldr	r3, [r2, #0]
 8007320:	f023 0301 	bic.w	r3, r3, #1
 8007324:	4303      	orrs	r3, r0
{
 8007326:	b410      	push	{r4}
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8007328:	6013      	str	r3, [r2, #0]
    /* Keep DSTOP mode when Cortex-M4 enters DEEP-SLEEP */
    CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D2 | PWR_CPUCR_PDDS_D3));
  }
#else /* Single core devices */
  /* Keep DSTOP mode when Cortex-M7 enter in DEEP-SLEEP */
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 800732a:	6913      	ldr	r3, [r2, #16]
  CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D2);
#endif /* PWR_CPUCR_PDDS_D2 */
#endif /* defined (DUAL_CORE) */

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800732c:	4c0d      	ldr	r4, [pc, #52]	@ (8007364 <HAL_PWR_EnterSTOPMode+0x48>)
  CLEAR_BIT (PWR->CPUCR, (PWR_CPUCR_PDDS_D1 | PWR_CPUCR_PDDS_D3));
 800732e:	f023 0305 	bic.w	r3, r3, #5
 8007332:	6113      	str	r3, [r2, #16]
  SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8007334:	6923      	ldr	r3, [r4, #16]
 8007336:	f043 0304 	orr.w	r3, r3, #4
 800733a:	6123      	str	r3, [r4, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800733c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8007340:	f3bf 8f6f 	isb	sy
  /* Ensure that all instructions are done before entering STOP mode */
  __DSB ();
  __ISB ();

  /* Select STOP mode entry */
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8007344:	2901      	cmp	r1, #1
 8007346:	d008      	beq.n	800735a <HAL_PWR_EnterSTOPMode+0x3e>
    __WFI ();
  }
  else
  {
    /* Request Wait For Event */
    __WFE ();
 8007348:	bf20      	wfe
  }

  /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800734a:	4a06      	ldr	r2, [pc, #24]	@ (8007364 <HAL_PWR_EnterSTOPMode+0x48>)
}
 800734c:	f85d 4b04 	ldr.w	r4, [sp], #4
  CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8007350:	6913      	ldr	r3, [r2, #16]
 8007352:	f023 0304 	bic.w	r3, r3, #4
 8007356:	6113      	str	r3, [r2, #16]
}
 8007358:	4770      	bx	lr
    __WFI ();
 800735a:	bf30      	wfi
 800735c:	e7f5      	b.n	800734a <HAL_PWR_EnterSTOPMode+0x2e>
 800735e:	bf00      	nop
 8007360:	58024800 	.word	0x58024800
 8007364:	e000ed00 	.word	0xe000ed00

08007368 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007368:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800736a:	4c10      	ldr	r4, [pc, #64]	@ (80073ac <HAL_PWREx_ConfigSupply+0x44>)
 800736c:	68e3      	ldr	r3, [r4, #12]
 800736e:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007372:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8007374:	d105      	bne.n	8007382 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	1a18      	subs	r0, r3, r0
 800737c:	bf18      	it	ne
 800737e:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8007380:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007382:	f023 0307 	bic.w	r3, r3, #7
 8007386:	4303      	orrs	r3, r0
 8007388:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800738a:	f7fc fb77 	bl	8003a7c <HAL_GetTick>
 800738e:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007390:	e005      	b.n	800739e <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007392:	f7fc fb73 	bl	8003a7c <HAL_GetTick>
 8007396:	1b40      	subs	r0, r0, r5
 8007398:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800739c:	d804      	bhi.n	80073a8 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800739e:	6863      	ldr	r3, [r4, #4]
 80073a0:	049b      	lsls	r3, r3, #18
 80073a2:	d5f6      	bpl.n	8007392 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 80073a4:	2000      	movs	r0, #0
}
 80073a6:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80073a8:	2001      	movs	r0, #1
}
 80073aa:	bd38      	pop	{r3, r4, r5, pc}
 80073ac:	58024800 	.word	0x58024800

080073b0 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073b0:	4b33      	ldr	r3, [pc, #204]	@ (8007480 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 80073b2:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073b4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80073b6:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80073b8:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 80073ba:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80073be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80073c0:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80073c4:	d036      	beq.n	8007434 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80073c6:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80073ca:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073ce:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073d2:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80073d6:	fb05 f202 	mul.w	r2, r5, r2
 80073da:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80073e0:	ee06 2a90 	vmov	s13, r2
 80073e4:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 80073e8:	d002      	beq.n	80073f0 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 80073ea:	2902      	cmp	r1, #2
 80073ec:	d042      	beq.n	8007474 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 80073ee:	b319      	cbz	r1, 8007438 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073f0:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8007484 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80073f4:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80073f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073fe:	ee07 3a90 	vmov	s15, r3
 8007402:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8007406:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800740a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800740e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007412:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007416:	4b1a      	ldr	r3, [pc, #104]	@ (8007480 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8007418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800741e:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007420:	ee07 3a10 	vmov	s14, r3
 8007424:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8007428:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800742c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8007430:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8007434:	bc30      	pop	{r4, r5}
 8007436:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	0692      	lsls	r2, r2, #26
 800743c:	d51d      	bpl.n	800747a <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800743e:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007440:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007444:	4a10      	ldr	r2, [pc, #64]	@ (8007488 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007448:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800744c:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007450:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007452:	ee07 3a90 	vmov	s15, r3
 8007456:	ee06 2a10 	vmov	s12, r2
 800745a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800745e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8007462:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8007466:	eec6 7a07 	vdiv.f32	s15, s12, s14
 800746a:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800746e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007472:	e7d0      	b.n	8007416 <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007474:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800748c <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8007478:	e7bc      	b.n	80073f4 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800747a:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8007490 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 800747e:	e7b9      	b.n	80073f4 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8007480:	58024400 	.word	0x58024400
 8007484:	4a742400 	.word	0x4a742400
 8007488:	03d09000 	.word	0x03d09000
 800748c:	4bbebc20 	.word	0x4bbebc20
 8007490:	4c742400 	.word	0x4c742400

08007494 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8007494:	2800      	cmp	r0, #0
 8007496:	f000 82dc 	beq.w	8007a52 <HAL_RCC_OscConfig+0x5be>
{
 800749a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800749c:	6803      	ldr	r3, [r0, #0]
 800749e:	4604      	mov	r4, r0
 80074a0:	07d9      	lsls	r1, r3, #31
 80074a2:	d53b      	bpl.n	800751c <HAL_RCC_OscConfig+0x88>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074a4:	499e      	ldr	r1, [pc, #632]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 80074a6:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80074a8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074aa:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80074ae:	2a10      	cmp	r2, #16
 80074b0:	f000 80e4 	beq.w	800767c <HAL_RCC_OscConfig+0x1e8>
 80074b4:	2a18      	cmp	r2, #24
 80074b6:	f000 80dc 	beq.w	8007672 <HAL_RCC_OscConfig+0x1de>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074ba:	6863      	ldr	r3, [r4, #4]
 80074bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074c0:	d018      	beq.n	80074f4 <HAL_RCC_OscConfig+0x60>
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 8154 	beq.w	8007770 <HAL_RCC_OscConfig+0x2dc>
 80074c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074cc:	f000 8270 	beq.w	80079b0 <HAL_RCC_OscConfig+0x51c>
 80074d0:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80074d4:	4b92      	ldr	r3, [pc, #584]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	f000 8211 	beq.w	80078fe <HAL_RCC_OscConfig+0x46a>
 80074dc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80074e0:	601a      	str	r2, [r3, #0]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80074e8:	601a      	str	r2, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80074f0:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80074f2:	e004      	b.n	80074fe <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074f4:	4a8a      	ldr	r2, [pc, #552]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 80074f6:	6813      	ldr	r3, [r2, #0]
 80074f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074fc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80074fe:	f7fc fabd 	bl	8003a7c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007502:	4e87      	ldr	r6, [pc, #540]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8007504:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007506:	e005      	b.n	8007514 <HAL_RCC_OscConfig+0x80>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007508:	f7fc fab8 	bl	8003a7c <HAL_GetTick>
 800750c:	1b40      	subs	r0, r0, r5
 800750e:	2864      	cmp	r0, #100	@ 0x64
 8007510:	f200 812c 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007514:	6833      	ldr	r3, [r6, #0]
 8007516:	039b      	lsls	r3, r3, #14
 8007518:	d5f6      	bpl.n	8007508 <HAL_RCC_OscConfig+0x74>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800751a:	6823      	ldr	r3, [r4, #0]
 800751c:	079d      	lsls	r5, r3, #30
 800751e:	d464      	bmi.n	80075ea <HAL_RCC_OscConfig+0x156>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007520:	06d9      	lsls	r1, r3, #27
 8007522:	d528      	bpl.n	8007576 <HAL_RCC_OscConfig+0xe2>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007524:	497e      	ldr	r1, [pc, #504]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 8007526:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007528:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800752a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800752e:	2a08      	cmp	r2, #8
 8007530:	f000 80b4 	beq.w	800769c <HAL_RCC_OscConfig+0x208>
 8007534:	2a18      	cmp	r2, #24
 8007536:	f000 80ac 	beq.w	8007692 <HAL_RCC_OscConfig+0x1fe>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800753a:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800753c:	4d78      	ldr	r5, [pc, #480]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 8152 	beq.w	80077e8 <HAL_RCC_OscConfig+0x354>
        __HAL_RCC_CSI_ENABLE();
 8007544:	682b      	ldr	r3, [r5, #0]
 8007546:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800754a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800754c:	f7fc fa96 	bl	8003a7c <HAL_GetTick>
 8007550:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007552:	e005      	b.n	8007560 <HAL_RCC_OscConfig+0xcc>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8007554:	f7fc fa92 	bl	8003a7c <HAL_GetTick>
 8007558:	1b80      	subs	r0, r0, r6
 800755a:	2802      	cmp	r0, #2
 800755c:	f200 8106 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007560:	682b      	ldr	r3, [r5, #0]
 8007562:	05db      	lsls	r3, r3, #23
 8007564:	d5f6      	bpl.n	8007554 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007566:	68eb      	ldr	r3, [r5, #12]
 8007568:	6a22      	ldr	r2, [r4, #32]
 800756a:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800756e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007572:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007574:	6823      	ldr	r3, [r4, #0]
 8007576:	071d      	lsls	r5, r3, #28
 8007578:	d516      	bpl.n	80075a8 <HAL_RCC_OscConfig+0x114>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800757a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800757c:	4d68      	ldr	r5, [pc, #416]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800757e:	2b00      	cmp	r3, #0
 8007580:	f000 8110 	beq.w	80077a4 <HAL_RCC_OscConfig+0x310>
      __HAL_RCC_LSI_ENABLE();
 8007584:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8007586:	f043 0301 	orr.w	r3, r3, #1
 800758a:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800758c:	f7fc fa76 	bl	8003a7c <HAL_GetTick>
 8007590:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007592:	e005      	b.n	80075a0 <HAL_RCC_OscConfig+0x10c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007594:	f7fc fa72 	bl	8003a7c <HAL_GetTick>
 8007598:	1b80      	subs	r0, r0, r6
 800759a:	2802      	cmp	r0, #2
 800759c:	f200 80e6 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80075a0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80075a2:	0798      	lsls	r0, r3, #30
 80075a4:	d5f6      	bpl.n	8007594 <HAL_RCC_OscConfig+0x100>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80075a6:	6823      	ldr	r3, [r4, #0]
 80075a8:	069a      	lsls	r2, r3, #26
 80075aa:	d516      	bpl.n	80075da <HAL_RCC_OscConfig+0x146>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80075ac:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 80075ae:	4d5c      	ldr	r5, [pc, #368]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 8108 	beq.w	80077c6 <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_HSI48_ENABLE();
 80075b6:	682b      	ldr	r3, [r5, #0]
 80075b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80075bc:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80075be:	f7fc fa5d 	bl	8003a7c <HAL_GetTick>
 80075c2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075c4:	e005      	b.n	80075d2 <HAL_RCC_OscConfig+0x13e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80075c6:	f7fc fa59 	bl	8003a7c <HAL_GetTick>
 80075ca:	1b80      	subs	r0, r0, r6
 80075cc:	2802      	cmp	r0, #2
 80075ce:	f200 80cd 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80075d2:	682b      	ldr	r3, [r5, #0]
 80075d4:	049f      	lsls	r7, r3, #18
 80075d6:	d5f6      	bpl.n	80075c6 <HAL_RCC_OscConfig+0x132>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075d8:	6823      	ldr	r3, [r4, #0]
 80075da:	0759      	lsls	r1, r3, #29
 80075dc:	d46e      	bmi.n	80076bc <HAL_RCC_OscConfig+0x228>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80075de:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f040 80aa 	bne.w	800773a <HAL_RCC_OscConfig+0x2a6>
  return HAL_OK;
 80075e6:	2000      	movs	r0, #0
}
 80075e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075ea:	4a4d      	ldr	r2, [pc, #308]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 80075ec:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80075ee:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80075f0:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80075f4:	d122      	bne.n	800763c <HAL_RCC_OscConfig+0x1a8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075f6:	4b4a      	ldr	r3, [pc, #296]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80075f8:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	0759      	lsls	r1, r3, #29
 80075fe:	d501      	bpl.n	8007604 <HAL_RCC_OscConfig+0x170>
 8007600:	2a00      	cmp	r2, #0
 8007602:	d044      	beq.n	800768e <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007604:	4d46      	ldr	r5, [pc, #280]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 8007606:	682b      	ldr	r3, [r5, #0]
 8007608:	f023 0319 	bic.w	r3, r3, #25
 800760c:	4313      	orrs	r3, r2
 800760e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007610:	f7fc fa34 	bl	8003a7c <HAL_GetTick>
 8007614:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007616:	e005      	b.n	8007624 <HAL_RCC_OscConfig+0x190>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007618:	f7fc fa30 	bl	8003a7c <HAL_GetTick>
 800761c:	1b80      	subs	r0, r0, r6
 800761e:	2802      	cmp	r0, #2
 8007620:	f200 80a4 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	075b      	lsls	r3, r3, #29
 8007628:	d5f6      	bpl.n	8007618 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800762a:	686b      	ldr	r3, [r5, #4]
 800762c:	6922      	ldr	r2, [r4, #16]
 800762e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007632:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007636:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007638:	6823      	ldr	r3, [r4, #0]
 800763a:	e771      	b.n	8007520 <HAL_RCC_OscConfig+0x8c>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800763c:	2b18      	cmp	r3, #24
 800763e:	f000 80f6 	beq.w	800782e <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007642:	4d37      	ldr	r5, [pc, #220]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007644:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007646:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007648:	2a00      	cmp	r2, #0
 800764a:	f000 80df 	beq.w	800780c <HAL_RCC_OscConfig+0x378>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800764e:	f023 0319 	bic.w	r3, r3, #25
 8007652:	4313      	orrs	r3, r2
 8007654:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007656:	f7fc fa11 	bl	8003a7c <HAL_GetTick>
 800765a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800765c:	e005      	b.n	800766a <HAL_RCC_OscConfig+0x1d6>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800765e:	f7fc fa0d 	bl	8003a7c <HAL_GetTick>
 8007662:	1b80      	subs	r0, r0, r6
 8007664:	2802      	cmp	r0, #2
 8007666:	f200 8081 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800766a:	682b      	ldr	r3, [r5, #0]
 800766c:	075f      	lsls	r7, r3, #29
 800766e:	d5f6      	bpl.n	800765e <HAL_RCC_OscConfig+0x1ca>
 8007670:	e7db      	b.n	800762a <HAL_RCC_OscConfig+0x196>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007672:	f001 0103 	and.w	r1, r1, #3
 8007676:	2902      	cmp	r1, #2
 8007678:	f47f af1f 	bne.w	80074ba <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800767c:	4a28      	ldr	r2, [pc, #160]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 800767e:	6812      	ldr	r2, [r2, #0]
 8007680:	0392      	lsls	r2, r2, #14
 8007682:	f57f af4b 	bpl.w	800751c <HAL_RCC_OscConfig+0x88>
 8007686:	6862      	ldr	r2, [r4, #4]
 8007688:	2a00      	cmp	r2, #0
 800768a:	f47f af47 	bne.w	800751c <HAL_RCC_OscConfig+0x88>
    return HAL_ERROR;
 800768e:	2001      	movs	r0, #1
}
 8007690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007692:	f001 0103 	and.w	r1, r1, #3
 8007696:	2901      	cmp	r1, #1
 8007698:	f47f af4f 	bne.w	800753a <HAL_RCC_OscConfig+0xa6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800769c:	4a20      	ldr	r2, [pc, #128]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 800769e:	6812      	ldr	r2, [r2, #0]
 80076a0:	05d2      	lsls	r2, r2, #23
 80076a2:	d502      	bpl.n	80076aa <HAL_RCC_OscConfig+0x216>
 80076a4:	69e2      	ldr	r2, [r4, #28]
 80076a6:	2a80      	cmp	r2, #128	@ 0x80
 80076a8:	d1f1      	bne.n	800768e <HAL_RCC_OscConfig+0x1fa>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80076aa:	491d      	ldr	r1, [pc, #116]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 80076ac:	6a20      	ldr	r0, [r4, #32]
 80076ae:	68ca      	ldr	r2, [r1, #12]
 80076b0:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 80076b4:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 80076b8:	60ca      	str	r2, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80076ba:	e75c      	b.n	8007576 <HAL_RCC_OscConfig+0xe2>
    PWR->CR1 |= PWR_CR1_DBP;
 80076bc:	4d19      	ldr	r5, [pc, #100]	@ (8007724 <HAL_RCC_OscConfig+0x290>)
 80076be:	682b      	ldr	r3, [r5, #0]
 80076c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076c4:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80076c6:	f7fc f9d9 	bl	8003a7c <HAL_GetTick>
 80076ca:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076cc:	e004      	b.n	80076d8 <HAL_RCC_OscConfig+0x244>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076ce:	f7fc f9d5 	bl	8003a7c <HAL_GetTick>
 80076d2:	1b80      	subs	r0, r0, r6
 80076d4:	2864      	cmp	r0, #100	@ 0x64
 80076d6:	d849      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80076d8:	682b      	ldr	r3, [r5, #0]
 80076da:	05da      	lsls	r2, r3, #23
 80076dc:	d5f7      	bpl.n	80076ce <HAL_RCC_OscConfig+0x23a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076de:	68a3      	ldr	r3, [r4, #8]
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	f000 8196 	beq.w	8007a12 <HAL_RCC_OscConfig+0x57e>
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	f000 8176 	beq.w	80079d8 <HAL_RCC_OscConfig+0x544>
 80076ec:	2b05      	cmp	r3, #5
 80076ee:	f000 8196 	beq.w	8007a1e <HAL_RCC_OscConfig+0x58a>
 80076f2:	2b85      	cmp	r3, #133	@ 0x85
 80076f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
 80076f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80076f8:	f000 819f 	beq.w	8007a3a <HAL_RCC_OscConfig+0x5a6>
 80076fc:	f022 0201 	bic.w	r2, r2, #1
 8007700:	671a      	str	r2, [r3, #112]	@ 0x70
 8007702:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007704:	f022 0204 	bic.w	r2, r2, #4
 8007708:	671a      	str	r2, [r3, #112]	@ 0x70
 800770a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800770c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007710:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8007712:	f7fc f9b3 	bl	8003a7c <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007716:	4e02      	ldr	r6, [pc, #8]	@ (8007720 <HAL_RCC_OscConfig+0x28c>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007718:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800771c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800771e:	e008      	b.n	8007732 <HAL_RCC_OscConfig+0x29e>
 8007720:	58024400 	.word	0x58024400
 8007724:	58024800 	.word	0x58024800
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007728:	f7fc f9a8 	bl	8003a7c <HAL_GetTick>
 800772c:	1b40      	subs	r0, r0, r5
 800772e:	42b8      	cmp	r0, r7
 8007730:	d81c      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007732:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8007734:	079b      	lsls	r3, r3, #30
 8007736:	d5f7      	bpl.n	8007728 <HAL_RCC_OscConfig+0x294>
 8007738:	e751      	b.n	80075de <HAL_RCC_OscConfig+0x14a>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800773a:	4da4      	ldr	r5, [pc, #656]	@ (80079cc <HAL_RCC_OscConfig+0x538>)
 800773c:	692a      	ldr	r2, [r5, #16]
 800773e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8007742:	2a18      	cmp	r2, #24
 8007744:	f000 80e7 	beq.w	8007916 <HAL_RCC_OscConfig+0x482>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007748:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800774a:	682b      	ldr	r3, [r5, #0]
 800774c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007750:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007752:	d070      	beq.n	8007836 <HAL_RCC_OscConfig+0x3a2>
        tickstart = HAL_GetTick();
 8007754:	f7fc f992 	bl	8003a7c <HAL_GetTick>
 8007758:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800775a:	682b      	ldr	r3, [r5, #0]
 800775c:	019b      	lsls	r3, r3, #6
 800775e:	f57f af42 	bpl.w	80075e6 <HAL_RCC_OscConfig+0x152>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007762:	f7fc f98b 	bl	8003a7c <HAL_GetTick>
 8007766:	1b00      	subs	r0, r0, r4
 8007768:	2802      	cmp	r0, #2
 800776a:	d9f6      	bls.n	800775a <HAL_RCC_OscConfig+0x2c6>
            return HAL_TIMEOUT;
 800776c:	2003      	movs	r0, #3
}
 800776e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007770:	4d96      	ldr	r5, [pc, #600]	@ (80079cc <HAL_RCC_OscConfig+0x538>)
 8007772:	682b      	ldr	r3, [r5, #0]
 8007774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007778:	602b      	str	r3, [r5, #0]
 800777a:	682b      	ldr	r3, [r5, #0]
 800777c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007780:	602b      	str	r3, [r5, #0]
 8007782:	682b      	ldr	r3, [r5, #0]
 8007784:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007788:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800778a:	f7fc f977 	bl	8003a7c <HAL_GetTick>
 800778e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007790:	e004      	b.n	800779c <HAL_RCC_OscConfig+0x308>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007792:	f7fc f973 	bl	8003a7c <HAL_GetTick>
 8007796:	1b80      	subs	r0, r0, r6
 8007798:	2864      	cmp	r0, #100	@ 0x64
 800779a:	d8e7      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800779c:	682b      	ldr	r3, [r5, #0]
 800779e:	039f      	lsls	r7, r3, #14
 80077a0:	d4f7      	bmi.n	8007792 <HAL_RCC_OscConfig+0x2fe>
 80077a2:	e6ba      	b.n	800751a <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_LSI_DISABLE();
 80077a4:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80077a6:	f023 0301 	bic.w	r3, r3, #1
 80077aa:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80077ac:	f7fc f966 	bl	8003a7c <HAL_GetTick>
 80077b0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80077b2:	e004      	b.n	80077be <HAL_RCC_OscConfig+0x32a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077b4:	f7fc f962 	bl	8003a7c <HAL_GetTick>
 80077b8:	1b80      	subs	r0, r0, r6
 80077ba:	2802      	cmp	r0, #2
 80077bc:	d8d6      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80077be:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80077c0:	0799      	lsls	r1, r3, #30
 80077c2:	d4f7      	bmi.n	80077b4 <HAL_RCC_OscConfig+0x320>
 80077c4:	e6ef      	b.n	80075a6 <HAL_RCC_OscConfig+0x112>
      __HAL_RCC_HSI48_DISABLE();
 80077c6:	682b      	ldr	r3, [r5, #0]
 80077c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077cc:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80077ce:	f7fc f955 	bl	8003a7c <HAL_GetTick>
 80077d2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80077d4:	e004      	b.n	80077e0 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077d6:	f7fc f951 	bl	8003a7c <HAL_GetTick>
 80077da:	1b80      	subs	r0, r0, r6
 80077dc:	2802      	cmp	r0, #2
 80077de:	d8c5      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80077e0:	682b      	ldr	r3, [r5, #0]
 80077e2:	0498      	lsls	r0, r3, #18
 80077e4:	d4f7      	bmi.n	80077d6 <HAL_RCC_OscConfig+0x342>
 80077e6:	e6f7      	b.n	80075d8 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_CSI_DISABLE();
 80077e8:	682b      	ldr	r3, [r5, #0]
 80077ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80077ee:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80077f0:	f7fc f944 	bl	8003a7c <HAL_GetTick>
 80077f4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80077f6:	e004      	b.n	8007802 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80077f8:	f7fc f940 	bl	8003a7c <HAL_GetTick>
 80077fc:	1b80      	subs	r0, r0, r6
 80077fe:	2802      	cmp	r0, #2
 8007800:	d8b4      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007802:	682b      	ldr	r3, [r5, #0]
 8007804:	05df      	lsls	r7, r3, #23
 8007806:	d4f7      	bmi.n	80077f8 <HAL_RCC_OscConfig+0x364>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007808:	6823      	ldr	r3, [r4, #0]
 800780a:	e6b4      	b.n	8007576 <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 800780c:	f023 0301 	bic.w	r3, r3, #1
 8007810:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007812:	f7fc f933 	bl	8003a7c <HAL_GetTick>
 8007816:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007818:	e004      	b.n	8007824 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800781a:	f7fc f92f 	bl	8003a7c <HAL_GetTick>
 800781e:	1b80      	subs	r0, r0, r6
 8007820:	2802      	cmp	r0, #2
 8007822:	d8a3      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007824:	682b      	ldr	r3, [r5, #0]
 8007826:	0758      	lsls	r0, r3, #29
 8007828:	d4f7      	bmi.n	800781a <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	e678      	b.n	8007520 <HAL_RCC_OscConfig+0x8c>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800782e:	0790      	lsls	r0, r2, #30
 8007830:	f47f af07 	bne.w	8007642 <HAL_RCC_OscConfig+0x1ae>
 8007834:	e6df      	b.n	80075f6 <HAL_RCC_OscConfig+0x162>
        tickstart = HAL_GetTick();
 8007836:	f7fc f921 	bl	8003a7c <HAL_GetTick>
 800783a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800783c:	e004      	b.n	8007848 <HAL_RCC_OscConfig+0x3b4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800783e:	f7fc f91d 	bl	8003a7c <HAL_GetTick>
 8007842:	1b80      	subs	r0, r0, r6
 8007844:	2802      	cmp	r0, #2
 8007846:	d891      	bhi.n	800776c <HAL_RCC_OscConfig+0x2d8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	0199      	lsls	r1, r3, #6
 800784c:	d4f7      	bmi.n	800783e <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800784e:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8007850:	4b5f      	ldr	r3, [pc, #380]	@ (80079d0 <HAL_RCC_OscConfig+0x53c>)
 8007852:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8007854:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007856:	495f      	ldr	r1, [pc, #380]	@ (80079d4 <HAL_RCC_OscConfig+0x540>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007858:	4e5c      	ldr	r6, [pc, #368]	@ (80079cc <HAL_RCC_OscConfig+0x538>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800785a:	4313      	orrs	r3, r2
 800785c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800785e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8007862:	62ab      	str	r3, [r5, #40]	@ 0x28
 8007864:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8007868:	3b01      	subs	r3, #1
 800786a:	3a01      	subs	r2, #1
 800786c:	025b      	lsls	r3, r3, #9
 800786e:	0412      	lsls	r2, r2, #16
 8007870:	b29b      	uxth	r3, r3
 8007872:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007876:	4313      	orrs	r3, r2
 8007878:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800787a:	3a01      	subs	r2, #1
 800787c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007880:	4313      	orrs	r3, r2
 8007882:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8007884:	3a01      	subs	r2, #1
 8007886:	0612      	lsls	r2, r2, #24
 8007888:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800788c:	4313      	orrs	r3, r2
 800788e:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8007890:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8007892:	f023 0301 	bic.w	r3, r3, #1
 8007896:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007898:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800789a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800789c:	4011      	ands	r1, r2
 800789e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80078a2:	6369      	str	r1, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80078a4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80078a6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80078a8:	f023 030c 	bic.w	r3, r3, #12
 80078ac:	4313      	orrs	r3, r2
 80078ae:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80078b0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80078b2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80078b4:	f023 0302 	bic.w	r3, r3, #2
 80078b8:	4313      	orrs	r3, r2
 80078ba:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80078bc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80078be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078c2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078c4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80078c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078ca:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80078cc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80078ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80078d2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80078d4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80078d6:	f043 0301 	orr.w	r3, r3, #1
 80078da:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80078dc:	682b      	ldr	r3, [r5, #0]
 80078de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80078e2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80078e4:	f7fc f8ca 	bl	8003a7c <HAL_GetTick>
 80078e8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80078ea:	6833      	ldr	r3, [r6, #0]
 80078ec:	019a      	lsls	r2, r3, #6
 80078ee:	f53f ae7a 	bmi.w	80075e6 <HAL_RCC_OscConfig+0x152>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078f2:	f7fc f8c3 	bl	8003a7c <HAL_GetTick>
 80078f6:	1b00      	subs	r0, r0, r4
 80078f8:	2802      	cmp	r0, #2
 80078fa:	d9f6      	bls.n	80078ea <HAL_RCC_OscConfig+0x456>
 80078fc:	e736      	b.n	800776c <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078fe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8007902:	601a      	str	r2, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800790a:	601a      	str	r2, [r3, #0]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007912:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007914:	e5f3      	b.n	80074fe <HAL_RCC_OscConfig+0x6a>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007916:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007918:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800791a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800791c:	f43f aeb7 	beq.w	800768e <HAL_RCC_OscConfig+0x1fa>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007920:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007924:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8007926:	428b      	cmp	r3, r1
 8007928:	f47f aeb1 	bne.w	800768e <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800792c:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007930:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007932:	429a      	cmp	r2, r3
 8007934:	f47f aeab 	bne.w	800768e <HAL_RCC_OscConfig+0x1fa>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007938:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800793a:	f3c0 0208 	ubfx	r2, r0, #0, #9
 800793e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007940:	429a      	cmp	r2, r3
 8007942:	f47f aea4 	bne.w	800768e <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007946:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007948:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800794c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800794e:	429a      	cmp	r2, r3
 8007950:	f47f ae9d 	bne.w	800768e <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007954:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007956:	f3c0 4206 	ubfx	r2, r0, #16, #7
 800795a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800795c:	429a      	cmp	r2, r3
 800795e:	f47f ae96 	bne.w	800768e <HAL_RCC_OscConfig+0x1fa>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007962:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007964:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8007968:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800796a:	4298      	cmp	r0, r3
 800796c:	f47f ae8f 	bne.w	800768e <HAL_RCC_OscConfig+0x1fa>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007970:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007972:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8007974:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007978:	429a      	cmp	r2, r3
 800797a:	f43f ae34 	beq.w	80075e6 <HAL_RCC_OscConfig+0x152>
          __HAL_RCC_PLLFRACN_DISABLE();
 800797e:	4a13      	ldr	r2, [pc, #76]	@ (80079cc <HAL_RCC_OscConfig+0x538>)
 8007980:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007982:	f023 0301 	bic.w	r3, r3, #1
 8007986:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8007988:	f7fc f878 	bl	8003a7c <HAL_GetTick>
 800798c:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800798e:	f7fc f875 	bl	8003a7c <HAL_GetTick>
 8007992:	42a8      	cmp	r0, r5
 8007994:	d0fb      	beq.n	800798e <HAL_RCC_OscConfig+0x4fa>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007996:	4a0d      	ldr	r2, [pc, #52]	@ (80079cc <HAL_RCC_OscConfig+0x538>)
 8007998:	4b0e      	ldr	r3, [pc, #56]	@ (80079d4 <HAL_RCC_OscConfig+0x540>)
 800799a:	6b50      	ldr	r0, [r2, #52]	@ 0x34
 800799c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800799e:	4003      	ands	r3, r0
 80079a0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80079a4:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80079a6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80079a8:	f043 0301 	orr.w	r3, r3, #1
 80079ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80079ae:	e61a      	b.n	80075e6 <HAL_RCC_OscConfig+0x152>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80079b0:	4b06      	ldr	r3, [pc, #24]	@ (80079cc <HAL_RCC_OscConfig+0x538>)
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80079b8:	601a      	str	r2, [r3, #0]
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80079c8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80079ca:	e598      	b.n	80074fe <HAL_RCC_OscConfig+0x6a>
 80079cc:	58024400 	.word	0x58024400
 80079d0:	fffffc0c 	.word	0xfffffc0c
 80079d4:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079d8:	4d1f      	ldr	r5, [pc, #124]	@ (8007a58 <HAL_RCC_OscConfig+0x5c4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079da:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079de:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80079e0:	f023 0301 	bic.w	r3, r3, #1
 80079e4:	672b      	str	r3, [r5, #112]	@ 0x70
 80079e6:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80079e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079ec:	672b      	str	r3, [r5, #112]	@ 0x70
 80079ee:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80079f0:	f023 0304 	bic.w	r3, r3, #4
 80079f4:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80079f6:	f7fc f841 	bl	8003a7c <HAL_GetTick>
 80079fa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80079fc:	e005      	b.n	8007a0a <HAL_RCC_OscConfig+0x576>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80079fe:	f7fc f83d 	bl	8003a7c <HAL_GetTick>
 8007a02:	1b80      	subs	r0, r0, r6
 8007a04:	42b8      	cmp	r0, r7
 8007a06:	f63f aeb1 	bhi.w	800776c <HAL_RCC_OscConfig+0x2d8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007a0a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8007a0c:	0798      	lsls	r0, r3, #30
 8007a0e:	d4f6      	bmi.n	80079fe <HAL_RCC_OscConfig+0x56a>
 8007a10:	e5e5      	b.n	80075de <HAL_RCC_OscConfig+0x14a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a12:	4a11      	ldr	r2, [pc, #68]	@ (8007a58 <HAL_RCC_OscConfig+0x5c4>)
 8007a14:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8007a16:	f043 0301 	orr.w	r3, r3, #1
 8007a1a:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a1c:	e679      	b.n	8007712 <HAL_RCC_OscConfig+0x27e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8007a58 <HAL_RCC_OscConfig+0x5c4>)
 8007a20:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a22:	f042 0204 	orr.w	r2, r2, #4
 8007a26:	671a      	str	r2, [r3, #112]	@ 0x70
 8007a28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a2e:	671a      	str	r2, [r3, #112]	@ 0x70
 8007a30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a32:	f042 0201 	orr.w	r2, r2, #1
 8007a36:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a38:	e66b      	b.n	8007712 <HAL_RCC_OscConfig+0x27e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a3a:	f042 0204 	orr.w	r2, r2, #4
 8007a3e:	671a      	str	r2, [r3, #112]	@ 0x70
 8007a40:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a42:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007a46:	671a      	str	r2, [r3, #112]	@ 0x70
 8007a48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a4a:	f042 0201 	orr.w	r2, r2, #1
 8007a4e:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a50:	e65f      	b.n	8007712 <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 8007a52:	2001      	movs	r0, #1
}
 8007a54:	4770      	bx	lr
 8007a56:	bf00      	nop
 8007a58:	58024400 	.word	0x58024400

08007a5c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a5c:	4a3f      	ldr	r2, [pc, #252]	@ (8007b5c <HAL_RCC_GetSysClockFreq+0x100>)
 8007a5e:	6913      	ldr	r3, [r2, #16]
 8007a60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a64:	2b10      	cmp	r3, #16
 8007a66:	d004      	beq.n	8007a72 <HAL_RCC_GetSysClockFreq+0x16>
 8007a68:	2b18      	cmp	r3, #24
 8007a6a:	d00d      	beq.n	8007a88 <HAL_RCC_GetSysClockFreq+0x2c>
 8007a6c:	b11b      	cbz	r3, 8007a76 <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 8007a6e:	483c      	ldr	r0, [pc, #240]	@ (8007b60 <HAL_RCC_GetSysClockFreq+0x104>)
 8007a70:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a72:	483c      	ldr	r0, [pc, #240]	@ (8007b64 <HAL_RCC_GetSysClockFreq+0x108>)
 8007a74:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a76:	6813      	ldr	r3, [r2, #0]
 8007a78:	0699      	lsls	r1, r3, #26
 8007a7a:	d548      	bpl.n	8007b0e <HAL_RCC_GetSysClockFreq+0xb2>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a7c:	6813      	ldr	r3, [r2, #0]
 8007a7e:	483a      	ldr	r0, [pc, #232]	@ (8007b68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007a80:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007a84:	40d8      	lsrs	r0, r3
 8007a86:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a88:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8007a8a:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007a8c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007a8e:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 8007a90:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007a94:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007a96:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8007a9a:	d036      	beq.n	8007b0a <HAL_RCC_GetSysClockFreq+0xae>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007a9c:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007aa0:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007aa4:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007aa8:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007aac:	fb05 f303 	mul.w	r3, r5, r3
 8007ab0:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ab2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ab6:	ee06 3a90 	vmov	s13, r3
 8007aba:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8007abe:	d002      	beq.n	8007ac6 <HAL_RCC_GetSysClockFreq+0x6a>
 8007ac0:	2902      	cmp	r1, #2
 8007ac2:	d026      	beq.n	8007b12 <HAL_RCC_GetSysClockFreq+0xb6>
 8007ac4:	b341      	cbz	r1, 8007b18 <HAL_RCC_GetSysClockFreq+0xbc>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ac6:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8007b6c <HAL_RCC_GetSysClockFreq+0x110>
 8007aca:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8007ace:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8007ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ad4:	ee07 3a10 	vmov	s14, r3
 8007ad8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8007adc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007ae0:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007ae4:	ee37 7a25 	vadd.f32	s14, s14, s11
 8007ae8:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007aec:	4b1b      	ldr	r3, [pc, #108]	@ (8007b5c <HAL_RCC_GetSysClockFreq+0x100>)
 8007aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007af0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007af4:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007af6:	ee07 3a90 	vmov	s15, r3
 8007afa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007afe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007b02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b06:	ee17 0a90 	vmov	r0, s15
}
 8007b0a:	bc30      	pop	{r4, r5}
 8007b0c:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007b0e:	4816      	ldr	r0, [pc, #88]	@ (8007b68 <HAL_RCC_GetSysClockFreq+0x10c>)
}
 8007b10:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b12:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8007b70 <HAL_RCC_GetSysClockFreq+0x114>
 8007b16:	e7d8      	b.n	8007aca <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b18:	6813      	ldr	r3, [r2, #0]
 8007b1a:	069b      	lsls	r3, r3, #26
 8007b1c:	d51a      	bpl.n	8007b54 <HAL_RCC_GetSysClockFreq+0xf8>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b1e:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b20:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8007b24:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b26:	4910      	ldr	r1, [pc, #64]	@ (8007b68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007b28:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b30:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b32:	ee07 3a10 	vmov	s14, r3
 8007b36:	ee06 1a10 	vmov	s12, r1
 8007b3a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007b3e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8007b42:	ee77 6a26 	vadd.f32	s13, s14, s13
 8007b46:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8007b4a:	ee76 7aa5 	vadd.f32	s15, s13, s11
 8007b4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007b52:	e7cb      	b.n	8007aec <HAL_RCC_GetSysClockFreq+0x90>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007b54:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8007b74 <HAL_RCC_GetSysClockFreq+0x118>
 8007b58:	e7b7      	b.n	8007aca <HAL_RCC_GetSysClockFreq+0x6e>
 8007b5a:	bf00      	nop
 8007b5c:	58024400 	.word	0x58024400
 8007b60:	003d0900 	.word	0x003d0900
 8007b64:	017d7840 	.word	0x017d7840
 8007b68:	03d09000 	.word	0x03d09000
 8007b6c:	4a742400 	.word	0x4a742400
 8007b70:	4bbebc20 	.word	0x4bbebc20
 8007b74:	4c742400 	.word	0x4c742400

08007b78 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	f000 810e 	beq.w	8007d9a <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b7e:	4a8d      	ldr	r2, [pc, #564]	@ (8007db4 <HAL_RCC_ClockConfig+0x23c>)
 8007b80:	6813      	ldr	r3, [r2, #0]
 8007b82:	f003 030f 	and.w	r3, r3, #15
 8007b86:	428b      	cmp	r3, r1
{
 8007b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007b90:	d20c      	bcs.n	8007bac <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b92:	6813      	ldr	r3, [r2, #0]
 8007b94:	f023 030f 	bic.w	r3, r3, #15
 8007b98:	430b      	orrs	r3, r1
 8007b9a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b9c:	6813      	ldr	r3, [r2, #0]
 8007b9e:	f003 030f 	and.w	r3, r3, #15
 8007ba2:	428b      	cmp	r3, r1
 8007ba4:	d002      	beq.n	8007bac <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8007ba6:	2001      	movs	r0, #1
}
 8007ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007bac:	6823      	ldr	r3, [r4, #0]
 8007bae:	0758      	lsls	r0, r3, #29
 8007bb0:	d50b      	bpl.n	8007bca <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8007bb2:	4981      	ldr	r1, [pc, #516]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007bb4:	6920      	ldr	r0, [r4, #16]
 8007bb6:	698a      	ldr	r2, [r1, #24]
 8007bb8:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007bbc:	4290      	cmp	r0, r2
 8007bbe:	d904      	bls.n	8007bca <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007bc0:	698a      	ldr	r2, [r1, #24]
 8007bc2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007bc6:	4302      	orrs	r2, r0
 8007bc8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bca:	0719      	lsls	r1, r3, #28
 8007bcc:	d50b      	bpl.n	8007be6 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8007bce:	497a      	ldr	r1, [pc, #488]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007bd0:	6960      	ldr	r0, [r4, #20]
 8007bd2:	69ca      	ldr	r2, [r1, #28]
 8007bd4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007bd8:	4290      	cmp	r0, r2
 8007bda:	d904      	bls.n	8007be6 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007bdc:	69ca      	ldr	r2, [r1, #28]
 8007bde:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007be2:	4302      	orrs	r2, r0
 8007be4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007be6:	06da      	lsls	r2, r3, #27
 8007be8:	d50b      	bpl.n	8007c02 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8007bea:	4973      	ldr	r1, [pc, #460]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007bec:	69a0      	ldr	r0, [r4, #24]
 8007bee:	69ca      	ldr	r2, [r1, #28]
 8007bf0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8007bf4:	4290      	cmp	r0, r2
 8007bf6:	d904      	bls.n	8007c02 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007bf8:	69ca      	ldr	r2, [r1, #28]
 8007bfa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007bfe:	4302      	orrs	r2, r0
 8007c00:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007c02:	069f      	lsls	r7, r3, #26
 8007c04:	d50b      	bpl.n	8007c1e <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8007c06:	496c      	ldr	r1, [pc, #432]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007c08:	69e0      	ldr	r0, [r4, #28]
 8007c0a:	6a0a      	ldr	r2, [r1, #32]
 8007c0c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007c10:	4290      	cmp	r0, r2
 8007c12:	d904      	bls.n	8007c1e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007c14:	6a0a      	ldr	r2, [r1, #32]
 8007c16:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007c1a:	4302      	orrs	r2, r0
 8007c1c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c1e:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c20:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c24:	f140 80ab 	bpl.w	8007d7e <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8007c28:	4e63      	ldr	r6, [pc, #396]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007c2a:	68e0      	ldr	r0, [r4, #12]
 8007c2c:	69b1      	ldr	r1, [r6, #24]
 8007c2e:	f001 010f 	and.w	r1, r1, #15
 8007c32:	4288      	cmp	r0, r1
 8007c34:	d904      	bls.n	8007c40 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c36:	69b1      	ldr	r1, [r6, #24]
 8007c38:	f021 010f 	bic.w	r1, r1, #15
 8007c3c:	4301      	orrs	r1, r0
 8007c3e:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	d030      	beq.n	8007ca6 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007c44:	4a5c      	ldr	r2, [pc, #368]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007c46:	68a1      	ldr	r1, [r4, #8]
 8007c48:	6993      	ldr	r3, [r2, #24]
 8007c4a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007c4e:	430b      	orrs	r3, r1
 8007c50:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c52:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007c54:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c56:	2902      	cmp	r1, #2
 8007c58:	f000 80a1 	beq.w	8007d9e <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c5c:	2903      	cmp	r1, #3
 8007c5e:	f000 8098 	beq.w	8007d92 <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007c62:	2901      	cmp	r1, #1
 8007c64:	f000 80a1 	beq.w	8007daa <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c68:	075f      	lsls	r7, r3, #29
 8007c6a:	d59c      	bpl.n	8007ba6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c6c:	4e52      	ldr	r6, [pc, #328]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c6e:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c72:	6933      	ldr	r3, [r6, #16]
 8007c74:	f023 0307 	bic.w	r3, r3, #7
 8007c78:	430b      	orrs	r3, r1
 8007c7a:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8007c7c:	f7fb fefe 	bl	8003a7c <HAL_GetTick>
 8007c80:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c82:	e005      	b.n	8007c90 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c84:	f7fb fefa 	bl	8003a7c <HAL_GetTick>
 8007c88:	1bc0      	subs	r0, r0, r7
 8007c8a:	4540      	cmp	r0, r8
 8007c8c:	f200 808b 	bhi.w	8007da6 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c90:	6933      	ldr	r3, [r6, #16]
 8007c92:	6862      	ldr	r2, [r4, #4]
 8007c94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c98:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8007c9c:	d1f2      	bne.n	8007c84 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	079e      	lsls	r6, r3, #30
 8007ca2:	d506      	bpl.n	8007cb2 <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8007ca4:	68e0      	ldr	r0, [r4, #12]
 8007ca6:	4944      	ldr	r1, [pc, #272]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007ca8:	698a      	ldr	r2, [r1, #24]
 8007caa:	f002 020f 	and.w	r2, r2, #15
 8007cae:	4282      	cmp	r2, r0
 8007cb0:	d869      	bhi.n	8007d86 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007cb2:	4940      	ldr	r1, [pc, #256]	@ (8007db4 <HAL_RCC_ClockConfig+0x23c>)
 8007cb4:	680a      	ldr	r2, [r1, #0]
 8007cb6:	f002 020f 	and.w	r2, r2, #15
 8007cba:	42aa      	cmp	r2, r5
 8007cbc:	d90a      	bls.n	8007cd4 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cbe:	680a      	ldr	r2, [r1, #0]
 8007cc0:	f022 020f 	bic.w	r2, r2, #15
 8007cc4:	432a      	orrs	r2, r5
 8007cc6:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cc8:	680a      	ldr	r2, [r1, #0]
 8007cca:	f002 020f 	and.w	r2, r2, #15
 8007cce:	42aa      	cmp	r2, r5
 8007cd0:	f47f af69 	bne.w	8007ba6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007cd4:	0758      	lsls	r0, r3, #29
 8007cd6:	d50b      	bpl.n	8007cf0 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8007cd8:	4937      	ldr	r1, [pc, #220]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007cda:	6920      	ldr	r0, [r4, #16]
 8007cdc:	698a      	ldr	r2, [r1, #24]
 8007cde:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007ce2:	4290      	cmp	r0, r2
 8007ce4:	d204      	bcs.n	8007cf0 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007ce6:	698a      	ldr	r2, [r1, #24]
 8007ce8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007cec:	4302      	orrs	r2, r0
 8007cee:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cf0:	0719      	lsls	r1, r3, #28
 8007cf2:	d50b      	bpl.n	8007d0c <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8007cf4:	4930      	ldr	r1, [pc, #192]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007cf6:	6960      	ldr	r0, [r4, #20]
 8007cf8:	69ca      	ldr	r2, [r1, #28]
 8007cfa:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8007cfe:	4290      	cmp	r0, r2
 8007d00:	d204      	bcs.n	8007d0c <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007d02:	69ca      	ldr	r2, [r1, #28]
 8007d04:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007d08:	4302      	orrs	r2, r0
 8007d0a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d0c:	06da      	lsls	r2, r3, #27
 8007d0e:	d50b      	bpl.n	8007d28 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8007d10:	4929      	ldr	r1, [pc, #164]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007d12:	69a0      	ldr	r0, [r4, #24]
 8007d14:	69ca      	ldr	r2, [r1, #28]
 8007d16:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8007d1a:	4290      	cmp	r0, r2
 8007d1c:	d204      	bcs.n	8007d28 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007d1e:	69ca      	ldr	r2, [r1, #28]
 8007d20:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007d24:	4302      	orrs	r2, r0
 8007d26:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007d28:	069b      	lsls	r3, r3, #26
 8007d2a:	d50b      	bpl.n	8007d44 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8007d2c:	4a22      	ldr	r2, [pc, #136]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007d2e:	69e1      	ldr	r1, [r4, #28]
 8007d30:	6a13      	ldr	r3, [r2, #32]
 8007d32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007d36:	4299      	cmp	r1, r3
 8007d38:	d204      	bcs.n	8007d44 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007d3a:	6a13      	ldr	r3, [r2, #32]
 8007d3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d40:	430b      	orrs	r3, r1
 8007d42:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007d44:	f7ff fe8a 	bl	8007a5c <HAL_RCC_GetSysClockFreq>
 8007d48:	4a1b      	ldr	r2, [pc, #108]	@ (8007db8 <HAL_RCC_ClockConfig+0x240>)
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	481b      	ldr	r0, [pc, #108]	@ (8007dbc <HAL_RCC_ClockConfig+0x244>)
 8007d4e:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007d50:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007d52:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8007d56:	4d1a      	ldr	r5, [pc, #104]	@ (8007dc0 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007d58:	f002 020f 	and.w	r2, r2, #15
 8007d5c:	4c19      	ldr	r4, [pc, #100]	@ (8007dc4 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007d5e:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007d60:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007d62:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8007d66:	4818      	ldr	r0, [pc, #96]	@ (8007dc8 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007d68:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8007d6c:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8007d6e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8007d70:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007d72:	40d3      	lsrs	r3, r2
 8007d74:	6023      	str	r3, [r4, #0]
}
 8007d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8007d7a:	f7fb be1d 	b.w	80039b8 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d7e:	2a00      	cmp	r2, #0
 8007d80:	f47f af60 	bne.w	8007c44 <HAL_RCC_ClockConfig+0xcc>
 8007d84:	e795      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d86:	698a      	ldr	r2, [r1, #24]
 8007d88:	f022 020f 	bic.w	r2, r2, #15
 8007d8c:	4302      	orrs	r2, r0
 8007d8e:	618a      	str	r2, [r1, #24]
 8007d90:	e78f      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d92:	019a      	lsls	r2, r3, #6
 8007d94:	f53f af6a 	bmi.w	8007c6c <HAL_RCC_ClockConfig+0xf4>
 8007d98:	e705      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8007d9a:	2001      	movs	r0, #1
}
 8007d9c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d9e:	0398      	lsls	r0, r3, #14
 8007da0:	f53f af64 	bmi.w	8007c6c <HAL_RCC_ClockConfig+0xf4>
 8007da4:	e6ff      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8007da6:	2003      	movs	r0, #3
 8007da8:	e6fe      	b.n	8007ba8 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007daa:	05db      	lsls	r3, r3, #23
 8007dac:	f53f af5e 	bmi.w	8007c6c <HAL_RCC_ClockConfig+0xf4>
 8007db0:	e6f9      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x2e>
 8007db2:	bf00      	nop
 8007db4:	52002000 	.word	0x52002000
 8007db8:	58024400 	.word	0x58024400
 8007dbc:	0800eb54 	.word	0x0800eb54
 8007dc0:	2400000c 	.word	0x2400000c
 8007dc4:	24000008 	.word	0x24000008
 8007dc8:	24000014 	.word	0x24000014

08007dcc <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007dcc:	4a18      	ldr	r2, [pc, #96]	@ (8007e30 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007dce:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007dd0:	6913      	ldr	r3, [r2, #16]
 8007dd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007dd6:	2b10      	cmp	r3, #16
 8007dd8:	d019      	beq.n	8007e0e <HAL_RCC_GetHCLKFreq+0x42>
 8007dda:	2b18      	cmp	r3, #24
 8007ddc:	d022      	beq.n	8007e24 <HAL_RCC_GetHCLKFreq+0x58>
 8007dde:	b1c3      	cbz	r3, 8007e12 <HAL_RCC_GetHCLKFreq+0x46>
      sysclockfreq = CSI_VALUE;
 8007de0:	4b14      	ldr	r3, [pc, #80]	@ (8007e34 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007de2:	4913      	ldr	r1, [pc, #76]	@ (8007e30 <HAL_RCC_GetHCLKFreq+0x64>)
 8007de4:	4814      	ldr	r0, [pc, #80]	@ (8007e38 <HAL_RCC_GetHCLKFreq+0x6c>)
 8007de6:	698a      	ldr	r2, [r1, #24]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007de8:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007dea:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007dee:	4c13      	ldr	r4, [pc, #76]	@ (8007e3c <HAL_RCC_GetHCLKFreq+0x70>)
 8007df0:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007df4:	4d12      	ldr	r5, [pc, #72]	@ (8007e40 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007df6:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007df8:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007dfa:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007dfe:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007e02:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007e04:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8007e08:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007e0a:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8007e0c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8007e44 <HAL_RCC_GetHCLKFreq+0x78>)
 8007e10:	e7e7      	b.n	8007de2 <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e12:	6813      	ldr	r3, [r2, #0]
 8007e14:	069b      	lsls	r3, r3, #26
 8007e16:	d509      	bpl.n	8007e2c <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e18:	6812      	ldr	r2, [r2, #0]
 8007e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e48 <HAL_RCC_GetHCLKFreq+0x7c>)
 8007e1c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007e20:	40d3      	lsrs	r3, r2
 8007e22:	e7de      	b.n	8007de2 <HAL_RCC_GetHCLKFreq+0x16>
 8007e24:	f7ff fac4 	bl	80073b0 <HAL_RCC_GetSysClockFreq.part.0>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	e7da      	b.n	8007de2 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007e2c:	4b06      	ldr	r3, [pc, #24]	@ (8007e48 <HAL_RCC_GetHCLKFreq+0x7c>)
 8007e2e:	e7d8      	b.n	8007de2 <HAL_RCC_GetHCLKFreq+0x16>
 8007e30:	58024400 	.word	0x58024400
 8007e34:	003d0900 	.word	0x003d0900
 8007e38:	0800eb54 	.word	0x0800eb54
 8007e3c:	24000008 	.word	0x24000008
 8007e40:	2400000c 	.word	0x2400000c
 8007e44:	017d7840 	.word	0x017d7840
 8007e48:	03d09000 	.word	0x03d09000

08007e4c <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ec0 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e4e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e50:	6913      	ldr	r3, [r2, #16]
 8007e52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e56:	2b10      	cmp	r3, #16
 8007e58:	d020      	beq.n	8007e9c <HAL_RCC_GetPCLK1Freq+0x50>
 8007e5a:	2b18      	cmp	r3, #24
 8007e5c:	d029      	beq.n	8007eb2 <HAL_RCC_GetPCLK1Freq+0x66>
 8007e5e:	b1fb      	cbz	r3, 8007ea0 <HAL_RCC_GetPCLK1Freq+0x54>
      sysclockfreq = CSI_VALUE;
 8007e60:	4b18      	ldr	r3, [pc, #96]	@ (8007ec4 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007e62:	4a17      	ldr	r2, [pc, #92]	@ (8007ec0 <HAL_RCC_GetPCLK1Freq+0x74>)
 8007e64:	4918      	ldr	r1, [pc, #96]	@ (8007ec8 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8007e66:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8007e68:	4d18      	ldr	r5, [pc, #96]	@ (8007ecc <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007e6a:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007e6e:	4c18      	ldr	r4, [pc, #96]	@ (8007ed0 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8007e70:	5c08      	ldrb	r0, [r1, r0]
 8007e72:	f000 001f 	and.w	r0, r0, #31
 8007e76:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007e78:	6990      	ldr	r0, [r2, #24]
 8007e7a:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8007e7e:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8007e80:	5c08      	ldrb	r0, [r1, r0]
 8007e82:	f000 001f 	and.w	r0, r0, #31
 8007e86:	40c3      	lsrs	r3, r0
 8007e88:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8007e8a:	69d2      	ldr	r2, [r2, #28]
 8007e8c:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8007e90:	5c88      	ldrb	r0, [r1, r2]
 8007e92:	f000 001f 	and.w	r0, r0, #31
#endif
}
 8007e96:	fa23 f000 	lsr.w	r0, r3, r0
 8007e9a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed4 <HAL_RCC_GetPCLK1Freq+0x88>)
 8007e9e:	e7e0      	b.n	8007e62 <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ea0:	6813      	ldr	r3, [r2, #0]
 8007ea2:	069b      	lsls	r3, r3, #26
 8007ea4:	d509      	bpl.n	8007eba <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007ea6:	6812      	ldr	r2, [r2, #0]
 8007ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed8 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8007eaa:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007eae:	40d3      	lsrs	r3, r2
 8007eb0:	e7d7      	b.n	8007e62 <HAL_RCC_GetPCLK1Freq+0x16>
 8007eb2:	f7ff fa7d 	bl	80073b0 <HAL_RCC_GetSysClockFreq.part.0>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	e7d3      	b.n	8007e62 <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007eba:	4b07      	ldr	r3, [pc, #28]	@ (8007ed8 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8007ebc:	e7d1      	b.n	8007e62 <HAL_RCC_GetPCLK1Freq+0x16>
 8007ebe:	bf00      	nop
 8007ec0:	58024400 	.word	0x58024400
 8007ec4:	003d0900 	.word	0x003d0900
 8007ec8:	0800eb54 	.word	0x0800eb54
 8007ecc:	2400000c 	.word	0x2400000c
 8007ed0:	24000008 	.word	0x24000008
 8007ed4:	017d7840 	.word	0x017d7840
 8007ed8:	03d09000 	.word	0x03d09000

08007edc <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8007edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007ede:	4c36      	ldr	r4, [pc, #216]	@ (8007fb8 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8007ee0:	4606      	mov	r6, r0
 8007ee2:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007eea:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007eec:	f7fb fdc6 	bl	8003a7c <HAL_GetTick>
 8007ef0:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007ef2:	e004      	b.n	8007efe <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ef4:	f7fb fdc2 	bl	8003a7c <HAL_GetTick>
 8007ef8:	1b40      	subs	r0, r0, r5
 8007efa:	2802      	cmp	r0, #2
 8007efc:	d856      	bhi.n	8007fac <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007efe:	6823      	ldr	r3, [r4, #0]
 8007f00:	011a      	lsls	r2, r3, #4
 8007f02:	d4f7      	bmi.n	8007ef4 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007f04:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007f06:	6832      	ldr	r2, [r6, #0]
 8007f08:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8007f0c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007f10:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f12:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8007f16:	3b01      	subs	r3, #1
 8007f18:	3a01      	subs	r2, #1
 8007f1a:	025b      	lsls	r3, r3, #9
 8007f1c:	0412      	lsls	r2, r2, #16
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007f24:	4313      	orrs	r3, r2
 8007f26:	6872      	ldr	r2, [r6, #4]
 8007f28:	3a01      	subs	r2, #1
 8007f2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	6932      	ldr	r2, [r6, #16]
 8007f32:	3a01      	subs	r2, #1
 8007f34:	0612      	lsls	r2, r2, #24
 8007f36:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007f3e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007f40:	6972      	ldr	r2, [r6, #20]
 8007f42:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007f46:	4313      	orrs	r3, r2
 8007f48:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007f4a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007f4c:	69b3      	ldr	r3, [r6, #24]
 8007f4e:	f022 0220 	bic.w	r2, r2, #32
 8007f52:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007f54:	4b19      	ldr	r3, [pc, #100]	@ (8007fbc <RCCEx_PLL2_Config.part.0+0xe0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007f56:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007f58:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8007f5a:	f022 0210 	bic.w	r2, r2, #16
 8007f5e:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007f60:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8007f62:	69f2      	ldr	r2, [r6, #28]
 8007f64:	400b      	ands	r3, r1
 8007f66:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8007f6a:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007f6c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007f6e:	f043 0310 	orr.w	r3, r3, #16
 8007f72:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007f74:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8007f76:	b1df      	cbz	r7, 8007fb0 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007f78:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007f7a:	bf0c      	ite	eq
 8007f7c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007f80:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8007f84:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007f86:	4c0c      	ldr	r4, [pc, #48]	@ (8007fb8 <RCCEx_PLL2_Config.part.0+0xdc>)
 8007f88:	6823      	ldr	r3, [r4, #0]
 8007f8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007f8e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f90:	f7fb fd74 	bl	8003a7c <HAL_GetTick>
 8007f94:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007f96:	e004      	b.n	8007fa2 <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007f98:	f7fb fd70 	bl	8003a7c <HAL_GetTick>
 8007f9c:	1b40      	subs	r0, r0, r5
 8007f9e:	2802      	cmp	r0, #2
 8007fa0:	d804      	bhi.n	8007fac <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007fa2:	6823      	ldr	r3, [r4, #0]
 8007fa4:	011b      	lsls	r3, r3, #4
 8007fa6:	d5f7      	bpl.n	8007f98 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8007fa8:	2000      	movs	r0, #0
}
 8007faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8007fac:	2003      	movs	r0, #3
}
 8007fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007fb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007fb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007fb6:	e7e6      	b.n	8007f86 <RCCEx_PLL2_Config.part.0+0xaa>
 8007fb8:	58024400 	.word	0x58024400
 8007fbc:	ffff0007 	.word	0xffff0007

08007fc0 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8007fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007fc2:	4c36      	ldr	r4, [pc, #216]	@ (800809c <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8007fc4:	4606      	mov	r6, r0
 8007fc6:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007fce:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fd0:	f7fb fd54 	bl	8003a7c <HAL_GetTick>
 8007fd4:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007fd6:	e004      	b.n	8007fe2 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007fd8:	f7fb fd50 	bl	8003a7c <HAL_GetTick>
 8007fdc:	1b40      	subs	r0, r0, r5
 8007fde:	2802      	cmp	r0, #2
 8007fe0:	d856      	bhi.n	8008090 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	009a      	lsls	r2, r3, #2
 8007fe6:	d4f7      	bmi.n	8007fd8 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007fe8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007fea:	6832      	ldr	r2, [r6, #0]
 8007fec:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8007ff0:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8007ff4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ff6:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8007ffa:	3b01      	subs	r3, #1
 8007ffc:	3a01      	subs	r2, #1
 8007ffe:	025b      	lsls	r3, r3, #9
 8008000:	0412      	lsls	r2, r2, #16
 8008002:	b29b      	uxth	r3, r3
 8008004:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008008:	4313      	orrs	r3, r2
 800800a:	6872      	ldr	r2, [r6, #4]
 800800c:	3a01      	subs	r2, #1
 800800e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008012:	4313      	orrs	r3, r2
 8008014:	6932      	ldr	r2, [r6, #16]
 8008016:	3a01      	subs	r2, #1
 8008018:	0612      	lsls	r2, r2, #24
 800801a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800801e:	4313      	orrs	r3, r2
 8008020:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008022:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008024:	6972      	ldr	r2, [r6, #20]
 8008026:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800802a:	4313      	orrs	r3, r2
 800802c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800802e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008030:	69b3      	ldr	r3, [r6, #24]
 8008032:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008036:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008038:	4b19      	ldr	r3, [pc, #100]	@ (80080a0 <RCCEx_PLL3_Config.part.0+0xe0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800803a:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800803c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800803e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008042:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008044:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008046:	69f2      	ldr	r2, [r6, #28]
 8008048:	400b      	ands	r3, r1
 800804a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800804e:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008050:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008056:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008058:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800805a:	b1df      	cbz	r7, 8008094 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800805c:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800805e:	bf0c      	ite	eq
 8008060:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008064:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8008068:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800806a:	4c0c      	ldr	r4, [pc, #48]	@ (800809c <RCCEx_PLL3_Config.part.0+0xdc>)
 800806c:	6823      	ldr	r3, [r4, #0]
 800806e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008072:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008074:	f7fb fd02 	bl	8003a7c <HAL_GetTick>
 8008078:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800807a:	e004      	b.n	8008086 <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800807c:	f7fb fcfe 	bl	8003a7c <HAL_GetTick>
 8008080:	1b40      	subs	r0, r0, r5
 8008082:	2802      	cmp	r0, #2
 8008084:	d804      	bhi.n	8008090 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	d5f7      	bpl.n	800807c <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 800808c:	2000      	movs	r0, #0
}
 800808e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008090:	2003      	movs	r0, #3
}
 8008092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008094:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008098:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800809a:	e7e6      	b.n	800806a <RCCEx_PLL3_Config.part.0+0xaa>
 800809c:	58024400 	.word	0x58024400
 80080a0:	ffff0007 	.word	0xffff0007

080080a4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80080a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80080a8:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 80080ac:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80080ae:	0118      	lsls	r0, r3, #4
 80080b0:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 80080b4:	d526      	bpl.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x60>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80080b6:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 80080b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80080bc:	f000 8671 	beq.w	8008da2 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 80080c0:	d815      	bhi.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80080c2:	2900      	cmp	r1, #0
 80080c4:	f000 8490 	beq.w	80089e8 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80080c8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80080cc:	f040 846b 	bne.w	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x902>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080d0:	49a4      	ldr	r1, [pc, #656]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80080d2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80080d4:	f001 0103 	and.w	r1, r1, #3
 80080d8:	2903      	cmp	r1, #3
 80080da:	f000 8464 	beq.w	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x902>
 80080de:	2102      	movs	r1, #2
 80080e0:	f104 0008 	add.w	r0, r4, #8
 80080e4:	f7ff fefa 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 80080e8:	4606      	mov	r6, r0
        break;
 80080ea:	f000 be67 	b.w	8008dbc <HAL_RCCEx_PeriphCLKConfig+0xd18>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80080ee:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80080f2:	f040 8458 	bne.w	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x902>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80080f6:	4d9b      	ldr	r5, [pc, #620]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80080f8:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80080fa:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 80080fc:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8008100:	4301      	orrs	r1, r0
 8008102:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008104:	05d9      	lsls	r1, r3, #23
 8008106:	d50a      	bpl.n	800811e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    switch (PeriphClkInit->Sai1ClockSelection)
 8008108:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800810a:	2904      	cmp	r1, #4
 800810c:	d806      	bhi.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x78>
 800810e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008112:	0495      	.short	0x0495
 8008114:	06380623 	.word	0x06380623
 8008118:	049a049a 	.word	0x049a049a
 800811c:	2601      	movs	r6, #1
 800811e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008120:	059f      	lsls	r7, r3, #22
 8008122:	d524      	bpl.n	800816e <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai2AClockSelection)
 8008124:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8008126:	2980      	cmp	r1, #128	@ 0x80
 8008128:	f000 85d7 	beq.w	8008cda <HAL_RCCEx_PeriphCLKConfig+0xc36>
 800812c:	f200 80e4 	bhi.w	80082f8 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8008130:	2900      	cmp	r1, #0
 8008132:	f000 8460 	beq.w	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008136:	2940      	cmp	r1, #64	@ 0x40
 8008138:	f040 80e7 	bne.w	800830a <HAL_RCCEx_PeriphCLKConfig+0x266>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800813c:	4989      	ldr	r1, [pc, #548]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800813e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008140:	f001 0103 	and.w	r1, r1, #3
 8008144:	2903      	cmp	r1, #3
 8008146:	f000 80e0 	beq.w	800830a <HAL_RCCEx_PeriphCLKConfig+0x266>
 800814a:	2100      	movs	r1, #0
 800814c:	f104 0008 	add.w	r0, r4, #8
 8008150:	f7ff fec4 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008154:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8008156:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800815a:	2d00      	cmp	r5, #0
 800815c:	f040 84f7 	bne.w	8008b4e <HAL_RCCEx_PeriphCLKConfig+0xaaa>
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8008160:	4f80      	ldr	r7, [pc, #512]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008162:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8008164:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008166:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 800816a:	4301      	orrs	r1, r0
 800816c:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800816e:	0558      	lsls	r0, r3, #21
 8008170:	d526      	bpl.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai2BClockSelection)
 8008172:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8008174:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008178:	f000 85da 	beq.w	8008d30 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
 800817c:	f200 80c8 	bhi.w	8008310 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8008180:	2900      	cmp	r1, #0
 8008182:	f000 8442 	beq.w	8008a0a <HAL_RCCEx_PeriphCLKConfig+0x966>
 8008186:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800818a:	f040 80cb 	bne.w	8008324 <HAL_RCCEx_PeriphCLKConfig+0x280>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800818e:	4975      	ldr	r1, [pc, #468]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008190:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008192:	f001 0103 	and.w	r1, r1, #3
 8008196:	2903      	cmp	r1, #3
 8008198:	f000 80c4 	beq.w	8008324 <HAL_RCCEx_PeriphCLKConfig+0x280>
 800819c:	2100      	movs	r1, #0
 800819e:	f104 0008 	add.w	r0, r4, #8
 80081a2:	f7ff fe9b 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 80081a6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80081a8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80081ac:	2d00      	cmp	r5, #0
 80081ae:	f040 84d1 	bne.w	8008b54 <HAL_RCCEx_PeriphCLKConfig+0xab0>
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80081b2:	4f6c      	ldr	r7, [pc, #432]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80081b4:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80081b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80081b8:	f421 6160 	bic.w	r1, r1, #3584	@ 0xe00
 80081bc:	4301      	orrs	r1, r0
 80081be:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80081c0:	0199      	lsls	r1, r3, #6
 80081c2:	d518      	bpl.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
    switch (PeriphClkInit->OspiClockSelection)
 80081c4:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80081c6:	2920      	cmp	r1, #32
 80081c8:	f000 8527 	beq.w	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xb76>
 80081cc:	f200 80ad 	bhi.w	800832a <HAL_RCCEx_PeriphCLKConfig+0x286>
 80081d0:	b139      	cbz	r1, 80081e2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80081d2:	2910      	cmp	r1, #16
 80081d4:	f040 80ac 	bne.w	8008330 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081d8:	4862      	ldr	r0, [pc, #392]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80081da:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80081dc:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80081e0:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80081e2:	2d00      	cmp	r5, #0
 80081e4:	f040 84ab 	bne.w	8008b3e <HAL_RCCEx_PeriphCLKConfig+0xa9a>
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80081e8:	4f5e      	ldr	r7, [pc, #376]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80081ea:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80081ec:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80081ee:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 80081f2:	4301      	orrs	r1, r0
 80081f4:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80081f6:	04df      	lsls	r7, r3, #19
 80081f8:	d526      	bpl.n	8008248 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    switch (PeriphClkInit->Spi123ClockSelection)
 80081fa:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80081fc:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8008200:	f000 857f 	beq.w	8008d02 <HAL_RCCEx_PeriphCLKConfig+0xc5e>
 8008204:	f200 8097 	bhi.w	8008336 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8008208:	2900      	cmp	r1, #0
 800820a:	f000 840d 	beq.w	8008a28 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800820e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8008212:	f040 8098 	bne.w	8008346 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008216:	4953      	ldr	r1, [pc, #332]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008218:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800821a:	f001 0103 	and.w	r1, r1, #3
 800821e:	2903      	cmp	r1, #3
 8008220:	f000 8091 	beq.w	8008346 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 8008224:	2100      	movs	r1, #0
 8008226:	f104 0008 	add.w	r0, r4, #8
 800822a:	f7ff fe57 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 800822e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008230:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008234:	2d00      	cmp	r5, #0
 8008236:	f040 8487 	bne.w	8008b48 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800823a:	4f4a      	ldr	r7, [pc, #296]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800823c:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800823e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008240:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8008244:	4301      	orrs	r1, r0
 8008246:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008248:	0498      	lsls	r0, r3, #18
 800824a:	d521      	bpl.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    switch (PeriphClkInit->Spi45ClockSelection)
 800824c:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800824e:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8008252:	f000 852e 	beq.w	8008cb2 <HAL_RCCEx_PeriphCLKConfig+0xc0e>
 8008256:	d879      	bhi.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8008258:	b181      	cbz	r1, 800827c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800825a:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800825e:	d17d      	bne.n	800835c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008260:	4940      	ldr	r1, [pc, #256]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008262:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008264:	f001 0103 	and.w	r1, r1, #3
 8008268:	2903      	cmp	r1, #3
 800826a:	d077      	beq.n	800835c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800826c:	2101      	movs	r1, #1
 800826e:	f104 0008 	add.w	r0, r4, #8
 8008272:	f7ff fe33 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008276:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008278:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800827c:	2d00      	cmp	r5, #0
 800827e:	f040 847a 	bne.w	8008b76 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008282:	4f38      	ldr	r7, [pc, #224]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8008284:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8008286:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008288:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 800828c:	4301      	orrs	r1, r0
 800828e:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008290:	0459      	lsls	r1, r3, #17
 8008292:	d572      	bpl.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    switch (PeriphClkInit->Spi6ClockSelection)
 8008294:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8008298:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 800829c:	f000 84d0 	beq.w	8008c40 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80082a0:	d862      	bhi.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 80082a2:	b181      	cbz	r1, 80082c6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 80082a4:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80082a8:	d165      	bne.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80082aa:	492e      	ldr	r1, [pc, #184]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80082ac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80082ae:	f001 0103 	and.w	r1, r1, #3
 80082b2:	2903      	cmp	r1, #3
 80082b4:	d05f      	beq.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80082b6:	2101      	movs	r1, #1
 80082b8:	f104 0008 	add.w	r0, r4, #8
 80082bc:	f7ff fe0e 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 80082c0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80082c2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80082c6:	2d00      	cmp	r5, #0
 80082c8:	f040 8463 	bne.w	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xaee>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80082cc:	4f25      	ldr	r7, [pc, #148]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80082ce:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 80082d2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80082d4:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 80082d8:	4301      	orrs	r1, r0
 80082da:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80082dc:	041f      	lsls	r7, r3, #16
 80082de:	d44e      	bmi.n	800837e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80082e0:	01d8      	lsls	r0, r3, #7
 80082e2:	d55c      	bpl.n	800839e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    switch (PeriphClkInit->FmcClockSelection)
 80082e4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80082e6:	2903      	cmp	r1, #3
 80082e8:	f200 85c8 	bhi.w	8008e7c <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 80082ec:	e8df f011 	tbh	[pc, r1, lsl #1]
 80082f0:	02c802cd 	.word	0x02c802cd
 80082f4:	02cd04ce 	.word	0x02cd04ce
    switch (PeriphClkInit->Sai2AClockSelection)
 80082f8:	f021 0040 	bic.w	r0, r1, #64	@ 0x40
 80082fc:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8008300:	f43f af2b 	beq.w	800815a <HAL_RCCEx_PeriphCLKConfig+0xb6>
 8008304:	29c0      	cmp	r1, #192	@ 0xc0
 8008306:	f43f af28 	beq.w	800815a <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800830a:	2601      	movs	r6, #1
 800830c:	4635      	mov	r5, r6
 800830e:	e72e      	b.n	800816e <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai2BClockSelection)
 8008310:	f421 7000 	bic.w	r0, r1, #512	@ 0x200
 8008314:	f5b0 6f00 	cmp.w	r0, #2048	@ 0x800
 8008318:	f43f af48 	beq.w	80081ac <HAL_RCCEx_PeriphCLKConfig+0x108>
 800831c:	f5b1 6fc0 	cmp.w	r1, #1536	@ 0x600
 8008320:	f43f af44 	beq.w	80081ac <HAL_RCCEx_PeriphCLKConfig+0x108>
 8008324:	2601      	movs	r6, #1
 8008326:	4635      	mov	r5, r6
 8008328:	e74a      	b.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->OspiClockSelection)
 800832a:	2930      	cmp	r1, #48	@ 0x30
 800832c:	f43f af59 	beq.w	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8008330:	2601      	movs	r6, #1
 8008332:	4635      	mov	r5, r6
 8008334:	e75f      	b.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
    switch (PeriphClkInit->Spi123ClockSelection)
 8008336:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 800833a:	f43f af7b 	beq.w	8008234 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800833e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8008342:	f43f af77 	beq.w	8008234 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8008346:	2601      	movs	r6, #1
 8008348:	4635      	mov	r5, r6
 800834a:	e77d      	b.n	8008248 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    switch (PeriphClkInit->Spi45ClockSelection)
 800834c:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8008350:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8008354:	d092      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8008356:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 800835a:	d08f      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800835c:	2601      	movs	r6, #1
 800835e:	4635      	mov	r5, r6
 8008360:	e796      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 8008362:	bf00      	nop
 8008364:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi6ClockSelection)
 8008368:	f1b1 4fa0 	cmp.w	r1, #1342177280	@ 0x50000000
 800836c:	d0ab      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800836e:	d94a      	bls.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8008370:	f1b1 4fc0 	cmp.w	r1, #1610612736	@ 0x60000000
 8008374:	d0a7      	beq.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8008376:	2601      	movs	r6, #1
 8008378:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800837a:	041f      	lsls	r7, r3, #16
 800837c:	d5b0      	bpl.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    switch (PeriphClkInit->FdcanClockSelection)
 800837e:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8008380:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8008384:	f000 82e4 	beq.w	8008950 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8008388:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 800838c:	f000 83c0 	beq.w	8008b10 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8008390:	2900      	cmp	r1, #0
 8008392:	f000 82e2 	beq.w	800895a <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 8008396:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008398:	01d8      	lsls	r0, r3, #7
 800839a:	4635      	mov	r5, r6
 800839c:	d4a2      	bmi.n	80082e4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800839e:	0259      	lsls	r1, r3, #9
 80083a0:	f100 8280 	bmi.w	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x800>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80083a4:	07df      	lsls	r7, r3, #31
 80083a6:	d53b      	bpl.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    switch (PeriphClkInit->Usart16ClockSelection)
 80083a8:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 80083ac:	2928      	cmp	r1, #40	@ 0x28
 80083ae:	d835      	bhi.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x378>
 80083b0:	e8df f011 	tbh	[pc, r1, lsl #1]
 80083b4:	0034030e 	.word	0x0034030e
 80083b8:	00340034 	.word	0x00340034
 80083bc:	00340034 	.word	0x00340034
 80083c0:	00340034 	.word	0x00340034
 80083c4:	003402ff 	.word	0x003402ff
 80083c8:	00340034 	.word	0x00340034
 80083cc:	00340034 	.word	0x00340034
 80083d0:	00340034 	.word	0x00340034
 80083d4:	00340530 	.word	0x00340530
 80083d8:	00340034 	.word	0x00340034
 80083dc:	00340034 	.word	0x00340034
 80083e0:	00340034 	.word	0x00340034
 80083e4:	0034030e 	.word	0x0034030e
 80083e8:	00340034 	.word	0x00340034
 80083ec:	00340034 	.word	0x00340034
 80083f0:	00340034 	.word	0x00340034
 80083f4:	0034030e 	.word	0x0034030e
 80083f8:	00340034 	.word	0x00340034
 80083fc:	00340034 	.word	0x00340034
 8008400:	00340034 	.word	0x00340034
 8008404:	030e      	.short	0x030e
    switch (PeriphClkInit->Spi6ClockSelection)
 8008406:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 800840a:	f43f af5c 	beq.w	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800840e:	f1b1 4f80 	cmp.w	r1, #1073741824	@ 0x40000000
 8008412:	d1b0      	bne.n	8008376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    if (ret == HAL_OK)
 8008414:	2d00      	cmp	r5, #0
 8008416:	f040 83bc 	bne.w	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800841a:	e757      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x228>
 800841c:	2601      	movs	r6, #1
 800841e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008420:	0798      	lsls	r0, r3, #30
 8008422:	d51f      	bpl.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008424:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8008428:	2905      	cmp	r1, #5
 800842a:	f200 850c 	bhi.w	8008e46 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800842e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008432:	0015      	.short	0x0015
 8008434:	04df0006 	.word	0x04df0006
 8008438:	00150015 	.word	0x00150015
 800843c:	0015      	.short	0x0015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800843e:	4911      	ldr	r1, [pc, #68]	@ (8008484 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008440:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008442:	f001 0103 	and.w	r1, r1, #3
 8008446:	2903      	cmp	r1, #3
 8008448:	f000 84fd 	beq.w	8008e46 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 800844c:	2101      	movs	r1, #1
 800844e:	f104 0008 	add.w	r0, r4, #8
 8008452:	f7ff fd43 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008456:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008458:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800845c:	2d00      	cmp	r5, #0
 800845e:	f000 839b 	beq.w	8008b98 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 8008462:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008464:	0759      	lsls	r1, r3, #29
 8008466:	d522      	bpl.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x40a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8008468:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 800846c:	2905      	cmp	r1, #5
 800846e:	f200 84ee 	bhi.w	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8008472:	e8df f011 	tbh	[pc, r1, lsl #1]
 8008476:	0018      	.short	0x0018
 8008478:	04ab0009 	.word	0x04ab0009
 800847c:	00180018 	.word	0x00180018
 8008480:	0018      	.short	0x0018
 8008482:	bf00      	nop
 8008484:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008488:	49af      	ldr	r1, [pc, #700]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800848a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800848c:	f001 0103 	and.w	r1, r1, #3
 8008490:	2903      	cmp	r1, #3
 8008492:	f000 84dc 	beq.w	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8008496:	2101      	movs	r1, #1
 8008498:	f104 0008 	add.w	r0, r4, #8
 800849c:	f7ff fd1e 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 80084a0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80084a2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80084a6:	2d00      	cmp	r5, #0
 80084a8:	f000 8368 	beq.w	8008b7c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80084ac:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80084ae:	069f      	lsls	r7, r3, #26
 80084b0:	d526      	bpl.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80084b2:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 80084b6:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80084ba:	f000 8378 	beq.w	8008bae <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80084be:	f200 8192 	bhi.w	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x742>
 80084c2:	b191      	cbz	r1, 80084ea <HAL_RCCEx_PeriphCLKConfig+0x446>
 80084c4:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80084c8:	f040 8197 	bne.w	80087fa <HAL_RCCEx_PeriphCLKConfig+0x756>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80084cc:	499e      	ldr	r1, [pc, #632]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80084ce:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80084d0:	f001 0103 	and.w	r1, r1, #3
 80084d4:	2903      	cmp	r1, #3
 80084d6:	f000 8190 	beq.w	80087fa <HAL_RCCEx_PeriphCLKConfig+0x756>
 80084da:	2100      	movs	r1, #0
 80084dc:	f104 0008 	add.w	r0, r4, #8
 80084e0:	f7ff fcfc 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 80084e4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80084e6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80084ea:	2d00      	cmp	r5, #0
 80084ec:	f040 834f 	bne.w	8008b8e <HAL_RCCEx_PeriphCLKConfig+0xaea>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80084f0:	4f95      	ldr	r7, [pc, #596]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80084f2:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 80084f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80084f8:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 80084fc:	4301      	orrs	r1, r0
 80084fe:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008500:	0658      	lsls	r0, r3, #25
 8008502:	d526      	bpl.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008504:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8008508:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800850c:	f000 8373 	beq.w	8008bf6 <HAL_RCCEx_PeriphCLKConfig+0xb52>
 8008510:	f200 8176 	bhi.w	8008800 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8008514:	b191      	cbz	r1, 800853c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8008516:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800851a:	f040 817b 	bne.w	8008814 <HAL_RCCEx_PeriphCLKConfig+0x770>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800851e:	498a      	ldr	r1, [pc, #552]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008520:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008522:	f001 0103 	and.w	r1, r1, #3
 8008526:	2903      	cmp	r1, #3
 8008528:	f000 8174 	beq.w	8008814 <HAL_RCCEx_PeriphCLKConfig+0x770>
 800852c:	2100      	movs	r1, #0
 800852e:	f104 0008 	add.w	r0, r4, #8
 8008532:	f7ff fcd3 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008536:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008538:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800853c:	2d00      	cmp	r5, #0
 800853e:	f040 8314 	bne.w	8008b6a <HAL_RCCEx_PeriphCLKConfig+0xac6>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008542:	4f81      	ldr	r7, [pc, #516]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008544:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8008548:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800854a:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 800854e:	4301      	orrs	r1, r0
 8008550:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008552:	0619      	lsls	r1, r3, #24
 8008554:	d526      	bpl.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008556:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 800855a:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800855e:	f000 8338 	beq.w	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8008562:	f200 815a 	bhi.w	800881a <HAL_RCCEx_PeriphCLKConfig+0x776>
 8008566:	b191      	cbz	r1, 800858e <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8008568:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 800856c:	f040 815f 	bne.w	800882e <HAL_RCCEx_PeriphCLKConfig+0x78a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008570:	4975      	ldr	r1, [pc, #468]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008572:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008574:	f001 0103 	and.w	r1, r1, #3
 8008578:	2903      	cmp	r1, #3
 800857a:	f000 8158 	beq.w	800882e <HAL_RCCEx_PeriphCLKConfig+0x78a>
 800857e:	2100      	movs	r1, #0
 8008580:	f104 0008 	add.w	r0, r4, #8
 8008584:	f7ff fcaa 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008588:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800858a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800858e:	2d00      	cmp	r5, #0
 8008590:	f040 82ef 	bne.w	8008b72 <HAL_RCCEx_PeriphCLKConfig+0xace>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008594:	4f6c      	ldr	r7, [pc, #432]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008596:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 800859a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800859c:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 80085a0:	4301      	orrs	r1, r0
 80085a2:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80085a4:	071f      	lsls	r7, r3, #28
 80085a6:	d50b      	bpl.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80085a8:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80085ac:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 80085b0:	f000 8262 	beq.w	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80085b4:	4f64      	ldr	r7, [pc, #400]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80085b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085b8:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80085bc:	4301      	orrs	r1, r0
 80085be:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80085c0:	06d8      	lsls	r0, r3, #27
 80085c2:	d50b      	bpl.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x538>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80085c4:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 80085c8:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 80085cc:	f000 8268 	beq.w	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80085d0:	4f5d      	ldr	r7, [pc, #372]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80085d2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80085d4:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 80085d8:	4301      	orrs	r1, r0
 80085da:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80085dc:	0319      	lsls	r1, r3, #12
 80085de:	d50e      	bpl.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 80085e0:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80085e4:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80085e8:	f000 81c2 	beq.w	8008970 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 80085ec:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80085f0:	f000 81cd 	beq.w	800898e <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 80085f4:	2900      	cmp	r1, #0
 80085f6:	f000 827b 	beq.w	8008af0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 80085fa:	2601      	movs	r6, #1
 80085fc:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80085fe:	035f      	lsls	r7, r3, #13
 8008600:	d50f      	bpl.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 8008602:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8008606:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800860a:	f000 832c 	beq.w	8008c66 <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 800860e:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8008612:	f000 8191 	beq.w	8008938 <HAL_RCCEx_PeriphCLKConfig+0x894>
 8008616:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800861a:	f000 8188 	beq.w	800892e <HAL_RCCEx_PeriphCLKConfig+0x88a>
 800861e:	2601      	movs	r6, #1
 8008620:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008622:	03d8      	lsls	r0, r3, #15
 8008624:	d520      	bpl.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 8008626:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8008628:	2900      	cmp	r1, #0
 800862a:	f000 824e 	beq.w	8008aca <HAL_RCCEx_PeriphCLKConfig+0xa26>
 800862e:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8008632:	f040 8179 	bne.w	8008928 <HAL_RCCEx_PeriphCLKConfig+0x884>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008636:	4944      	ldr	r1, [pc, #272]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008638:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800863a:	f001 0103 	and.w	r1, r1, #3
 800863e:	2903      	cmp	r1, #3
 8008640:	f000 8172 	beq.w	8008928 <HAL_RCCEx_PeriphCLKConfig+0x884>
 8008644:	2102      	movs	r1, #2
 8008646:	f104 0008 	add.w	r0, r4, #8
 800864a:	f7ff fc47 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 800864e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008650:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008654:	2d00      	cmp	r5, #0
 8008656:	f040 8240 	bne.w	8008ada <HAL_RCCEx_PeriphCLKConfig+0xa36>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800865a:	4f3b      	ldr	r7, [pc, #236]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800865c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800865e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008660:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8008664:	4301      	orrs	r1, r0
 8008666:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008668:	0099      	lsls	r1, r3, #2
 800866a:	d50e      	bpl.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800866c:	4936      	ldr	r1, [pc, #216]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 800866e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008670:	f001 0103 	and.w	r1, r1, #3
 8008674:	2903      	cmp	r1, #3
 8008676:	d007      	beq.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8008678:	2102      	movs	r1, #2
 800867a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800867e:	f7ff fc9f 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008682:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008686:	b100      	cbz	r0, 800868a <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 8008688:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800868a:	039f      	lsls	r7, r3, #14
 800868c:	f140 80de 	bpl.w	800884c <HAL_RCCEx_PeriphCLKConfig+0x7a8>
    switch (PeriphClkInit->RngClockSelection)
 8008690:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8008694:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8008698:	f000 8221 	beq.w	8008ade <HAL_RCCEx_PeriphCLKConfig+0xa3a>
 800869c:	f240 80ca 	bls.w	8008834 <HAL_RCCEx_PeriphCLKConfig+0x790>
 80086a0:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 80086a4:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80086a8:	f000 80c7 	beq.w	800883a <HAL_RCCEx_PeriphCLKConfig+0x796>
 80086ac:	2501      	movs	r5, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80086ae:	02d8      	lsls	r0, r3, #11
 80086b0:	d506      	bpl.n	80086c0 <HAL_RCCEx_PeriphCLKConfig+0x61c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80086b2:	4825      	ldr	r0, [pc, #148]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80086b4:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
 80086b6:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80086b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80086bc:	4331      	orrs	r1, r6
 80086be:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80086c0:	0299      	lsls	r1, r3, #10
 80086c2:	d506      	bpl.n	80086d2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80086c4:	4820      	ldr	r0, [pc, #128]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80086c6:	6f26      	ldr	r6, [r4, #112]	@ 0x70
 80086c8:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80086ca:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80086ce:	4331      	orrs	r1, r6
 80086d0:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80086d2:	051f      	lsls	r7, r3, #20
 80086d4:	d506      	bpl.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x640>
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80086d6:	481c      	ldr	r0, [pc, #112]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80086d8:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 80086da:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 80086dc:	f021 6100 	bic.w	r1, r1, #134217728	@ 0x8000000
 80086e0:	4331      	orrs	r1, r6
 80086e2:	6581      	str	r1, [r0, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80086e4:	005e      	lsls	r6, r3, #1
 80086e6:	d509      	bpl.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x658>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80086e8:	4917      	ldr	r1, [pc, #92]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 80086ea:	6908      	ldr	r0, [r1, #16]
 80086ec:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80086f0:	6108      	str	r0, [r1, #16]
 80086f2:	6908      	ldr	r0, [r1, #16]
 80086f4:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 80086f8:	4330      	orrs	r0, r6
 80086fa:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	da06      	bge.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x66a>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008700:	4811      	ldr	r0, [pc, #68]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008702:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 8008704:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8008706:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 800870a:	4331      	orrs	r1, r6
 800870c:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800870e:	0218      	lsls	r0, r3, #8
 8008710:	d507      	bpl.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008712:	490d      	ldr	r1, [pc, #52]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008714:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 8008718:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800871a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800871e:	4303      	orrs	r3, r0
 8008720:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008722:	07d1      	lsls	r1, r2, #31
 8008724:	d512      	bpl.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x6a8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008726:	4b08      	ldr	r3, [pc, #32]	@ (8008748 <HAL_RCCEx_PeriphCLKConfig+0x6a4>)
 8008728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800872a:	f003 0303 	and.w	r3, r3, #3
 800872e:	2b03      	cmp	r3, #3
 8008730:	f000 8198 	beq.w	8008a64 <HAL_RCCEx_PeriphCLKConfig+0x9c0>
 8008734:	2100      	movs	r1, #0
 8008736:	f104 0008 	add.w	r0, r4, #8
 800873a:	f7ff fbcf 	bl	8007edc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800873e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8008740:	2800      	cmp	r0, #0
 8008742:	f040 820e 	bne.w	8008b62 <HAL_RCCEx_PeriphCLKConfig+0xabe>
 8008746:	e001      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8008748:	58024400 	.word	0x58024400
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800874c:	0793      	lsls	r3, r2, #30
 800874e:	d50f      	bpl.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008750:	4bb3      	ldr	r3, [pc, #716]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008754:	f003 0303 	and.w	r3, r3, #3
 8008758:	2b03      	cmp	r3, #3
 800875a:	f000 8185 	beq.w	8008a68 <HAL_RCCEx_PeriphCLKConfig+0x9c4>
 800875e:	2101      	movs	r1, #1
 8008760:	f104 0008 	add.w	r0, r4, #8
 8008764:	f7ff fbba 	bl	8007edc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008768:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800876a:	2800      	cmp	r0, #0
 800876c:	f040 81f5 	bne.w	8008b5a <HAL_RCCEx_PeriphCLKConfig+0xab6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008770:	0757      	lsls	r7, r2, #29
 8008772:	d50f      	bpl.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008774:	4baa      	ldr	r3, [pc, #680]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008778:	f003 0303 	and.w	r3, r3, #3
 800877c:	2b03      	cmp	r3, #3
 800877e:	f000 816f 	beq.w	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
 8008782:	2102      	movs	r1, #2
 8008784:	f104 0008 	add.w	r0, r4, #8
 8008788:	f7ff fba8 	bl	8007edc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800878c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800878e:	2800      	cmp	r0, #0
 8008790:	f040 81e5 	bne.w	8008b5e <HAL_RCCEx_PeriphCLKConfig+0xaba>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008794:	0716      	lsls	r6, r2, #28
 8008796:	d50f      	bpl.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x714>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008798:	4ba1      	ldr	r3, [pc, #644]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800879a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879c:	f003 0303 	and.w	r3, r3, #3
 80087a0:	2b03      	cmp	r3, #3
 80087a2:	f000 8167 	beq.w	8008a74 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80087a6:	2100      	movs	r1, #0
 80087a8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80087ac:	f7ff fc08 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80087b0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80087b2:	2800      	cmp	r0, #0
 80087b4:	f040 81d7 	bne.w	8008b66 <HAL_RCCEx_PeriphCLKConfig+0xac2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80087b8:	06d0      	lsls	r0, r2, #27
 80087ba:	d54a      	bpl.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087bc:	4b98      	ldr	r3, [pc, #608]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80087be:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80087c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087c4:	f003 0303 	and.w	r3, r3, #3
 80087c8:	2b03      	cmp	r3, #3
 80087ca:	f000 814f 	beq.w	8008a6c <HAL_RCCEx_PeriphCLKConfig+0x9c8>
 80087ce:	2101      	movs	r1, #1
 80087d0:	4630      	mov	r0, r6
 80087d2:	f7ff fbf5 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80087d6:	2800      	cmp	r0, #0
 80087d8:	d03a      	beq.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80087da:	6863      	ldr	r3, [r4, #4]
 80087dc:	069a      	lsls	r2, r3, #26
 80087de:	f140 80e5 	bpl.w	80089ac <HAL_RCCEx_PeriphCLKConfig+0x908>
 80087e2:	4605      	mov	r5, r0
 80087e4:	e039      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80087e6:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 80087ea:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80087ee:	f43f ae7c 	beq.w	80084ea <HAL_RCCEx_PeriphCLKConfig+0x446>
 80087f2:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 80087f6:	f43f ae78 	beq.w	80084ea <HAL_RCCEx_PeriphCLKConfig+0x446>
 80087fa:	2601      	movs	r6, #1
 80087fc:	4635      	mov	r5, r6
 80087fe:	e67f      	b.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8008800:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 8008804:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8008808:	f43f ae98 	beq.w	800853c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800880c:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8008810:	f43f ae94 	beq.w	800853c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8008814:	2601      	movs	r6, #1
 8008816:	4635      	mov	r5, r6
 8008818:	e69b      	b.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800881a:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 800881e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008822:	f43f aeb4 	beq.w	800858e <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8008826:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 800882a:	f43f aeb0 	beq.w	800858e <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800882e:	2601      	movs	r6, #1
 8008830:	4635      	mov	r5, r6
 8008832:	e6b7      	b.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    switch (PeriphClkInit->RngClockSelection)
 8008834:	2900      	cmp	r1, #0
 8008836:	f47f af39 	bne.w	80086ac <HAL_RCCEx_PeriphCLKConfig+0x608>
    if (ret == HAL_OK)
 800883a:	2d00      	cmp	r5, #0
 800883c:	f47f af37 	bne.w	80086ae <HAL_RCCEx_PeriphCLKConfig+0x60a>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008840:	4d77      	ldr	r5, [pc, #476]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008842:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 8008844:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8008848:	4301      	orrs	r1, r0
 800884a:	6569      	str	r1, [r5, #84]	@ 0x54
      status = HAL_ERROR;
 800884c:	4635      	mov	r5, r6
 800884e:	e72e      	b.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x60a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008850:	6862      	ldr	r2, [r4, #4]
 8008852:	0693      	lsls	r3, r2, #26
 8008854:	d50f      	bpl.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008856:	f104 0628 	add.w	r6, r4, #40	@ 0x28
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800885a:	4b71      	ldr	r3, [pc, #452]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800885c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885e:	f003 0303 	and.w	r3, r3, #3
 8008862:	2b03      	cmp	r3, #3
 8008864:	f000 80a2 	beq.w	80089ac <HAL_RCCEx_PeriphCLKConfig+0x908>
 8008868:	2102      	movs	r1, #2
 800886a:	4630      	mov	r0, r6
 800886c:	f7ff fba8 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 8008870:	2800      	cmp	r0, #0
 8008872:	f040 809b 	bne.w	80089ac <HAL_RCCEx_PeriphCLKConfig+0x908>
  if (status == HAL_OK)
 8008876:	1e28      	subs	r0, r5, #0
 8008878:	bf18      	it	ne
 800887a:	2001      	movne	r0, #1
}
 800887c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008880:	4867      	ldr	r0, [pc, #412]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008882:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008884:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008888:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800888a:	2d00      	cmp	r5, #0
 800888c:	f040 815a 	bne.w	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008890:	4f63      	ldr	r7, [pc, #396]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008892:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8008894:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008896:	f021 0103 	bic.w	r1, r1, #3
 800889a:	4301      	orrs	r1, r0
 800889c:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800889e:	0259      	lsls	r1, r3, #9
 80088a0:	f57f ad80 	bpl.w	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x300>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80088a4:	4f5f      	ldr	r7, [pc, #380]	@ (8008a24 <HAL_RCCEx_PeriphCLKConfig+0x980>)
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088ac:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80088ae:	f7fb f8e5 	bl	8003a7c <HAL_GetTick>
 80088b2:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088b4:	e006      	b.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088b6:	f7fb f8e1 	bl	8003a7c <HAL_GetTick>
 80088ba:	eba0 0008 	sub.w	r0, r0, r8
 80088be:	2864      	cmp	r0, #100	@ 0x64
 80088c0:	f200 82bb 	bhi.w	8008e3a <HAL_RCCEx_PeriphCLKConfig+0xd96>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	05da      	lsls	r2, r3, #23
 80088c8:	d5f5      	bpl.n	80088b6 <HAL_RCCEx_PeriphCLKConfig+0x812>
    if (ret == HAL_OK)
 80088ca:	2d00      	cmp	r5, #0
 80088cc:	f040 82b6 	bne.w	8008e3c <HAL_RCCEx_PeriphCLKConfig+0xd98>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80088d0:	4a53      	ldr	r2, [pc, #332]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80088d2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80088d6:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80088d8:	4059      	eors	r1, r3
 80088da:	f411 7f40 	tst.w	r1, #768	@ 0x300
 80088de:	d00b      	beq.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x854>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80088e0:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80088e2:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80088e4:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80088e8:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80088ec:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80088ee:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 80088f0:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80088f4:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80088f6:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80088f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088fc:	f000 82c2 	beq.w	8008e84 <HAL_RCCEx_PeriphCLKConfig+0xde0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008900:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8008904:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8008908:	f000 82d0 	beq.w	8008eac <HAL_RCCEx_PeriphCLKConfig+0xe08>
 800890c:	4944      	ldr	r1, [pc, #272]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 800890e:	690a      	ldr	r2, [r1, #16]
 8008910:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8008914:	610a      	str	r2, [r1, #16]
 8008916:	4842      	ldr	r0, [pc, #264]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008918:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800891c:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 800891e:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008920:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008924:	6701      	str	r1, [r0, #112]	@ 0x70
 8008926:	e53d      	b.n	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008928:	2601      	movs	r6, #1
 800892a:	4635      	mov	r5, r6
 800892c:	e69c      	b.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800892e:	483c      	ldr	r0, [pc, #240]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008930:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008932:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008936:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8008938:	2d00      	cmp	r5, #0
 800893a:	f040 80fe 	bne.w	8008b3a <HAL_RCCEx_PeriphCLKConfig+0xa96>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800893e:	4f38      	ldr	r7, [pc, #224]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008940:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 8008944:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008946:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 800894a:	4301      	orrs	r1, r0
 800894c:	6579      	str	r1, [r7, #84]	@ 0x54
 800894e:	e668      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0x57e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008950:	4833      	ldr	r0, [pc, #204]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008952:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008954:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008958:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800895a:	2d00      	cmp	r5, #0
 800895c:	f040 80ea 	bne.w	8008b34 <HAL_RCCEx_PeriphCLKConfig+0xa90>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008960:	4f2f      	ldr	r7, [pc, #188]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008962:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8008964:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008966:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 800896a:	4301      	orrs	r1, r0
 800896c:	6539      	str	r1, [r7, #80]	@ 0x50
 800896e:	e4b7      	b.n	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008970:	492b      	ldr	r1, [pc, #172]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008972:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008974:	f001 0103 	and.w	r1, r1, #3
 8008978:	2903      	cmp	r1, #3
 800897a:	f43f ae3e 	beq.w	80085fa <HAL_RCCEx_PeriphCLKConfig+0x556>
 800897e:	2102      	movs	r1, #2
 8008980:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008984:	f7ff fb1c 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008988:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800898a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800898e:	2d00      	cmp	r5, #0
 8008990:	f040 80ed 	bne.w	8008b6e <HAL_RCCEx_PeriphCLKConfig+0xaca>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008994:	4f22      	ldr	r7, [pc, #136]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008996:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 800899a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800899c:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 80089a0:	4301      	orrs	r1, r0
 80089a2:	65b9      	str	r1, [r7, #88]	@ 0x58
 80089a4:	e62b      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x55a>
 80089a6:	2601      	movs	r6, #1
 80089a8:	f7ff bbac 	b.w	8008104 <HAL_RCCEx_PeriphCLKConfig+0x60>
  return HAL_ERROR;
 80089ac:	2001      	movs	r0, #1
}
 80089ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80089b2:	491b      	ldr	r1, [pc, #108]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80089b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80089b6:	f001 0103 	and.w	r1, r1, #3
 80089ba:	2903      	cmp	r1, #3
 80089bc:	f43f ad2e 	beq.w	800841c <HAL_RCCEx_PeriphCLKConfig+0x378>
 80089c0:	2101      	movs	r1, #1
 80089c2:	f104 0008 	add.w	r0, r4, #8
 80089c6:	f7ff fa89 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 80089ca:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80089cc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80089d0:	2d00      	cmp	r5, #0
 80089d2:	f040 80ea 	bne.w	8008baa <HAL_RCCEx_PeriphCLKConfig+0xb06>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80089d6:	4f12      	ldr	r7, [pc, #72]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80089d8:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 80089dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80089de:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 80089e2:	4301      	orrs	r1, r0
 80089e4:	6579      	str	r1, [r7, #84]	@ 0x54
 80089e6:	e51b      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x37c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089e8:	4d0d      	ldr	r5, [pc, #52]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80089ea:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80089ec:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 80089f0:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 80089f2:	f7ff bb80 	b.w	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089f6:	480a      	ldr	r0, [pc, #40]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80089f8:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80089fa:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80089fe:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8008a00:	2d00      	cmp	r5, #0
 8008a02:	f040 80a4 	bne.w	8008b4e <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8008a06:	f7ff bbab 	b.w	8008160 <HAL_RCCEx_PeriphCLKConfig+0xbc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a0a:	4805      	ldr	r0, [pc, #20]	@ (8008a20 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8008a0c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008a0e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008a12:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8008a14:	2d00      	cmp	r5, #0
 8008a16:	f040 809d 	bne.w	8008b54 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8008a1a:	f7ff bbca 	b.w	80081b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8008a1e:	bf00      	nop
 8008a20:	58024400 	.word	0x58024400
 8008a24:	58024800 	.word	0x58024800
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a28:	48c0      	ldr	r0, [pc, #768]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008a2a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008a2c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008a30:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8008a32:	2d00      	cmp	r5, #0
 8008a34:	f040 8088 	bne.w	8008b48 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008a38:	f7ff bbff 	b.w	800823a <HAL_RCCEx_PeriphCLKConfig+0x196>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a3c:	48bb      	ldr	r0, [pc, #748]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008a3e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008a40:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008a44:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8008a46:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8008a48:	2d00      	cmp	r5, #0
 8008a4a:	f040 8197 	bne.w	8008d7c <HAL_RCCEx_PeriphCLKConfig+0xcd8>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008a4e:	4fb7      	ldr	r7, [pc, #732]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008a50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a54:	f021 0107 	bic.w	r1, r1, #7
 8008a58:	4301      	orrs	r1, r0
 8008a5a:	6539      	str	r1, [r7, #80]	@ 0x50
 8008a5c:	f7ff bb60 	b.w	8008120 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    return HAL_ERROR;
 8008a60:	2501      	movs	r5, #1
 8008a62:	e697      	b.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
 8008a64:	2501      	movs	r5, #1
 8008a66:	e671      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x6a8>
 8008a68:	2501      	movs	r5, #1
 8008a6a:	e681      	b.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008a6c:	0691      	lsls	r1, r2, #26
 8008a6e:	d59d      	bpl.n	80089ac <HAL_RCCEx_PeriphCLKConfig+0x908>
    return HAL_ERROR;
 8008a70:	2501      	movs	r5, #1
 8008a72:	e6f2      	b.n	800885a <HAL_RCCEx_PeriphCLKConfig+0x7b6>
 8008a74:	2501      	movs	r5, #1
 8008a76:	e69f      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x714>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008a78:	49ac      	ldr	r1, [pc, #688]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008a7a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008a7c:	f001 0103 	and.w	r1, r1, #3
 8008a80:	2903      	cmp	r1, #3
 8008a82:	f000 81e8 	beq.w	8008e56 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 8008a86:	2102      	movs	r1, #2
 8008a88:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008a8c:	f7ff fa98 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008a90:	2800      	cmp	r0, #0
 8008a92:	f040 81ec 	bne.w	8008e6e <HAL_RCCEx_PeriphCLKConfig+0xdca>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008a96:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008a9a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008a9e:	e589      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x510>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008aa0:	49a2      	ldr	r1, [pc, #648]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008aa2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008aa4:	f001 0103 	and.w	r1, r1, #3
 8008aa8:	2903      	cmp	r1, #3
 8008aaa:	f000 81d7 	beq.w	8008e5c <HAL_RCCEx_PeriphCLKConfig+0xdb8>
 8008aae:	2102      	movs	r1, #2
 8008ab0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008ab4:	f7ff fa84 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	f000 81d2 	beq.w	8008e62 <HAL_RCCEx_PeriphCLKConfig+0xdbe>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008abe:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
        status = HAL_ERROR;
 8008ac2:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008ac4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008ac8:	e582      	b.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008aca:	4898      	ldr	r0, [pc, #608]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008acc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8008ace:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8008ad2:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8008ad4:	2d00      	cmp	r5, #0
 8008ad6:	f43f adc0 	beq.w	800865a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
 8008ada:	462e      	mov	r6, r5
 8008adc:	e5c4      	b.n	8008668 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ade:	4f93      	ldr	r7, [pc, #588]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008ae0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ae2:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8008ae6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8008ae8:	2d00      	cmp	r5, #0
 8008aea:	f47f ade0 	bne.w	80086ae <HAL_RCCEx_PeriphCLKConfig+0x60a>
 8008aee:	e6a7      	b.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0x79c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008af0:	488e      	ldr	r0, [pc, #568]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008af2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8008af4:	f000 0003 	and.w	r0, r0, #3
 8008af8:	2803      	cmp	r0, #3
 8008afa:	f43f ad7e 	beq.w	80085fa <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008afe:	f104 0008 	add.w	r0, r4, #8
 8008b02:	f7ff f9eb 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008b06:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008b08:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008b0c:	bb7d      	cbnz	r5, 8008b6e <HAL_RCCEx_PeriphCLKConfig+0xaca>
 8008b0e:	e741      	b.n	8008994 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008b10:	4986      	ldr	r1, [pc, #536]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008b12:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008b14:	f001 0103 	and.w	r1, r1, #3
 8008b18:	2903      	cmp	r1, #3
 8008b1a:	f43f ac3c 	beq.w	8008396 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
 8008b1e:	2101      	movs	r1, #1
 8008b20:	f104 0008 	add.w	r0, r4, #8
 8008b24:	f7ff f9da 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008b28:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008b2a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008b2e:	2d00      	cmp	r5, #0
 8008b30:	f43f af16 	beq.w	8008960 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8008b34:	462e      	mov	r6, r5
 8008b36:	f7ff bbd3 	b.w	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
 8008b3a:	462e      	mov	r6, r5
 8008b3c:	e571      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8008b3e:	462e      	mov	r6, r5
 8008b40:	f7ff bb59 	b.w	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8008b44:	462e      	mov	r6, r5
 8008b46:	e42a      	b.n	800839e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8008b48:	462e      	mov	r6, r5
 8008b4a:	f7ff bb7d 	b.w	8008248 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8008b4e:	462e      	mov	r6, r5
 8008b50:	f7ff bb0d 	b.w	800816e <HAL_RCCEx_PeriphCLKConfig+0xca>
 8008b54:	462e      	mov	r6, r5
 8008b56:	f7ff bb33 	b.w	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008b5a:	4605      	mov	r5, r0
 8008b5c:	e608      	b.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008b5e:	4605      	mov	r5, r0
 8008b60:	e618      	b.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x6f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008b62:	4605      	mov	r5, r0
 8008b64:	e5f2      	b.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x6a8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008b66:	4605      	mov	r5, r0
 8008b68:	e626      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8008b6a:	462e      	mov	r6, r5
 8008b6c:	e4f1      	b.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8008b6e:	462e      	mov	r6, r5
 8008b70:	e545      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8008b72:	462e      	mov	r6, r5
 8008b74:	e516      	b.n	80085a4 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8008b76:	462e      	mov	r6, r5
 8008b78:	f7ff bb8a 	b.w	8008290 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008b7c:	4f6b      	ldr	r7, [pc, #428]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008b7e:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 8008b82:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008b84:	f021 0107 	bic.w	r1, r1, #7
 8008b88:	4301      	orrs	r1, r0
 8008b8a:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008b8c:	e48f      	b.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8008b8e:	462e      	mov	r6, r5
 8008b90:	e4b6      	b.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8008b92:	462e      	mov	r6, r5
 8008b94:	f7ff bbf1 	b.w	800837a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008b98:	4f64      	ldr	r7, [pc, #400]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008b9a:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8008b9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ba0:	f021 0107 	bic.w	r1, r1, #7
 8008ba4:	4301      	orrs	r1, r0
 8008ba6:	6579      	str	r1, [r7, #84]	@ 0x54
 8008ba8:	e45c      	b.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008baa:	462e      	mov	r6, r5
 8008bac:	e438      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008bae:	495f      	ldr	r1, [pc, #380]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008bb0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008bb2:	f001 0103 	and.w	r1, r1, #3
 8008bb6:	2903      	cmp	r1, #3
 8008bb8:	f43f ae1f 	beq.w	80087fa <HAL_RCCEx_PeriphCLKConfig+0x756>
 8008bbc:	2102      	movs	r1, #2
 8008bbe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008bc2:	f7ff f9fd 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008bc6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008bc8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008bcc:	2d00      	cmp	r5, #0
 8008bce:	d1de      	bne.n	8008b8e <HAL_RCCEx_PeriphCLKConfig+0xaea>
 8008bd0:	e48e      	b.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x44c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008bd2:	4956      	ldr	r1, [pc, #344]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008bd4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008bd6:	f001 0103 	and.w	r1, r1, #3
 8008bda:	2903      	cmp	r1, #3
 8008bdc:	f43f ae27 	beq.w	800882e <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8008be0:	2102      	movs	r1, #2
 8008be2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008be6:	f7ff f9eb 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008bea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008bec:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008bf0:	2d00      	cmp	r5, #0
 8008bf2:	d1be      	bne.n	8008b72 <HAL_RCCEx_PeriphCLKConfig+0xace>
 8008bf4:	e4ce      	b.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008bf6:	494d      	ldr	r1, [pc, #308]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008bf8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008bfa:	f001 0103 	and.w	r1, r1, #3
 8008bfe:	2903      	cmp	r1, #3
 8008c00:	f43f ae08 	beq.w	8008814 <HAL_RCCEx_PeriphCLKConfig+0x770>
 8008c04:	2102      	movs	r1, #2
 8008c06:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008c0a:	f7ff f9d9 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008c0e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008c10:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008c14:	2d00      	cmp	r5, #0
 8008c16:	d1a8      	bne.n	8008b6a <HAL_RCCEx_PeriphCLKConfig+0xac6>
 8008c18:	e493      	b.n	8008542 <HAL_RCCEx_PeriphCLKConfig+0x49e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c1a:	4944      	ldr	r1, [pc, #272]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008c1c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008c1e:	f001 0103 	and.w	r1, r1, #3
 8008c22:	2903      	cmp	r1, #3
 8008c24:	f43f ab84 	beq.w	8008330 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8008c28:	2102      	movs	r1, #2
 8008c2a:	f104 0008 	add.w	r0, r4, #8
 8008c2e:	f7ff f955 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008c32:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8008c34:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008c38:	2d00      	cmp	r5, #0
 8008c3a:	d180      	bne.n	8008b3e <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 8008c3c:	f7ff bad4 	b.w	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x144>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c40:	493a      	ldr	r1, [pc, #232]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008c42:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008c44:	f001 0103 	and.w	r1, r1, #3
 8008c48:	2903      	cmp	r1, #3
 8008c4a:	f43f ab94 	beq.w	8008376 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008c4e:	2101      	movs	r1, #1
 8008c50:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008c54:	f7ff f9b4 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008c58:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008c5a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008c5e:	2d00      	cmp	r5, #0
 8008c60:	d197      	bne.n	8008b92 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8008c62:	f7ff bb33 	b.w	80082cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c66:	4931      	ldr	r1, [pc, #196]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008c68:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008c6a:	f001 0103 	and.w	r1, r1, #3
 8008c6e:	2903      	cmp	r1, #3
 8008c70:	f43f acd5 	beq.w	800861e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8008c74:	2101      	movs	r1, #1
 8008c76:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008c7a:	f7ff f9a1 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008c7e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008c80:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008c84:	2d00      	cmp	r5, #0
 8008c86:	f47f af58 	bne.w	8008b3a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8008c8a:	e658      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x89a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008c8c:	4927      	ldr	r1, [pc, #156]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008c8e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008c90:	f001 0103 	and.w	r1, r1, #3
 8008c94:	2903      	cmp	r1, #3
 8008c96:	f000 80f1 	beq.w	8008e7c <HAL_RCCEx_PeriphCLKConfig+0xdd8>
 8008c9a:	2102      	movs	r1, #2
 8008c9c:	f104 0008 	add.w	r0, r4, #8
 8008ca0:	f7ff f91c 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008ca4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ca6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008caa:	2d00      	cmp	r5, #0
 8008cac:	f47f af4a 	bne.w	8008b44 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
 8008cb0:	e5ee      	b.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008cb2:	491e      	ldr	r1, [pc, #120]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008cb4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008cb6:	f001 0103 	and.w	r1, r1, #3
 8008cba:	2903      	cmp	r1, #3
 8008cbc:	f43f ab4e 	beq.w	800835c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8008cc0:	2101      	movs	r1, #1
 8008cc2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008cc6:	f7ff f97b 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008cca:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008ccc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008cd0:	2d00      	cmp	r5, #0
 8008cd2:	f47f af50 	bne.w	8008b76 <HAL_RCCEx_PeriphCLKConfig+0xad2>
 8008cd6:	f7ff bad4 	b.w	8008282 <HAL_RCCEx_PeriphCLKConfig+0x1de>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008cda:	4914      	ldr	r1, [pc, #80]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008cdc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008cde:	f001 0103 	and.w	r1, r1, #3
 8008ce2:	2903      	cmp	r1, #3
 8008ce4:	f43f ab11 	beq.w	800830a <HAL_RCCEx_PeriphCLKConfig+0x266>
 8008ce8:	2100      	movs	r1, #0
 8008cea:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008cee:	f7ff f967 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008cf2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8008cf4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008cf8:	2d00      	cmp	r5, #0
 8008cfa:	f47f af28 	bne.w	8008b4e <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8008cfe:	f7ff ba2f 	b.w	8008160 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d02:	490a      	ldr	r1, [pc, #40]	@ (8008d2c <HAL_RCCEx_PeriphCLKConfig+0xc88>)
 8008d04:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008d06:	f001 0103 	and.w	r1, r1, #3
 8008d0a:	2903      	cmp	r1, #3
 8008d0c:	f43f ab1b 	beq.w	8008346 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 8008d10:	2100      	movs	r1, #0
 8008d12:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008d16:	f7ff f953 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008d1a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008d1c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008d20:	2d00      	cmp	r5, #0
 8008d22:	f47f af11 	bne.w	8008b48 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008d26:	f7ff ba88 	b.w	800823a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8008d2a:	bf00      	nop
 8008d2c:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d30:	4966      	ldr	r1, [pc, #408]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008d32:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008d34:	f001 0103 	and.w	r1, r1, #3
 8008d38:	2903      	cmp	r1, #3
 8008d3a:	f43f aaf3 	beq.w	8008324 <HAL_RCCEx_PeriphCLKConfig+0x280>
 8008d3e:	2100      	movs	r1, #0
 8008d40:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008d44:	f7ff f93c 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008d48:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008d4a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008d4e:	2d00      	cmp	r5, #0
 8008d50:	f47f af00 	bne.w	8008b54 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8008d54:	f7ff ba2d 	b.w	80081b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d58:	495c      	ldr	r1, [pc, #368]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008d5a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008d5c:	f001 0103 	and.w	r1, r1, #3
 8008d60:	2903      	cmp	r1, #3
 8008d62:	f43f a9db 	beq.w	800811c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8008d66:	2100      	movs	r1, #0
 8008d68:	f104 0008 	add.w	r0, r4, #8
 8008d6c:	f7ff f8b6 	bl	8007edc <RCCEx_PLL2_Config.part.0>
 8008d70:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008d72:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008d76:	2d00      	cmp	r5, #0
 8008d78:	f43f ae69 	beq.w	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x9aa>
 8008d7c:	462e      	mov	r6, r5
 8008d7e:	f7ff b9cf 	b.w	8008120 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d82:	4952      	ldr	r1, [pc, #328]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008d84:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008d86:	f001 0103 	and.w	r1, r1, #3
 8008d8a:	2903      	cmp	r1, #3
 8008d8c:	f43f a9c6 	beq.w	800811c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8008d90:	2100      	movs	r1, #0
 8008d92:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008d96:	f7ff f913 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008d9a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8008d9c:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8008da0:	e652      	b.n	8008a48 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008da2:	494a      	ldr	r1, [pc, #296]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008da4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008da6:	f001 0103 	and.w	r1, r1, #3
 8008daa:	2903      	cmp	r1, #3
 8008dac:	f43f adfb 	beq.w	80089a6 <HAL_RCCEx_PeriphCLKConfig+0x902>
 8008db0:	2102      	movs	r1, #2
 8008db2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008db6:	f7ff f903 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008dba:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008dbc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008dc0:	2e00      	cmp	r6, #0
 8008dc2:	f47f a99f 	bne.w	8008104 <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008dc6:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8008dc8:	f7ff b995 	b.w	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008dcc:	493f      	ldr	r1, [pc, #252]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008dce:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008dd0:	f001 0103 	and.w	r1, r1, #3
 8008dd4:	2903      	cmp	r1, #3
 8008dd6:	d03a      	beq.n	8008e4e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8008dd8:	2101      	movs	r1, #1
 8008dda:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008dde:	f7ff f8ef 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008de2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008de4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008de8:	2d00      	cmp	r5, #0
 8008dea:	f47f ab5f 	bne.w	80084ac <HAL_RCCEx_PeriphCLKConfig+0x408>
 8008dee:	e6c5      	b.n	8008b7c <HAL_RCCEx_PeriphCLKConfig+0xad8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008df0:	4936      	ldr	r1, [pc, #216]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008df2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008df4:	f001 0103 	and.w	r1, r1, #3
 8008df8:	2903      	cmp	r1, #3
 8008dfa:	d024      	beq.n	8008e46 <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8008dfc:	2101      	movs	r1, #1
 8008dfe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008e02:	f7ff f8dd 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008e06:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008e08:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008e0c:	2d00      	cmp	r5, #0
 8008e0e:	f47f ab28 	bne.w	8008462 <HAL_RCCEx_PeriphCLKConfig+0x3be>
 8008e12:	e6c1      	b.n	8008b98 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008e14:	492d      	ldr	r1, [pc, #180]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008e16:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8008e18:	f001 0103 	and.w	r1, r1, #3
 8008e1c:	2903      	cmp	r1, #3
 8008e1e:	f43f aafd 	beq.w	800841c <HAL_RCCEx_PeriphCLKConfig+0x378>
 8008e22:	2101      	movs	r1, #1
 8008e24:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8008e28:	f7ff f8ca 	bl	8007fc0 <RCCEx_PLL3_Config.part.0>
 8008e2c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008e2e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8008e32:	2d00      	cmp	r5, #0
 8008e34:	f47f aeb9 	bne.w	8008baa <HAL_RCCEx_PeriphCLKConfig+0xb06>
 8008e38:	e5cd      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0x932>
        ret = HAL_TIMEOUT;
 8008e3a:	2503      	movs	r5, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008e3c:	462e      	mov	r6, r5
 8008e3e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008e42:	f7ff baaf 	b.w	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008e46:	2601      	movs	r6, #1
 8008e48:	4635      	mov	r5, r6
 8008e4a:	f7ff bb0b 	b.w	8008464 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8008e4e:	2601      	movs	r6, #1
 8008e50:	4635      	mov	r5, r6
 8008e52:	f7ff bb2c 	b.w	80084ae <HAL_RCCEx_PeriphCLKConfig+0x40a>
        status = HAL_ERROR;
 8008e56:	2601      	movs	r6, #1
 8008e58:	f7ff bbac 	b.w	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x510>
        status = HAL_ERROR;
 8008e5c:	2601      	movs	r6, #1
 8008e5e:	f7ff bbb7 	b.w	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008e62:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008e66:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008e6a:	f7ff bbb1 	b.w	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008e6e:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
        status = HAL_ERROR;
 8008e72:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008e74:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008e78:	f7ff bb9c 	b.w	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8008e7c:	2601      	movs	r6, #1
 8008e7e:	4635      	mov	r5, r6
 8008e80:	f7ff ba8d 	b.w	800839e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
        tickstart = HAL_GetTick();
 8008e84:	f7fa fdfa 	bl	8003a7c <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008e88:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>
        tickstart = HAL_GetTick();
 8008e8c:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e8e:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008e92:	e004      	b.n	8008e9e <HAL_RCCEx_PeriphCLKConfig+0xdfa>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e94:	f7fa fdf2 	bl	8003a7c <HAL_GetTick>
 8008e98:	1bc0      	subs	r0, r0, r7
 8008e9a:	4548      	cmp	r0, r9
 8008e9c:	d810      	bhi.n	8008ec0 <HAL_RCCEx_PeriphCLKConfig+0xe1c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008e9e:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8008ea2:	079b      	lsls	r3, r3, #30
 8008ea4:	d5f6      	bpl.n	8008e94 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ea6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8008eaa:	e529      	b.n	8008900 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 8008eac:	4807      	ldr	r0, [pc, #28]	@ (8008ecc <HAL_RCCEx_PeriphCLKConfig+0xe28>)
 8008eae:	4a08      	ldr	r2, [pc, #32]	@ (8008ed0 <HAL_RCCEx_PeriphCLKConfig+0xe2c>)
 8008eb0:	6901      	ldr	r1, [r0, #16]
 8008eb2:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8008eb6:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	6102      	str	r2, [r0, #16]
 8008ebe:	e52a      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x872>
        status = ret;
 8008ec0:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008ec2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8008ec6:	4635      	mov	r5, r6
 8008ec8:	f7ff ba6c 	b.w	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8008ecc:	58024400 	.word	0x58024400
 8008ed0:	00ffffcf 	.word	0x00ffffcf

08008ed4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ed4:	4a47      	ldr	r2, [pc, #284]	@ (8008ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8008ed6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ed8:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008eda:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008edc:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8008ede:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008ee2:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008ee6:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8008ee8:	d05b      	beq.n	8008fa2 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008eea:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008eee:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ef2:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ef6:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008efa:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8008efe:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f04:	ee06 1a90 	vmov	s13, r1
 8008f08:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8008f0c:	d003      	beq.n	8008f16 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8008f0e:	2c02      	cmp	r4, #2
 8008f10:	d06a      	beq.n	8008fe8 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8008f12:	2c00      	cmp	r4, #0
 8008f14:	d04a      	beq.n	8008fac <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f16:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8008ff8 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8008f1a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8008f1e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f24:	ee07 3a90 	vmov	s15, r3
 8008f28:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8008f2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f30:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f34:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8008f38:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008f3c:	4a2d      	ldr	r2, [pc, #180]	@ (8008ff4 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8008f3e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8008f42:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008f44:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008f48:	ee07 3a10 	vmov	s14, r3
 8008f4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8008f50:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008f52:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008f56:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008f5a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008f5e:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008f62:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008f64:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008f68:	ee07 3a10 	vmov	s14, r3
 8008f6c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008f70:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008f74:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8008f78:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8008f7c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008f80:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8008f82:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008f86:	ee06 3a90 	vmov	s13, r3
 8008f8a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008f8e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8008f92:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008f96:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8008f9a:	ee17 3a90 	vmov	r3, s15
 8008f9e:	6083      	str	r3, [r0, #8]
}
 8008fa0:	4770      	bx	lr
 8008fa2:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008fa4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008fa8:	6083      	str	r3, [r0, #8]
}
 8008faa:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fac:	6813      	ldr	r3, [r2, #0]
 8008fae:	069b      	lsls	r3, r3, #26
 8008fb0:	d51d      	bpl.n	8008fee <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fb2:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fb4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8008fb8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fba:	4910      	ldr	r1, [pc, #64]	@ (8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8008fbc:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fc4:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fc6:	ee07 3a90 	vmov	s15, r3
 8008fca:	ee06 1a10 	vmov	s12, r1
 8008fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008fd2:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8008fd6:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8008fda:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8008fde:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8008fe2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fe6:	e7a9      	b.n	8008f3c <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fe8:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009000 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8008fec:	e795      	b.n	8008f1a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fee:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009004 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8008ff2:	e792      	b.n	8008f1a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8008ff4:	58024400 	.word	0x58024400
 8008ff8:	4a742400 	.word	0x4a742400
 8008ffc:	03d09000 	.word	0x03d09000
 8009000:	4bbebc20 	.word	0x4bbebc20
 8009004:	4c742400 	.word	0x4c742400

08009008 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009008:	4a47      	ldr	r2, [pc, #284]	@ (8009128 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 800900a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800900c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800900e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009010:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8009012:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009016:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800901a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 800901c:	d05b      	beq.n	80090d6 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800901e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009022:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009026:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800902a:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800902e:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8009032:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009034:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009038:	ee06 1a90 	vmov	s13, r1
 800903c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8009040:	d003      	beq.n	800904a <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8009042:	2c02      	cmp	r4, #2
 8009044:	d06a      	beq.n	800911c <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8009046:	2c00      	cmp	r4, #0
 8009048:	d04a      	beq.n	80090e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800904a:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800912c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 800904e:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8009052:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8009054:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009058:	ee07 3a90 	vmov	s15, r3
 800905c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8009060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009064:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009068:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800906c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009070:	4a2d      	ldr	r2, [pc, #180]	@ (8009128 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8009072:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8009076:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8009078:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800907c:	ee07 3a10 	vmov	s14, r3
 8009080:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8009084:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009086:	ee37 7a06 	vadd.f32	s14, s14, s12
 800908a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800908e:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8009092:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009096:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8009098:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800909c:	ee07 3a10 	vmov	s14, r3
 80090a0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80090a4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80090a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80090ac:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80090b0:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80090b4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80090b6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80090ba:	ee06 3a90 	vmov	s13, r3
 80090be:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80090c2:	ee76 6a86 	vadd.f32	s13, s13, s12
 80090c6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80090ca:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80090ce:	ee17 3a90 	vmov	r3, s15
 80090d2:	6083      	str	r3, [r0, #8]
}
 80090d4:	4770      	bx	lr
 80090d6:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80090d8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80090dc:	6083      	str	r3, [r0, #8]
}
 80090de:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80090e0:	6813      	ldr	r3, [r2, #0]
 80090e2:	069b      	lsls	r3, r3, #26
 80090e4:	d51d      	bpl.n	8009122 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090e6:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090e8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80090ec:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090ee:	4910      	ldr	r1, [pc, #64]	@ (8009130 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 80090f0:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090f8:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090fa:	ee07 3a90 	vmov	s15, r3
 80090fe:	ee06 1a10 	vmov	s12, r1
 8009102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009106:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800910a:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800910e:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8009112:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8009116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800911a:	e7a9      	b.n	8009070 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800911c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009134 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8009120:	e795      	b.n	800904e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009122:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009138 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8009126:	e792      	b.n	800904e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8009128:	58024400 	.word	0x58024400
 800912c:	4a742400 	.word	0x4a742400
 8009130:	03d09000 	.word	0x03d09000
 8009134:	4bbebc20 	.word	0x4bbebc20
 8009138:	4c742400 	.word	0x4c742400

0800913c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800913c:	4a47      	ldr	r2, [pc, #284]	@ (800925c <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 800913e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009140:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009142:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009144:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 8009146:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800914a:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800914e:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 8009150:	d05b      	beq.n	800920a <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009152:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009156:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800915a:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800915e:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009162:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8009166:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009168:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800916c:	ee06 1a90 	vmov	s13, r1
 8009170:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8009174:	d06f      	beq.n	8009256 <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 8009176:	2c02      	cmp	r4, #2
 8009178:	d06a      	beq.n	8009250 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
 800917a:	2c00      	cmp	r4, #0
 800917c:	d04a      	beq.n	8009214 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800917e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8009260 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8009182:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8009186:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8009188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800918c:	ee07 3a90 	vmov	s15, r3
 8009190:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8009194:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009198:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800919c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80091a0:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80091a4:	4a2d      	ldr	r2, [pc, #180]	@ (800925c <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 80091a6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80091aa:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80091ac:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80091b0:	ee07 3a10 	vmov	s14, r3
 80091b4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80091b8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80091ba:	ee37 7a06 	vadd.f32	s14, s14, s12
 80091be:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80091c2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80091c6:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80091ca:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80091cc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80091d0:	ee07 3a10 	vmov	s14, r3
 80091d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80091d8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80091dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80091e0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80091e4:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80091e8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80091ea:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80091ee:	ee06 3a90 	vmov	s13, r3
 80091f2:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80091f6:	ee76 6a86 	vadd.f32	s13, s13, s12
 80091fa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80091fe:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8009202:	ee17 3a90 	vmov	r3, s15
 8009206:	6083      	str	r3, [r0, #8]
}
 8009208:	4770      	bx	lr
 800920a:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800920c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009210:	6083      	str	r3, [r0, #8]
}
 8009212:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009214:	6813      	ldr	r3, [r2, #0]
 8009216:	069b      	lsls	r3, r3, #26
 8009218:	d5b1      	bpl.n	800917e <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800921a:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800921c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8009220:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009222:	4910      	ldr	r1, [pc, #64]	@ (8009264 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8009224:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009228:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800922c:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800922e:	ee07 3a90 	vmov	s15, r3
 8009232:	ee06 1a10 	vmov	s12, r1
 8009236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800923a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800923e:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8009242:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8009246:	ee36 7aa5 	vadd.f32	s14, s13, s11
 800924a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800924e:	e7a9      	b.n	80091a4 <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009250:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009268 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8009254:	e795      	b.n	8009182 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009256:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800926c <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 800925a:	e792      	b.n	8009182 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 800925c:	58024400 	.word	0x58024400
 8009260:	4c742400 	.word	0x4c742400
 8009264:	03d09000 	.word	0x03d09000
 8009268:	4bbebc20 	.word	0x4bbebc20
 800926c:	4a742400 	.word	0x4a742400

08009270 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009270:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8009274:	430b      	orrs	r3, r1
{
 8009276:	b500      	push	{lr}
 8009278:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800927a:	d071      	beq.n	8009360 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2A)
 800927c:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8009280:	430b      	orrs	r3, r1
 8009282:	d033      	beq.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
  else if (PeriphClk == RCC_PERIPHCLK_SAI2B)
 8009284:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8009288:	430b      	orrs	r3, r1
 800928a:	f000 80c6 	beq.w	800941a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800928e:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8009292:	430b      	orrs	r3, r1
 8009294:	d078      	beq.n	8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8009296:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800929a:	430b      	orrs	r3, r1
 800929c:	f000 80d3 	beq.w	8009446 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80092a0:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 80092a4:	430b      	orrs	r3, r1
 80092a6:	f000 812c 	beq.w	8009502 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80092aa:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 80092ae:	430b      	orrs	r3, r1
 80092b0:	f000 8140 	beq.w	8009534 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80092b4:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80092b8:	430b      	orrs	r3, r1
 80092ba:	f000 8103 	beq.w	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80092be:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 80092c2:	4308      	orrs	r0, r1
 80092c4:	d137      	bne.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80092c6:	4b96      	ldr	r3, [pc, #600]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80092c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 80092ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092d2:	d07f      	beq.n	80093d4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
 80092d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092d8:	f000 8167 	beq.w	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80092dc:	bb5b      	cbnz	r3, 8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80092de:	4b90      	ldr	r3, [pc, #576]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80092e0:	6818      	ldr	r0, [r3, #0]
 80092e2:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80092e6:	d038      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = HSE_VALUE;
 80092e8:	488e      	ldr	r0, [pc, #568]	@ (8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80092ea:	e036      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    saiclocksource = __HAL_RCC_GET_SAI2A_SOURCE();
 80092ec:	4a8c      	ldr	r2, [pc, #560]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80092ee:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80092f0:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 80092f4:	2b80      	cmp	r3, #128	@ 0x80
 80092f6:	f000 808b 	beq.w	8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 80092fa:	d920      	bls.n	800933e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
 80092fc:	2bc0      	cmp	r3, #192	@ 0xc0
 80092fe:	d02b      	beq.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8009300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009304:	d117      	bne.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009306:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009308:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800930a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800930e:	0749      	lsls	r1, r1, #29
 8009310:	d502      	bpl.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 8009312:	2b00      	cmp	r3, #0
 8009314:	f000 80c9 	beq.w	80094aa <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009318:	4a81      	ldr	r2, [pc, #516]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800931a:	6812      	ldr	r2, [r2, #0]
 800931c:	05d0      	lsls	r0, r2, #23
 800931e:	d503      	bpl.n	8009328 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
 8009320:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009324:	f000 80cc 	beq.w	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009328:	4a7d      	ldr	r2, [pc, #500]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800932a:	6812      	ldr	r2, [r2, #0]
 800932c:	0391      	lsls	r1, r2, #14
 800932e:	d502      	bpl.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8009330:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009334:	d0d8      	beq.n	80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
          frequency = 0;
 8009336:	2000      	movs	r0, #0
}
 8009338:	b005      	add	sp, #20
 800933a:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800933e:	2b00      	cmp	r3, #0
 8009340:	d03f      	beq.n	80093c2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8009342:	2b40      	cmp	r3, #64	@ 0x40
 8009344:	d1f7      	bne.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009346:	6810      	ldr	r0, [r2, #0]
 8009348:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800934c:	d005      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800934e:	a801      	add	r0, sp, #4
 8009350:	f7ff fdc0 	bl	8008ed4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009354:	9801      	ldr	r0, [sp, #4]
 8009356:	e000      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        frequency = EXTERNAL_CLOCK_VALUE;
 8009358:	4873      	ldr	r0, [pc, #460]	@ (8009528 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
}
 800935a:	b005      	add	sp, #20
 800935c:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8009360:	4b6f      	ldr	r3, [pc, #444]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8009362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009364:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8009368:	2b04      	cmp	r3, #4
 800936a:	d8e4      	bhi.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800936c:	a201      	add	r2, pc, #4	@ (adr r2, 8009374 <HAL_RCCEx_GetPeriphCLKFreq+0x104>)
 800936e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009372:	bf00      	nop
 8009374:	080093d5 	.word	0x080093d5
 8009378:	080093e1 	.word	0x080093e1
 800937c:	080093f1 	.word	0x080093f1
 8009380:	08009359 	.word	0x08009359
 8009384:	080093ed 	.word	0x080093ed
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009388:	4a65      	ldr	r2, [pc, #404]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800938a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800938c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 8009390:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009394:	d03c      	beq.n	8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009396:	d935      	bls.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8009398:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800939c:	d0dc      	beq.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800939e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80093a2:	d1c8      	bne.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80093a4:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80093a6:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80093a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80093ac:	0752      	lsls	r2, r2, #29
 80093ae:	d5b3      	bpl.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d1b1      	bne.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093b4:	4b5a      	ldr	r3, [pc, #360]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80093b6:	485d      	ldr	r0, [pc, #372]	@ (800952c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80093be:	40d8      	lsrs	r0, r3
 80093c0:	e7cb      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80093c2:	6810      	ldr	r0, [r2, #0]
 80093c4:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80093c8:	d0c7      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093ca:	a801      	add	r0, sp, #4
 80093cc:	f7ff feb6 	bl	800913c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093d0:	9802      	ldr	r0, [sp, #8]
 80093d2:	e7c2      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80093d4:	4b52      	ldr	r3, [pc, #328]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80093d6:	6818      	ldr	r0, [r3, #0]
 80093d8:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80093dc:	d0bd      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 80093de:	e7f4      	b.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80093e0:	4b4f      	ldr	r3, [pc, #316]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80093e2:	6818      	ldr	r0, [r3, #0]
 80093e4:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80093e8:	d0b7      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 80093ea:	e7b0      	b.n	800934e <HAL_RCCEx_GetPeriphCLKFreq+0xde>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80093ec:	4a4c      	ldr	r2, [pc, #304]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80093ee:	e78a      	b.n	8009306 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80093f0:	4b4b      	ldr	r3, [pc, #300]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80093f2:	6818      	ldr	r0, [r3, #0]
 80093f4:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80093f8:	d0af      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80093fa:	a801      	add	r0, sp, #4
 80093fc:	f7ff fe04 	bl	8009008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009400:	9801      	ldr	r0, [sp, #4]
 8009402:	e7aa      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 8009404:	2b00      	cmp	r3, #0
 8009406:	d0dc      	beq.n	80093c2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8009408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800940c:	d09b      	beq.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 800940e:	e792      	b.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009410:	6810      	ldr	r0, [r2, #0]
 8009412:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8009416:	d0a0      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 8009418:	e7ef      	b.n	80093fa <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
    saiclocksource = __HAL_RCC_GET_SAI2B_SOURCE();
 800941a:	4a41      	ldr	r2, [pc, #260]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800941c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800941e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
    switch (saiclocksource)
 8009422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009426:	d0f3      	beq.n	8009410 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009428:	d805      	bhi.n	8009436 <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800942a:	2b00      	cmp	r3, #0
 800942c:	d0c9      	beq.n	80093c2 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800942e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009432:	d088      	beq.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8009434:	e77f      	b.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 8009436:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800943a:	d08d      	beq.n	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800943c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009440:	f43f af61 	beq.w	8009306 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
 8009444:	e777      	b.n	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009446:	4a36      	ldr	r2, [pc, #216]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8009448:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800944a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 800944e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009452:	d025      	beq.n	80094a0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8009454:	d80f      	bhi.n	8009476 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8009456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800945a:	d048      	beq.n	80094ee <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 800945c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009460:	d116      	bne.n	8009490 <HAL_RCCEx_GetPeriphCLKFreq+0x220>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009462:	6810      	ldr	r0, [r2, #0]
 8009464:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8009468:	f43f af77 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800946c:	a801      	add	r0, sp, #4
 800946e:	f7ff fdcb 	bl	8009008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009472:	9802      	ldr	r0, [sp, #8]
 8009474:	e771      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 8009476:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800947a:	d01c      	beq.n	80094b6 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 800947c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009480:	f47f af59 	bne.w	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009484:	6810      	ldr	r0, [r2, #0]
 8009486:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800948a:	f43f af66 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 800948e:	e72b      	b.n	80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
    switch (srcclk)
 8009490:	2b00      	cmp	r3, #0
 8009492:	f47f af50 	bne.w	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
}
 8009496:	b005      	add	sp, #20
 8009498:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800949c:	f7fe bcd6 	b.w	8007e4c <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80094a0:	6810      	ldr	r0, [r2, #0]
 80094a2:	f010 0004 	ands.w	r0, r0, #4
 80094a6:	f43f af58 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094aa:	6813      	ldr	r3, [r2, #0]
 80094ac:	481f      	ldr	r0, [pc, #124]	@ (800952c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80094ae:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80094b2:	40d8      	lsrs	r0, r3
 80094b4:	e751      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80094b6:	6810      	ldr	r0, [r2, #0]
 80094b8:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80094bc:	f43f af4d 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = CSI_VALUE;
 80094c0:	481b      	ldr	r0, [pc, #108]	@ (8009530 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80094c2:	e74a      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80094c4:	4a16      	ldr	r2, [pc, #88]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80094c6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80094c8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 80094cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80094d0:	d072      	beq.n	80095b8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 80094d2:	d83e      	bhi.n	8009552 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 80094d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094d8:	d067      	beq.n	80095aa <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 80094da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094de:	d14b      	bne.n	8009578 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80094e0:	4b0f      	ldr	r3, [pc, #60]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 80094e2:	6818      	ldr	r0, [r3, #0]
 80094e4:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80094e8:	f43f af37 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 80094ec:	e7be      	b.n	800946c <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80094ee:	6810      	ldr	r0, [r2, #0]
 80094f0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80094f4:	f43f af31 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80094f8:	a801      	add	r0, sp, #4
 80094fa:	f7ff fceb 	bl	8008ed4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80094fe:	9802      	ldr	r0, [sp, #8]
 8009500:	e72b      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009502:	4a07      	ldr	r2, [pc, #28]	@ (8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8009504:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8009506:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 800950a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800950e:	d042      	beq.n	8009596 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 8009510:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009514:	f43f af46 	beq.w	80093a4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8009518:	2b00      	cmp	r3, #0
 800951a:	f47f af0c 	bne.w	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 800951e:	e712      	b.n	8009346 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8009520:	58024400 	.word	0x58024400
 8009524:	017d7840 	.word	0x017d7840
 8009528:	00bb8000 	.word	0x00bb8000
 800952c:	03d09000 	.word	0x03d09000
 8009530:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009534:	4b23      	ldr	r3, [pc, #140]	@ (80095c4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8009536:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 8009538:	03d2      	lsls	r2, r2, #15
 800953a:	f57f af4c 	bpl.w	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800953e:	6818      	ldr	r0, [r3, #0]
 8009540:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8009544:	f43f af09 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009548:	a801      	add	r0, sp, #4
 800954a:	f7ff fcc3 	bl	8008ed4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800954e:	9803      	ldr	r0, [sp, #12]
 8009550:	e703      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
    switch (srcclk)
 8009552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009556:	f43f aec2 	beq.w	80092de <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
 800955a:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800955e:	f43f aefb 	beq.w	8009358 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8009562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009566:	f47f aee6 	bne.w	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800956a:	4b16      	ldr	r3, [pc, #88]	@ (80095c4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800956c:	6818      	ldr	r0, [r3, #0]
 800956e:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8009572:	f43f aef2 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 8009576:	e7a3      	b.n	80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x250>
    switch (srcclk)
 8009578:	2b00      	cmp	r3, #0
 800957a:	f47f aedc 	bne.w	8009336 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800957e:	f7fe fc25 	bl	8007dcc <HAL_RCC_GetHCLKFreq>
 8009582:	4b10      	ldr	r3, [pc, #64]	@ (80095c4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8009584:	4a10      	ldr	r2, [pc, #64]	@ (80095c8 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8009586:	6a1b      	ldr	r3, [r3, #32]
 8009588:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800958c:	5cd3      	ldrb	r3, [r2, r3]
 800958e:	f003 031f 	and.w	r3, r3, #31
 8009592:	40d8      	lsrs	r0, r3
        break;
 8009594:	e6e1      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009596:	6810      	ldr	r0, [r2, #0]
 8009598:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800959c:	f43f aedd 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80095a0:	a801      	add	r0, sp, #4
 80095a2:	f7ff fd31 	bl	8009008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80095a6:	9803      	ldr	r0, [sp, #12]
 80095a8:	e6d7      	b.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095aa:	4b06      	ldr	r3, [pc, #24]	@ (80095c4 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80095ac:	6818      	ldr	r0, [r3, #0]
 80095ae:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80095b2:	f43f aed2 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 80095b6:	e79f      	b.n	80094f8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80095b8:	6810      	ldr	r0, [r2, #0]
 80095ba:	f010 0004 	ands.w	r0, r0, #4
 80095be:	f43f aecc 	beq.w	800935a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 80095c2:	e6f7      	b.n	80093b4 <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80095c4:	58024400 	.word	0x58024400
 80095c8:	0800eb54 	.word	0x0800eb54

080095cc <HAL_RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80095cc:	6803      	ldr	r3, [r0, #0]
{
 80095ce:	b530      	push	{r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80095d0:	689c      	ldr	r4, [r3, #8]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80095d2:	6918      	ldr	r0, [r3, #16]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80095d4:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80095d6:	f3c0 000e 	ubfx	r0, r0, #0, #15

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80095da:	f3c3 2e06 	ubfx	lr, r3, #8, #7
  sTime->Seconds    = (uint8_t)((tmpreg & (RTC_TR_ST  | RTC_TR_SU))  >> RTC_TR_SU_Pos);
 80095de:	f003 0c7f 	and.w	ip, r3, #127	@ 0x7f
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80095e2:	f3c3 4506 	ubfx	r5, r3, #16, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80095e6:	e9c1 4001 	strd	r4, r0, [r1, #4]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80095ea:	f3c3 4405 	ubfx	r4, r3, #16, #6
 80095ee:	2000      	movs	r0, #0
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80095f0:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80095f4:	f364 0007 	bfi	r0, r4, #0, #8
 80095f8:	f36e 200f 	bfi	r0, lr, #8, #8
 80095fc:	f36c 4017 	bfi	r0, ip, #16, #8
 8009600:	f363 601f 	bfi	r0, r3, #24, #8
 8009604:	6008      	str	r0, [r1, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009606:	b9da      	cbnz	r2, 8009640 <HAL_RTC_GetTime+0x74>
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009608:	ea4f 131e 	mov.w	r3, lr, lsr #4
  return (tmp + (Value & 0x0FU));
 800960c:	f00e 0e0f 	and.w	lr, lr, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009610:	0924      	lsrs	r4, r4, #4
  return (tmp + (Value & 0x0FU));
 8009612:	f005 050f 	and.w	r5, r5, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009616:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800961a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  return (tmp + (Value & 0x0FU));
 800961e:	eb0e 0e43 	add.w	lr, lr, r3, lsl #1
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009622:	ea4f 131c 	mov.w	r3, ip, lsr #4
  return (tmp + (Value & 0x0FU));
 8009626:	f00c 0c0f 	and.w	ip, ip, #15
 800962a:	eb05 0544 	add.w	r5, r5, r4, lsl #1
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800962e:	f881 e001 	strb.w	lr, [r1, #1]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009632:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    sTime->Hours   = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009636:	700d      	strb	r5, [r1, #0]
  return (tmp + (Value & 0x0FU));
 8009638:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800963c:	f881 c002 	strb.w	ip, [r1, #2]
}
 8009640:	2000      	movs	r0, #0
 8009642:	bd30      	pop	{r4, r5, pc}

08009644 <HAL_RTC_GetDate>:
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009644:	6803      	ldr	r3, [r0, #0]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009646:	2000      	movs	r0, #0
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009648:	685b      	ldr	r3, [r3, #4]
{
 800964a:	b510      	push	{r4, lr}
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800964c:	f3c3 3e42 	ubfx	lr, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009650:	f3c3 4c07 	ubfx	ip, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8009654:	f3c3 2407 	ubfx	r4, r3, #8, #8
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009658:	f36e 0007 	bfi	r0, lr, #0, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800965c:	f3c3 2e04 	ubfx	lr, r3, #8, #5
  sDate->Date    = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8009660:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8009664:	f36e 200f 	bfi	r0, lr, #8, #8
 8009668:	f363 4017 	bfi	r0, r3, #16, #8
 800966c:	f36c 601f 	bfi	r0, ip, #24, #8
 8009670:	6008      	str	r0, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8009672:	b9d2      	cbnz	r2, 80096aa <HAL_RTC_GetDate+0x66>
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009674:	091a      	lsrs	r2, r3, #4
  return (tmp + (Value & 0x0FU));
 8009676:	f003 030f 	and.w	r3, r3, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800967a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
  return (tmp + (Value & 0x0FU));
 800967e:	f004 040f 	and.w	r4, r4, #15
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009682:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009686:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
  return (tmp + (Value & 0x0FU));
 800968a:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 800968e:	eb04 044e 	add.w	r4, r4, lr, lsl #1
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009692:	708b      	strb	r3, [r1, #2]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009694:	ea4f 131c 	mov.w	r3, ip, lsr #4
  return (tmp + (Value & 0x0FU));
 8009698:	f00c 0c0f 	and.w	ip, ip, #15
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800969c:	704c      	strb	r4, [r1, #1]
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800969e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 80096a2:	eb0c 0c43 	add.w	ip, ip, r3, lsl #1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80096a6:	f881 c003 	strb.w	ip, [r1, #3]
}
 80096aa:	2000      	movs	r0, #0
 80096ac:	bd10      	pop	{r4, pc}
 80096ae:	bf00      	nop

080096b0 <RTC_ExitInitMode>:
{
 80096b0:	b538      	push	{r3, r4, r5, lr}
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80096b2:	4b20      	ldr	r3, [pc, #128]	@ (8009734 <RTC_ExitInitMode+0x84>)
{
 80096b4:	4604      	mov	r4, r0
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80096b6:	6801      	ldr	r1, [r0, #0]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80096b8:	68da      	ldr	r2, [r3, #12]
 80096ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80096be:	60da      	str	r2, [r3, #12]
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80096c0:	699a      	ldr	r2, [r3, #24]
 80096c2:	0690      	lsls	r0, r2, #26
 80096c4:	d411      	bmi.n	80096ea <RTC_ExitInitMode+0x3a>
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80096c6:	4b1c      	ldr	r3, [pc, #112]	@ (8009738 <RTC_ExitInitMode+0x88>)
 80096c8:	60cb      	str	r3, [r1, #12]
  tickstart = HAL_GetTick();
 80096ca:	f7fa f9d7 	bl	8003a7c <HAL_GetTick>
 80096ce:	4605      	mov	r5, r0
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80096d0:	e005      	b.n	80096de <RTC_ExitInitMode+0x2e>
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80096d2:	f7fa f9d3 	bl	8003a7c <HAL_GetTick>
 80096d6:	1b43      	subs	r3, r0, r5
 80096d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80096dc:	d825      	bhi.n	800972a <RTC_ExitInitMode+0x7a>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	069a      	lsls	r2, r3, #26
 80096e4:	d5f5      	bpl.n	80096d2 <RTC_ExitInitMode+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 80096e6:	2000      	movs	r0, #0
}
 80096e8:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80096ea:	699a      	ldr	r2, [r3, #24]
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80096ec:	4812      	ldr	r0, [pc, #72]	@ (8009738 <RTC_ExitInitMode+0x88>)
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80096ee:	f022 0220 	bic.w	r2, r2, #32
 80096f2:	619a      	str	r2, [r3, #24]
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80096f4:	60c8      	str	r0, [r1, #12]
  tickstart = HAL_GetTick();
 80096f6:	f7fa f9c1 	bl	8003a7c <HAL_GetTick>
 80096fa:	4605      	mov	r5, r0
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80096fc:	e005      	b.n	800970a <RTC_ExitInitMode+0x5a>
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80096fe:	f7fa f9bd 	bl	8003a7c <HAL_GetTick>
 8009702:	1b43      	subs	r3, r0, r5
 8009704:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009708:	d80a      	bhi.n	8009720 <RTC_ExitInitMode+0x70>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800970a:	6823      	ldr	r3, [r4, #0]
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	069b      	lsls	r3, r3, #26
 8009710:	d5f5      	bpl.n	80096fe <RTC_ExitInitMode+0x4e>
  HAL_StatusTypeDef status = HAL_OK;
 8009712:	2000      	movs	r0, #0
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009714:	4a07      	ldr	r2, [pc, #28]	@ (8009734 <RTC_ExitInitMode+0x84>)
 8009716:	6993      	ldr	r3, [r2, #24]
 8009718:	f043 0320 	orr.w	r3, r3, #32
 800971c:	6193      	str	r3, [r2, #24]
}
 800971e:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009720:	2303      	movs	r3, #3
      status = HAL_TIMEOUT;
 8009722:	4618      	mov	r0, r3
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009724:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8009728:	e7f4      	b.n	8009714 <RTC_ExitInitMode+0x64>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800972a:	2303      	movs	r3, #3
      status = HAL_TIMEOUT;
 800972c:	4618      	mov	r0, r3
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800972e:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
}
 8009732:	bd38      	pop	{r3, r4, r5, pc}
 8009734:	58004000 	.word	0x58004000
 8009738:	0001005f 	.word	0x0001005f

0800973c <HAL_RTC_Init>:
  if(hrtc != NULL)
 800973c:	2800      	cmp	r0, #0
 800973e:	d046      	beq.n	80097ce <HAL_RTC_Init+0x92>
{
 8009740:	b570      	push	{r4, r5, r6, lr}
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8009742:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 8009746:	4604      	mov	r4, r0
 8009748:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800974c:	2b00      	cmp	r3, #0
 800974e:	d039      	beq.n	80097c4 <HAL_RTC_Init+0x88>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009750:	2302      	movs	r3, #2
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009752:	6822      	ldr	r2, [r4, #0]
    hrtc->State = HAL_RTC_STATE_BUSY;
 8009754:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009758:	68d3      	ldr	r3, [r2, #12]
 800975a:	06db      	lsls	r3, r3, #27
 800975c:	d504      	bpl.n	8009768 <HAL_RTC_Init+0x2c>
      hrtc->State = HAL_RTC_STATE_READY;
 800975e:	2301      	movs	r3, #1
 8009760:	2000      	movs	r0, #0
 8009762:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
}
 8009766:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009768:	21ca      	movs	r1, #202	@ 0xca
 800976a:	2353      	movs	r3, #83	@ 0x53
 800976c:	6251      	str	r1, [r2, #36]	@ 0x24
 800976e:	6253      	str	r3, [r2, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8009770:	68d5      	ldr	r5, [r2, #12]
 8009772:	f015 0540 	ands.w	r5, r5, #64	@ 0x40
 8009776:	d02c      	beq.n	80097d2 <HAL_RTC_Init+0x96>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8009778:	6990      	ldr	r0, [r2, #24]
 800977a:	4929      	ldr	r1, [pc, #164]	@ (8009820 <HAL_RTC_Init+0xe4>)
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800977c:	6863      	ldr	r3, [r4, #4]
 800977e:	6925      	ldr	r5, [r4, #16]
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8009780:	4001      	ands	r1, r0
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009782:	432b      	orrs	r3, r5
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8009784:	6191      	str	r1, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009786:	69a1      	ldr	r1, [r4, #24]
 8009788:	6990      	ldr	r0, [r2, #24]
 800978a:	430b      	orrs	r3, r1
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800978c:	68a1      	ldr	r1, [r4, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800978e:	4303      	orrs	r3, r0
        status = RTC_ExitInitMode(hrtc);
 8009790:	4620      	mov	r0, r4
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009792:	6193      	str	r3, [r2, #24]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 8009794:	68e3      	ldr	r3, [r4, #12]
 8009796:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800979a:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 800979c:	f7ff ff88 	bl	80096b0 <RTC_ExitInitMode>
      if(status == HAL_OK)
 80097a0:	2800      	cmp	r0, #0
 80097a2:	d133      	bne.n	800980c <HAL_RTC_Init+0xd0>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80097a4:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80097a6:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80097a8:	6991      	ldr	r1, [r2, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80097aa:	e9d4 5307 	ldrd	r5, r3, [r4, #28]
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80097ae:	f021 4160 	bic.w	r1, r1, #3758096384	@ 0xe0000000
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80097b2:	432b      	orrs	r3, r5
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80097b4:	6191      	str	r1, [r2, #24]
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097b6:	21ff      	movs	r1, #255	@ 0xff
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80097b8:	4303      	orrs	r3, r0
 80097ba:	6990      	ldr	r0, [r2, #24]
 80097bc:	4303      	orrs	r3, r0
 80097be:	6193      	str	r3, [r2, #24]
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097c0:	6251      	str	r1, [r2, #36]	@ 0x24
    if (status == HAL_OK)
 80097c2:	e7cc      	b.n	800975e <HAL_RTC_Init+0x22>
      hrtc->Lock = HAL_UNLOCKED;
 80097c4:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
      HAL_RTC_MspInit(hrtc);
 80097c8:	f7f9 ffea 	bl	80037a0 <HAL_RTC_MspInit>
 80097cc:	e7c0      	b.n	8009750 <HAL_RTC_Init+0x14>
  HAL_StatusTypeDef status = HAL_ERROR;
 80097ce:	2001      	movs	r0, #1
}
 80097d0:	4770      	bx	lr
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80097d2:	68d3      	ldr	r3, [r2, #12]
 80097d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097d8:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 80097da:	f7fa f94f 	bl	8003a7c <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 80097de:	4629      	mov	r1, r5
    tickstart = HAL_GetTick();
 80097e0:	4606      	mov	r6, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80097e2:	e008      	b.n	80097f6 <HAL_RTC_Init+0xba>
 80097e4:	2903      	cmp	r1, #3
 80097e6:	d00d      	beq.n	8009804 <HAL_RTC_Init+0xc8>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80097e8:	f7fa f948 	bl	8003a7c <HAL_GetTick>
 80097ec:	1b80      	subs	r0, r0, r6
 80097ee:	4629      	mov	r1, r5
 80097f0:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80097f4:	d80e      	bhi.n	8009814 <HAL_RTC_Init+0xd8>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80097f6:	6822      	ldr	r2, [r4, #0]
 80097f8:	68d5      	ldr	r5, [r2, #12]
 80097fa:	f015 0540 	ands.w	r5, r5, #64	@ 0x40
 80097fe:	d0f1      	beq.n	80097e4 <HAL_RTC_Init+0xa8>
      if (status == HAL_OK)
 8009800:	2900      	cmp	r1, #0
 8009802:	d0b9      	beq.n	8009778 <HAL_RTC_Init+0x3c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009804:	23ff      	movs	r3, #255	@ 0xff
 8009806:	2003      	movs	r0, #3
 8009808:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800980a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800980c:	6823      	ldr	r3, [r4, #0]
 800980e:	22ff      	movs	r2, #255	@ 0xff
 8009810:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8009812:	bd70      	pop	{r4, r5, r6, pc}
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009814:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 8009816:	4619      	mov	r1, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009818:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
 800981c:	e7eb      	b.n	80097f6 <HAL_RTC_Init+0xba>
 800981e:	bf00      	nop
 8009820:	fb8fffbf 	.word	0xfb8fffbf

08009824 <HAL_RTC_SetTime>:
{
 8009824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(hrtc);
 8009828:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800982c:	2b01      	cmp	r3, #1
 800982e:	d065      	beq.n	80098fc <HAL_RTC_SetTime+0xd8>
 8009830:	2301      	movs	r3, #1
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009832:	6805      	ldr	r5, [r0, #0]
 8009834:	4681      	mov	r9, r0
 8009836:	460f      	mov	r7, r1
  __HAL_LOCK(hrtc);
 8009838:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hrtc->State = HAL_RTC_STATE_BUSY;
 800983c:	2302      	movs	r3, #2
 800983e:	4616      	mov	r6, r2
 8009840:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009844:	23ca      	movs	r3, #202	@ 0xca
 8009846:	626b      	str	r3, [r5, #36]	@ 0x24
 8009848:	2353      	movs	r3, #83	@ 0x53
 800984a:	626b      	str	r3, [r5, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800984c:	68ec      	ldr	r4, [r5, #12]
 800984e:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 8009852:	d030      	beq.n	80098b6 <HAL_RTC_SetTime+0x92>
    if(Format == RTC_FORMAT_BIN)
 8009854:	2e00      	cmp	r6, #0
 8009856:	d154      	bne.n	8009902 <HAL_RTC_SetTime+0xde>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009858:	69a8      	ldr	r0, [r5, #24]
 800985a:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 800985e:	d07d      	beq.n	800995c <HAL_RTC_SetTime+0x138>
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009860:	78f8      	ldrb	r0, [r7, #3]
 8009862:	0580      	lsls	r0, r0, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009864:	783b      	ldrb	r3, [r7, #0]
  while (bcdlow >= 10U)
 8009866:	2b09      	cmp	r3, #9
 8009868:	d908      	bls.n	800987c <HAL_RTC_SetTime+0x58>
  uint32_t bcdhigh = 0U;
 800986a:	2200      	movs	r2, #0
    bcdlow -= 10U;
 800986c:	3b0a      	subs	r3, #10
    bcdhigh++;
 800986e:	3201      	adds	r2, #1
    bcdlow -= 10U;
 8009870:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 8009872:	2b09      	cmp	r3, #9
 8009874:	d8fa      	bhi.n	800986c <HAL_RTC_SetTime+0x48>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8009876:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800987a:	b2db      	uxtb	r3, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800987c:	787a      	ldrb	r2, [r7, #1]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800987e:	041b      	lsls	r3, r3, #16
  while (bcdlow >= 10U)
 8009880:	2a09      	cmp	r2, #9
 8009882:	d908      	bls.n	8009896 <HAL_RTC_SetTime+0x72>
  uint32_t bcdhigh = 0U;
 8009884:	2100      	movs	r1, #0
    bcdlow -= 10U;
 8009886:	3a0a      	subs	r2, #10
    bcdhigh++;
 8009888:	3101      	adds	r1, #1
    bcdlow -= 10U;
 800988a:	b2d2      	uxtb	r2, r2
  while (bcdlow >= 10U)
 800988c:	2a09      	cmp	r2, #9
 800988e:	d8fa      	bhi.n	8009886 <HAL_RTC_SetTime+0x62>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8009890:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8009894:	b2d2      	uxtb	r2, r2
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8009896:	78b9      	ldrb	r1, [r7, #2]
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009898:	0212      	lsls	r2, r2, #8
  while (bcdlow >= 10U)
 800989a:	2909      	cmp	r1, #9
 800989c:	d907      	bls.n	80098ae <HAL_RTC_SetTime+0x8a>
    bcdlow -= 10U;
 800989e:	390a      	subs	r1, #10
    bcdhigh++;
 80098a0:	3601      	adds	r6, #1
    bcdlow -= 10U;
 80098a2:	b2c9      	uxtb	r1, r1
  while (bcdlow >= 10U)
 80098a4:	2909      	cmp	r1, #9
 80098a6:	d8fa      	bhi.n	800989e <HAL_RTC_SetTime+0x7a>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 80098a8:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
 80098ac:	b2c9      	uxtb	r1, r1
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80098ae:	4303      	orrs	r3, r0
 80098b0:	4313      	orrs	r3, r2
 80098b2:	430b      	orrs	r3, r1
 80098b4:	e033      	b.n	800991e <HAL_RTC_SetTime+0xfa>
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80098b6:	68eb      	ldr	r3, [r5, #12]
 80098b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098bc:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80098be:	f7fa f8dd 	bl	8003a7c <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 80098c2:	4622      	mov	r2, r4
    tickstart = HAL_GetTick();
 80098c4:	4680      	mov	r8, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80098c6:	e009      	b.n	80098dc <HAL_RTC_SetTime+0xb8>
 80098c8:	2a03      	cmp	r2, #3
 80098ca:	d00f      	beq.n	80098ec <HAL_RTC_SetTime+0xc8>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80098cc:	f7fa f8d6 	bl	8003a7c <HAL_GetTick>
 80098d0:	eba0 0308 	sub.w	r3, r0, r8
 80098d4:	4622      	mov	r2, r4
 80098d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80098da:	d83a      	bhi.n	8009952 <HAL_RTC_SetTime+0x12e>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80098dc:	f8d9 5000 	ldr.w	r5, [r9]
 80098e0:	68ec      	ldr	r4, [r5, #12]
 80098e2:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 80098e6:	d0ef      	beq.n	80098c8 <HAL_RTC_SetTime+0xa4>
  if (status == HAL_OK)
 80098e8:	2a00      	cmp	r2, #0
 80098ea:	d0b3      	beq.n	8009854 <HAL_RTC_SetTime+0x30>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098ec:	23ff      	movs	r3, #255	@ 0xff
 80098ee:	2003      	movs	r0, #3
 80098f0:	626b      	str	r3, [r5, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 80098f2:	2300      	movs	r3, #0
 80098f4:	f889 3024 	strb.w	r3, [r9, #36]	@ 0x24
}
 80098f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(hrtc);
 80098fc:	2002      	movs	r0, #2
}
 80098fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009902:	69aa      	ldr	r2, [r5, #24]
 8009904:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 8009908:	d02a      	beq.n	8009960 <HAL_RTC_SetTime+0x13c>
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800990a:	78fa      	ldrb	r2, [r7, #3]
 800990c:	0592      	lsls	r2, r2, #22
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800990e:	787b      	ldrb	r3, [r7, #1]
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009910:	7839      	ldrb	r1, [r7, #0]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009912:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8009914:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos)  | \
 8009918:	78b9      	ldrb	r1, [r7, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800991a:	430b      	orrs	r3, r1
      tmpreg = (((uint32_t)(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800991c:	4313      	orrs	r3, r2
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800991e:	4a11      	ldr	r2, [pc, #68]	@ (8009964 <HAL_RTC_SetTime+0x140>)
    status = RTC_ExitInitMode(hrtc);
 8009920:	4648      	mov	r0, r9
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009922:	401a      	ands	r2, r3
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009924:	e9d7 3103 	ldrd	r3, r1, [r7, #12]
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009928:	602a      	str	r2, [r5, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800992a:	69aa      	ldr	r2, [r5, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800992c:	430b      	orrs	r3, r1
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800992e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009932:	61aa      	str	r2, [r5, #24]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009934:	69aa      	ldr	r2, [r5, #24]
 8009936:	4313      	orrs	r3, r2
 8009938:	61ab      	str	r3, [r5, #24]
    status = RTC_ExitInitMode(hrtc);
 800993a:	f7ff feb9 	bl	80096b0 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800993e:	f8d9 3000 	ldr.w	r3, [r9]
 8009942:	22ff      	movs	r2, #255	@ 0xff
 8009944:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 8009946:	2800      	cmp	r0, #0
 8009948:	d1d3      	bne.n	80098f2 <HAL_RTC_SetTime+0xce>
    hrtc->State = HAL_RTC_STATE_READY;
 800994a:	2301      	movs	r3, #1
 800994c:	f889 3025 	strb.w	r3, [r9, #37]	@ 0x25
 8009950:	e7cf      	b.n	80098f2 <HAL_RTC_SetTime+0xce>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009952:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 8009954:	461a      	mov	r2, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009956:	f889 3025 	strb.w	r3, [r9, #37]	@ 0x25
 800995a:	e7bf      	b.n	80098dc <HAL_RTC_SetTime+0xb8>
        sTime->TimeFormat = 0x00U;
 800995c:	70fe      	strb	r6, [r7, #3]
 800995e:	e781      	b.n	8009864 <HAL_RTC_SetTime+0x40>
        sTime->TimeFormat = 0x00U;
 8009960:	70fa      	strb	r2, [r7, #3]
 8009962:	e7d4      	b.n	800990e <HAL_RTC_SetTime+0xea>
 8009964:	007f7f7f 	.word	0x007f7f7f

08009968 <HAL_RTC_SetDate>:
{
 8009968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 800996a:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800996e:	2b01      	cmp	r3, #1
 8009970:	f000 808b 	beq.w	8009a8a <HAL_RTC_SetDate+0x122>
 8009974:	4605      	mov	r5, r0
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009976:	2302      	movs	r3, #2
  __HAL_LOCK(hrtc);
 8009978:	2001      	movs	r0, #1
  hrtc->State = HAL_RTC_STATE_BUSY;
 800997a:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
  __HAL_LOCK(hrtc);
 800997e:	f885 0024 	strb.w	r0, [r5, #36]	@ 0x24
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009982:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009984:	78cb      	ldrb	r3, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009986:	f891 c001 	ldrb.w	ip, [r1, #1]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800998a:	0376      	lsls	r6, r6, #13
                  (((uint32_t)sDate->Date)    << RTC_DR_DU_Pos) | \
 800998c:	7888      	ldrb	r0, [r1, #2]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800998e:	b1f2      	cbz	r2, 80099ce <HAL_RTC_SetDate+0x66>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009990:	ea46 4403 	orr.w	r4, r6, r3, lsl #16
 8009994:	4304      	orrs	r4, r0
 8009996:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800999a:	682a      	ldr	r2, [r5, #0]
 800999c:	21ca      	movs	r1, #202	@ 0xca
 800999e:	2353      	movs	r3, #83	@ 0x53
 80099a0:	6251      	str	r1, [r2, #36]	@ 0x24
 80099a2:	6253      	str	r3, [r2, #36]	@ 0x24
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80099a4:	68d6      	ldr	r6, [r2, #12]
 80099a6:	f016 0640 	ands.w	r6, r6, #64	@ 0x40
 80099aa:	d049      	beq.n	8009a40 <HAL_RTC_SetDate+0xd8>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80099ac:	4b39      	ldr	r3, [pc, #228]	@ (8009a94 <HAL_RTC_SetDate+0x12c>)
    status = RTC_ExitInitMode(hrtc);
 80099ae:	4628      	mov	r0, r5
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80099b0:	4023      	ands	r3, r4
 80099b2:	6053      	str	r3, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 80099b4:	f7ff fe7c 	bl	80096b0 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80099b8:	682b      	ldr	r3, [r5, #0]
 80099ba:	22ff      	movs	r2, #255	@ 0xff
 80099bc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80099be:	b910      	cbnz	r0, 80099c6 <HAL_RTC_SetDate+0x5e>
    hrtc->State = HAL_RTC_STATE_READY;
 80099c0:	2301      	movs	r3, #1
 80099c2:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
  __HAL_UNLOCK(hrtc);
 80099c6:	2300      	movs	r3, #0
 80099c8:	f885 3024 	strb.w	r3, [r5, #36]	@ 0x24
}
 80099cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80099ce:	f01c 0f10 	tst.w	ip, #16
 80099d2:	d052      	beq.n	8009a7a <HAL_RTC_SetDate+0x112>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80099d4:	f02c 0c10 	bic.w	ip, ip, #16
  while (bcdlow >= 10U)
 80099d8:	2b09      	cmp	r3, #9
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80099da:	f10c 0c0a 	add.w	ip, ip, #10
 80099de:	fa5f fc8c 	uxtb.w	ip, ip
 80099e2:	f881 c001 	strb.w	ip, [r1, #1]
  while (bcdlow >= 10U)
 80099e6:	d952      	bls.n	8009a8e <HAL_RTC_SetDate+0x126>
  uint32_t bcdhigh = 0U;
 80099e8:	2100      	movs	r1, #0
    bcdlow -= 10U;
 80099ea:	3b0a      	subs	r3, #10
    bcdhigh++;
 80099ec:	3101      	adds	r1, #1
    bcdlow -= 10U;
 80099ee:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 80099f0:	2b09      	cmp	r3, #9
 80099f2:	d8fa      	bhi.n	80099ea <HAL_RTC_SetDate+0x82>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 80099f4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80099f8:	b2db      	uxtb	r3, r3
  while (bcdlow >= 10U)
 80099fa:	f1bc 0f09 	cmp.w	ip, #9
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80099fe:	ea4f 4403 	mov.w	r4, r3, lsl #16
  while (bcdlow >= 10U)
 8009a02:	d90c      	bls.n	8009a1e <HAL_RTC_SetDate+0xb6>
  uint32_t bcdhigh = 0U;
 8009a04:	2300      	movs	r3, #0
    bcdlow -= 10U;
 8009a06:	f1ac 0c0a 	sub.w	ip, ip, #10
    bcdhigh++;
 8009a0a:	3301      	adds	r3, #1
    bcdlow -= 10U;
 8009a0c:	fa5f fc8c 	uxtb.w	ip, ip
  while (bcdlow >= 10U)
 8009a10:	f1bc 0f09 	cmp.w	ip, #9
 8009a14:	d8f7      	bhi.n	8009a06 <HAL_RTC_SetDate+0x9e>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8009a16:	ea4c 1303 	orr.w	r3, ip, r3, lsl #4
 8009a1a:	fa5f fc83 	uxtb.w	ip, r3
  while (bcdlow >= 10U)
 8009a1e:	2809      	cmp	r0, #9
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009a20:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
  while (bcdlow >= 10U)
 8009a24:	d907      	bls.n	8009a36 <HAL_RTC_SetDate+0xce>
    bcdlow -= 10U;
 8009a26:	380a      	subs	r0, #10
    bcdhigh++;
 8009a28:	3201      	adds	r2, #1
    bcdlow -= 10U;
 8009a2a:	b2c0      	uxtb	r0, r0
  while (bcdlow >= 10U)
 8009a2c:	2809      	cmp	r0, #9
 8009a2e:	d8fa      	bhi.n	8009a26 <HAL_RTC_SetDate+0xbe>
  return ((uint8_t)(bcdhigh << 4U) | bcdlow);
 8009a30:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009a34:	b2d0      	uxtb	r0, r2
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009a36:	4334      	orrs	r4, r6
 8009a38:	ea44 040c 	orr.w	r4, r4, ip
 8009a3c:	4304      	orrs	r4, r0
 8009a3e:	e7ac      	b.n	800999a <HAL_RTC_SetDate+0x32>
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8009a40:	68d3      	ldr	r3, [r2, #12]
 8009a42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a46:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 8009a48:	f7fa f818 	bl	8003a7c <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 8009a4c:	4631      	mov	r1, r6
    tickstart = HAL_GetTick();
 8009a4e:	4607      	mov	r7, r0
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009a50:	e008      	b.n	8009a64 <HAL_RTC_SetDate+0xfc>
 8009a52:	2903      	cmp	r1, #3
 8009a54:	d00d      	beq.n	8009a72 <HAL_RTC_SetDate+0x10a>
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009a56:	f7fa f811 	bl	8003a7c <HAL_GetTick>
 8009a5a:	1bc0      	subs	r0, r0, r7
 8009a5c:	4631      	mov	r1, r6
 8009a5e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8009a62:	d80d      	bhi.n	8009a80 <HAL_RTC_SetDate+0x118>
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009a64:	682a      	ldr	r2, [r5, #0]
 8009a66:	68d6      	ldr	r6, [r2, #12]
 8009a68:	f016 0640 	ands.w	r6, r6, #64	@ 0x40
 8009a6c:	d0f1      	beq.n	8009a52 <HAL_RTC_SetDate+0xea>
  if (status == HAL_OK)
 8009a6e:	2900      	cmp	r1, #0
 8009a70:	d09c      	beq.n	80099ac <HAL_RTC_SetDate+0x44>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009a72:	23ff      	movs	r3, #255	@ 0xff
 8009a74:	2003      	movs	r0, #3
 8009a76:	6253      	str	r3, [r2, #36]	@ 0x24
  if (status == HAL_OK)
 8009a78:	e7a5      	b.n	80099c6 <HAL_RTC_SetDate+0x5e>
  while (bcdlow >= 10U)
 8009a7a:	2b09      	cmp	r3, #9
 8009a7c:	d8b4      	bhi.n	80099e8 <HAL_RTC_SetDate+0x80>
 8009a7e:	e7bc      	b.n	80099fa <HAL_RTC_SetDate+0x92>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009a80:	2303      	movs	r3, #3
        status = HAL_TIMEOUT;
 8009a82:	4619      	mov	r1, r3
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009a84:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 8009a88:	e7ec      	b.n	8009a64 <HAL_RTC_SetDate+0xfc>
  __HAL_LOCK(hrtc);
 8009a8a:	2002      	movs	r0, #2
}
 8009a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009a8e:	041c      	lsls	r4, r3, #16
  while (bcdlow >= 10U)
 8009a90:	e7b8      	b.n	8009a04 <HAL_RTC_SetDate+0x9c>
 8009a92:	bf00      	nop
 8009a94:	00ffff3f 	.word	0x00ffff3f

08009a98 <SD_FindSCR.constprop.0>:
  * @brief  Finds the SD card SCR register value.
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
 8009a98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a9c:	4605      	mov	r5, r0
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	460f      	mov	r7, r1
{
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009aa2:	f7f9 ffeb 	bl	8003a7c <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009aa6:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 8009aa8:	4606      	mov	r6, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009aaa:	6828      	ldr	r0, [r5, #0]
 8009aac:	f001 fa26 	bl	800aefc <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8009ab0:	4604      	mov	r4, r0
 8009ab2:	b118      	cbz	r0, 8009abc <SD_FindSCR.constprop.0+0x24>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	b006      	add	sp, #24
 8009ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009abc:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8009abe:	6828      	ldr	r0, [r5, #0]
 8009ac0:	0409      	lsls	r1, r1, #16
 8009ac2:	f001 ff93 	bl	800b9ec <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d1f3      	bne.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
  config.DataLength    = 8U;
 8009acc:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad0:	2308      	movs	r3, #8
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009ad2:	4669      	mov	r1, sp
 8009ad4:	6828      	ldr	r0, [r5, #0]
  config.DataLength    = 8U;
 8009ad6:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009ada:	2230      	movs	r2, #48	@ 0x30
 8009adc:	2302      	movs	r3, #2
 8009ade:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	2301      	movs	r3, #1
 8009ae6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009aea:	f001 f9f1 	bl	800aed0 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009aee:	6828      	ldr	r0, [r5, #0]
 8009af0:	f002 f910 	bl	800bd14 <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8009af4:	4604      	mov	r4, r0
 8009af6:	2800      	cmp	r0, #0
 8009af8:	d1dc      	bne.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
  uint32_t tempscr[2U] = {0UL, 0UL};
 8009afa:	4682      	mov	sl, r0
 8009afc:	4681      	mov	r9, r0
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8009afe:	f240 582a 	movw	r8, #1322	@ 0x52a
 8009b02:	e004      	b.n	8009b0e <SD_FindSCR.constprop.0+0x76>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009b04:	f7f9 ffba 	bl	8003a7c <HAL_GetTick>
 8009b08:	1b83      	subs	r3, r0, r6
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	d024      	beq.n	8009b58 <SD_FindSCR.constprop.0+0xc0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8009b0e:	6828      	ldr	r0, [r5, #0]
 8009b10:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009b12:	ea13 0f08 	tst.w	r3, r8
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009b16:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 8009b18:	d10c      	bne.n	8009b34 <SD_FindSCR.constprop.0+0x9c>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8009b1a:	0319      	lsls	r1, r3, #12
 8009b1c:	d4f2      	bmi.n	8009b04 <SD_FindSCR.constprop.0+0x6c>
 8009b1e:	2c00      	cmp	r4, #0
 8009b20:	d1f0      	bne.n	8009b04 <SD_FindSCR.constprop.0+0x6c>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8009b22:	f001 f9bb 	bl	800ae9c <SDMMC_ReadFIFO>
 8009b26:	4681      	mov	r9, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009b28:	6828      	ldr	r0, [r5, #0]
      index++;
 8009b2a:	2401      	movs	r4, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8009b2c:	f001 f9b6 	bl	800ae9c <SDMMC_ReadFIFO>
 8009b30:	4682      	mov	sl, r0
      index++;
 8009b32:	e7e7      	b.n	8009b04 <SD_FindSCR.constprop.0+0x6c>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009b34:	071a      	lsls	r2, r3, #28
 8009b36:	d416      	bmi.n	8009b66 <SD_FindSCR.constprop.0+0xce>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009b38:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009b3a:	079b      	lsls	r3, r3, #30
 8009b3c:	d40f      	bmi.n	8009b5e <SD_FindSCR.constprop.0+0xc6>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009b3e:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8009b40:	f014 0420 	ands.w	r4, r4, #32
 8009b44:	d113      	bne.n	8009b6e <SD_FindSCR.constprop.0+0xd6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009b46:	fa9a f28a 	rev.w	r2, sl
 8009b4a:	fa99 f389 	rev.w	r3, r9
 8009b4e:	490a      	ldr	r1, [pc, #40]	@ (8009b78 <SD_FindSCR.constprop.0+0xe0>)
 8009b50:	6381      	str	r1, [r0, #56]	@ 0x38
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 8009b52:	e9c7 2300 	strd	r2, r3, [r7]
  return HAL_SD_ERROR_NONE;
 8009b56:	e7ad      	b.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
      return HAL_SD_ERROR_TIMEOUT;
 8009b58:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8009b5c:	e7aa      	b.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009b5e:	2302      	movs	r3, #2
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009b60:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009b62:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009b64:	e7a6      	b.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009b66:	2308      	movs	r3, #8
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009b68:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8009b6a:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009b6c:	e7a2      	b.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009b6e:	2320      	movs	r3, #32
    return HAL_SD_ERROR_RX_OVERRUN;
 8009b70:	461c      	mov	r4, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8009b72:	6383      	str	r3, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8009b74:	e79e      	b.n	8009ab4 <SD_FindSCR.constprop.0+0x1c>
 8009b76:	bf00      	nop
 8009b78:	18000f3a 	.word	0x18000f3a

08009b7c <HAL_SD_ReadBlocks>:
{
 8009b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b80:	460d      	mov	r5, r1
 8009b82:	b086      	sub	sp, #24
 8009b84:	4604      	mov	r4, r0
 8009b86:	4691      	mov	r9, r2
 8009b88:	461f      	mov	r7, r3
 8009b8a:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  uint32_t tickstart = HAL_GetTick();
 8009b8e:	f7f9 ff75 	bl	8003a7c <HAL_GetTick>
  if (NULL == pData)
 8009b92:	2d00      	cmp	r5, #0
 8009b94:	d065      	beq.n	8009c62 <HAL_SD_ReadBlocks+0xe6>
  if (hsd->State == HAL_SD_STATE_READY)
 8009b96:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	d152      	bne.n	8009c44 <HAL_SD_ReadBlocks+0xc8>
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009b9e:	eb09 0307 	add.w	r3, r9, r7
 8009ba2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ba4:	2100      	movs	r1, #0
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009ba6:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009ba8:	6361      	str	r1, [r4, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009baa:	d85f      	bhi.n	8009c6c <HAL_SD_ReadBlocks+0xf0>
    hsd->State = HAL_SD_STATE_BUSY;
 8009bac:	2303      	movs	r3, #3
 8009bae:	4606      	mov	r6, r0
    hsd->Instance->DCTRL = 0U;
 8009bb0:	6820      	ldr	r0, [r4, #0]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009bb2:	f04f 0a02 	mov.w	sl, #2
    hsd->State = HAL_SD_STATE_BUSY;
 8009bb6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009bba:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    hsd->Instance->DCTRL = 0U;
 8009bbc:	62c1      	str	r1, [r0, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009bbe:	4669      	mov	r1, sp
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009bc0:	2b01      	cmp	r3, #1
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009bc2:	f04f 0300 	mov.w	r3, #0
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009bc6:	e9cd 3304 	strd	r3, r3, [sp, #16]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009bca:	f04f 33ff 	mov.w	r3, #4294967295
      add *= 512U;
 8009bce:	bf18      	it	ne
 8009bd0:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009bd4:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009bd6:	027b      	lsls	r3, r7, #9
 8009bd8:	9301      	str	r3, [sp, #4]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009bda:	2390      	movs	r3, #144	@ 0x90
 8009bdc:	e9cd 3a02 	strd	r3, sl, [sp, #8]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009be0:	f001 f976 	bl	800aed0 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009be4:	6820      	ldr	r0, [r4, #0]
    if (NumberOfBlocks > 1U)
 8009be6:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009be8:	68c3      	ldr	r3, [r0, #12]
 8009bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bee:	60c3      	str	r3, [r0, #12]
    if (NumberOfBlocks > 1U)
 8009bf0:	d931      	bls.n	8009c56 <HAL_SD_ReadBlocks+0xda>
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009bf2:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8009bf4:	f8c4 a02c 	str.w	sl, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009bf8:	f001 fad8 	bl	800b1ac <SDMMC_CmdReadMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009bfc:	6822      	ldr	r2, [r4, #0]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	d139      	bne.n	8009c76 <HAL_SD_ReadBlocks+0xfa>
    dataremaining = config.DataLength;
 8009c02:	f8dd 9004 	ldr.w	r9, [sp, #4]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009c06:	e005      	b.n	8009c14 <HAL_SD_ReadBlocks+0x98>
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009c08:	f7f9 ff38 	bl	8003a7c <HAL_GetTick>
 8009c0c:	1b82      	subs	r2, r0, r6
 8009c0e:	4542      	cmp	r2, r8
 8009c10:	d25c      	bcs.n	8009ccc <HAL_SD_ReadBlocks+0x150>
 8009c12:	6822      	ldr	r2, [r4, #0]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8009c14:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009c16:	4610      	mov	r0, r2
 8009c18:	f413 7f95 	tst.w	r3, #298	@ 0x12a
 8009c1c:	d136      	bne.n	8009c8c <HAL_SD_ReadBlocks+0x110>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8009c1e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009c20:	041a      	lsls	r2, r3, #16
 8009c22:	d5f1      	bpl.n	8009c08 <HAL_SD_ReadBlocks+0x8c>
 8009c24:	f1b9 0f1f 	cmp.w	r9, #31
 8009c28:	d9ee      	bls.n	8009c08 <HAL_SD_ReadBlocks+0x8c>
 8009c2a:	f105 0a20 	add.w	sl, r5, #32
 8009c2e:	e000      	b.n	8009c32 <HAL_SD_ReadBlocks+0xb6>
          data = SDMMC_ReadFIFO(hsd->Instance);
 8009c30:	6820      	ldr	r0, [r4, #0]
 8009c32:	f001 f933 	bl	800ae9c <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 8009c36:	f845 0b04 	str.w	r0, [r5], #4
        for (count = 0U; count < 8U; count++)
 8009c3a:	45aa      	cmp	sl, r5
 8009c3c:	d1f8      	bne.n	8009c30 <HAL_SD_ReadBlocks+0xb4>
        dataremaining -= 32U;
 8009c3e:	f1a9 0920 	sub.w	r9, r9, #32
 8009c42:	e7e1      	b.n	8009c08 <HAL_SD_ReadBlocks+0x8c>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009c44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009c4a:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8009c4c:	2301      	movs	r3, #1
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	b006      	add	sp, #24
 8009c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8009c56:	2301      	movs	r3, #1
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009c58:	4649      	mov	r1, r9
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8009c5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009c5c:	f001 f9fa 	bl	800b054 <SDMMC_CmdReadSingleBlock>
 8009c60:	e7cc      	b.n	8009bfc <HAL_SD_ReadBlocks+0x80>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009c62:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009c68:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8009c6a:	e7ef      	b.n	8009c4c <HAL_SD_ReadBlocks+0xd0>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009c6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009c72:	6363      	str	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 8009c74:	e7ea      	b.n	8009c4c <HAL_SD_ReadBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009c76:	4b31      	ldr	r3, [pc, #196]	@ (8009d3c <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 8009c78:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009c7a:	6393      	str	r3, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8009c7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8009c7e:	2200      	movs	r2, #0
          hsd->ErrorCode |= errorstate;
 8009c80:	4303      	orrs	r3, r0
 8009c82:	6363      	str	r3, [r4, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8009c84:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8009c88:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8009c8a:	e7df      	b.n	8009c4c <HAL_SD_ReadBlocks+0xd0>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009c8c:	68d3      	ldr	r3, [r2, #12]
 8009c8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c92:	60d3      	str	r3, [r2, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009c94:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009c96:	05db      	lsls	r3, r3, #23
 8009c98:	d501      	bpl.n	8009c9e <HAL_SD_ReadBlocks+0x122>
 8009c9a:	2f01      	cmp	r7, #1
 8009c9c:	d824      	bhi.n	8009ce8 <HAL_SD_ReadBlocks+0x16c>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009c9e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009ca0:	f013 0308 	ands.w	r3, r3, #8
 8009ca4:	d133      	bne.n	8009d0e <HAL_SD_ReadBlocks+0x192>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009ca6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8009ca8:	f012 0202 	ands.w	r2, r2, #2
 8009cac:	d124      	bne.n	8009cf8 <HAL_SD_ReadBlocks+0x17c>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009cae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009cb0:	f013 0320 	ands.w	r3, r3, #32
 8009cb4:	d037      	beq.n	8009d26 <HAL_SD_ReadBlocks+0x1aa>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cb6:	4b21      	ldr	r3, [pc, #132]	@ (8009d3c <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 8009cb8:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cba:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8009cbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cbe:	f043 0320 	orr.w	r3, r3, #32
 8009cc2:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009cc4:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009cc8:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 8009cca:	e7bf      	b.n	8009c4c <HAL_SD_ReadBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ccc:	6823      	ldr	r3, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 8009cce:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cd0:	481a      	ldr	r0, [pc, #104]	@ (8009d3c <HAL_SD_ReadBlocks+0x1c0>)
        hsd->Context = SD_CONTEXT_NONE;
 8009cd2:	2200      	movs	r2, #0
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cd4:	6398      	str	r0, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8009cd6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cd8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009cdc:	6363      	str	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 8009cde:	2303      	movs	r3, #3
        hsd->State = HAL_SD_STATE_READY;
 8009ce0:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8009ce4:	62e2      	str	r2, [r4, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8009ce6:	e7b2      	b.n	8009c4e <HAL_SD_ReadBlocks+0xd2>
      if (hsd->SdCard.CardType != CARD_SECURED)
 8009ce8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009cea:	2b03      	cmp	r3, #3
 8009cec:	d0d7      	beq.n	8009c9e <HAL_SD_ReadBlocks+0x122>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009cee:	f001 fc61 	bl	800b5b4 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 8009cf2:	b9f0      	cbnz	r0, 8009d32 <HAL_SD_ReadBlocks+0x1b6>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cf4:	6820      	ldr	r0, [r4, #0]
 8009cf6:	e7d2      	b.n	8009c9e <HAL_SD_ReadBlocks+0x122>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cf8:	4a10      	ldr	r2, [pc, #64]	@ (8009d3c <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 8009cfa:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009cfc:	6382      	str	r2, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009cfe:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8009d00:	f042 0202 	orr.w	r2, r2, #2
 8009d04:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009d06:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009d0a:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 8009d0c:	e79e      	b.n	8009c4c <HAL_SD_ReadBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8009d3c <HAL_SD_ReadBlocks+0x1c0>)
      hsd->State = HAL_SD_STATE_READY;
 8009d10:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 8009d12:	2200      	movs	r2, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d14:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009d16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d18:	f043 0308 	orr.w	r3, r3, #8
 8009d1c:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009d1e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009d22:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 8009d24:	e792      	b.n	8009c4c <HAL_SD_ReadBlocks+0xd0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009d26:	4906      	ldr	r1, [pc, #24]	@ (8009d40 <HAL_SD_ReadBlocks+0x1c4>)
    hsd->State = HAL_SD_STATE_READY;
 8009d28:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009d2a:	6381      	str	r1, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009d2c:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_OK;
 8009d30:	e78d      	b.n	8009c4e <HAL_SD_ReadBlocks+0xd2>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d32:	6823      	ldr	r3, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 8009d34:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009d36:	4a01      	ldr	r2, [pc, #4]	@ (8009d3c <HAL_SD_ReadBlocks+0x1c0>)
 8009d38:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d3a:	e79f      	b.n	8009c7c <HAL_SD_ReadBlocks+0x100>
 8009d3c:	1fe00fff 	.word	0x1fe00fff
 8009d40:	18000f3a 	.word	0x18000f3a

08009d44 <HAL_SD_WriteBlocks>:
{
 8009d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d48:	460d      	mov	r5, r1
 8009d4a:	b088      	sub	sp, #32
 8009d4c:	4604      	mov	r4, r0
 8009d4e:	4691      	mov	r9, r2
 8009d50:	461f      	mov	r7, r3
 8009d52:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
  uint32_t tickstart = HAL_GetTick();
 8009d56:	f7f9 fe91 	bl	8003a7c <HAL_GetTick>
  if (NULL == pData)
 8009d5a:	2d00      	cmp	r5, #0
 8009d5c:	d064      	beq.n	8009e28 <HAL_SD_WriteBlocks+0xe4>
  if (hsd->State == HAL_SD_STATE_READY)
 8009d5e:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d152      	bne.n	8009e0c <HAL_SD_WriteBlocks+0xc8>
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d66:	eb09 0307 	add.w	r3, r9, r7
 8009d6a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009d6c:	2100      	movs	r1, #0
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d6e:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009d70:	6361      	str	r1, [r4, #52]	@ 0x34
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009d72:	d85e      	bhi.n	8009e32 <HAL_SD_WriteBlocks+0xee>
    hsd->State = HAL_SD_STATE_BUSY;
 8009d74:	2303      	movs	r3, #3
 8009d76:	4606      	mov	r6, r0
    hsd->Instance->DCTRL = 0U;
 8009d78:	6820      	ldr	r0, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8009d7a:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009d7e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    hsd->Instance->DCTRL = 0U;
 8009d80:	62c1      	str	r1, [r0, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009d82:	a902      	add	r1, sp, #8
    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009d84:	2b01      	cmp	r3, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009d86:	f04f 0300 	mov.w	r3, #0
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009d8a:	e9cd 3305 	strd	r3, r3, [sp, #20]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009d8e:	9307      	str	r3, [sp, #28]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009d90:	f04f 33ff 	mov.w	r3, #4294967295
      add *= 512U;
 8009d94:	bf18      	it	ne
 8009d96:	ea4f 2949 	movne.w	r9, r9, lsl #9
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009d9a:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8009d9c:	027b      	lsls	r3, r7, #9
 8009d9e:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009da0:	2390      	movs	r3, #144	@ 0x90
 8009da2:	9304      	str	r3, [sp, #16]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009da4:	f001 f894 	bl	800aed0 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009da8:	6820      	ldr	r0, [r4, #0]
    if (NumberOfBlocks > 1U)
 8009daa:	2f01      	cmp	r7, #1
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009dac:	4649      	mov	r1, r9
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009dae:	68c3      	ldr	r3, [r0, #12]
 8009db0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009db4:	60c3      	str	r3, [r0, #12]
    if (NumberOfBlocks > 1U)
 8009db6:	d932      	bls.n	8009e1e <HAL_SD_WriteBlocks+0xda>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8009db8:	2320      	movs	r3, #32
 8009dba:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009dbc:	f001 fb4e 	bl	800b45c <SDMMC_CmdWriteMultiBlock>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009dc0:	6822      	ldr	r2, [r4, #0]
    if (errorstate != HAL_SD_ERROR_NONE)
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d13a      	bne.n	8009e3c <HAL_SD_WriteBlocks+0xf8>
    dataremaining = config.DataLength;
 8009dc6:	f8dd 900c 	ldr.w	r9, [sp, #12]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009dca:	e005      	b.n	8009dd8 <HAL_SD_WriteBlocks+0x94>
      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8009dcc:	f7f9 fe56 	bl	8003a7c <HAL_GetTick>
 8009dd0:	1b82      	subs	r2, r0, r6
 8009dd2:	4542      	cmp	r2, r8
 8009dd4:	d25d      	bcs.n	8009e92 <HAL_SD_WriteBlocks+0x14e>
 8009dd6:	6822      	ldr	r2, [r4, #0]
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8009dd8:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009dda:	4610      	mov	r0, r2
 8009ddc:	f413 7f8d 	tst.w	r3, #282	@ 0x11a
 8009de0:	d137      	bne.n	8009e52 <HAL_SD_WriteBlocks+0x10e>
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 8009de2:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009de4:	045a      	lsls	r2, r3, #17
 8009de6:	d5f1      	bpl.n	8009dcc <HAL_SD_WriteBlocks+0x88>
 8009de8:	f1b9 0f1f 	cmp.w	r9, #31
 8009dec:	d9ee      	bls.n	8009dcc <HAL_SD_WriteBlocks+0x88>
 8009dee:	f105 0a20 	add.w	sl, r5, #32
 8009df2:	e000      	b.n	8009df6 <HAL_SD_WriteBlocks+0xb2>
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009df4:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009df6:	f855 3b04 	ldr.w	r3, [r5], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009dfa:	a901      	add	r1, sp, #4
          data |= ((uint32_t)(*tempbuff) << 24U);
 8009dfc:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009dfe:	f001 f851 	bl	800aea4 <SDMMC_WriteFIFO>
        for (count = 0U; count < 8U; count++)
 8009e02:	4555      	cmp	r5, sl
 8009e04:	d1f6      	bne.n	8009df4 <HAL_SD_WriteBlocks+0xb0>
        dataremaining -= 32U;
 8009e06:	f1a9 0920 	sub.w	r9, r9, #32
 8009e0a:	e7df      	b.n	8009dcc <HAL_SD_WriteBlocks+0x88>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8009e0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e0e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e12:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8009e14:	2301      	movs	r3, #1
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	b008      	add	sp, #32
 8009e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8009e1e:	2310      	movs	r3, #16
 8009e20:	62e3      	str	r3, [r4, #44]	@ 0x2c
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009e22:	f001 fa6f 	bl	800b304 <SDMMC_CmdWriteSingleBlock>
 8009e26:	e7cb      	b.n	8009dc0 <HAL_SD_WriteBlocks+0x7c>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009e28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e2a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009e2e:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8009e30:	e7f0      	b.n	8009e14 <HAL_SD_WriteBlocks+0xd0>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009e32:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e34:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009e38:	6363      	str	r3, [r4, #52]	@ 0x34
      return HAL_ERROR;
 8009e3a:	e7eb      	b.n	8009e14 <HAL_SD_WriteBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e3c:	4b30      	ldr	r3, [pc, #192]	@ (8009f00 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 8009e3e:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e40:	6393      	str	r3, [r2, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8009e42:	6b63      	ldr	r3, [r4, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8009e44:	2200      	movs	r2, #0
          hsd->ErrorCode |= errorstate;
 8009e46:	4303      	orrs	r3, r0
 8009e48:	6363      	str	r3, [r4, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 8009e4a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 8009e4e:	62e2      	str	r2, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8009e50:	e7e0      	b.n	8009e14 <HAL_SD_WriteBlocks+0xd0>
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009e52:	68d3      	ldr	r3, [r2, #12]
 8009e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e58:	60d3      	str	r3, [r2, #12]
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8009e5a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8009e5c:	05db      	lsls	r3, r3, #23
 8009e5e:	d501      	bpl.n	8009e64 <HAL_SD_WriteBlocks+0x120>
 8009e60:	2f01      	cmp	r7, #1
 8009e62:	d822      	bhi.n	8009eaa <HAL_SD_WriteBlocks+0x166>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009e64:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009e66:	f013 0308 	ands.w	r3, r3, #8
 8009e6a:	d131      	bne.n	8009ed0 <HAL_SD_WriteBlocks+0x18c>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8009e6c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8009e6e:	f012 0202 	ands.w	r2, r2, #2
 8009e72:	d122      	bne.n	8009eba <HAL_SD_WriteBlocks+0x176>
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8009e74:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009e76:	f013 0310 	ands.w	r3, r3, #16
 8009e7a:	d035      	beq.n	8009ee8 <HAL_SD_WriteBlocks+0x1a4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e7c:	4b20      	ldr	r3, [pc, #128]	@ (8009f00 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 8009e7e:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e80:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8009e82:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e84:	f043 0310 	orr.w	r3, r3, #16
 8009e88:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009e8a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009e8e:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 8009e90:	e7c0      	b.n	8009e14 <HAL_SD_WriteBlocks+0xd0>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e92:	6823      	ldr	r3, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 8009e94:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e96:	481a      	ldr	r0, [pc, #104]	@ (8009f00 <HAL_SD_WriteBlocks+0x1bc>)
        hsd->Context = SD_CONTEXT_NONE;
 8009e98:	2200      	movs	r2, #0
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009e9a:	6398      	str	r0, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8009e9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e9e:	6363      	str	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 8009ea0:	2303      	movs	r3, #3
        hsd->State = HAL_SD_STATE_READY;
 8009ea2:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 8009ea6:	62e2      	str	r2, [r4, #44]	@ 0x2c
        return HAL_TIMEOUT;
 8009ea8:	e7b5      	b.n	8009e16 <HAL_SD_WriteBlocks+0xd2>
      if (hsd->SdCard.CardType != CARD_SECURED)
 8009eaa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009eac:	2b03      	cmp	r3, #3
 8009eae:	d0d9      	beq.n	8009e64 <HAL_SD_WriteBlocks+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009eb0:	f001 fb80 	bl	800b5b4 <SDMMC_CmdStopTransfer>
        if (errorstate != HAL_SD_ERROR_NONE)
 8009eb4:	b9f0      	cbnz	r0, 8009ef4 <HAL_SD_WriteBlocks+0x1b0>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009eb6:	6820      	ldr	r0, [r4, #0]
 8009eb8:	e7d4      	b.n	8009e64 <HAL_SD_WriteBlocks+0x120>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009eba:	4a11      	ldr	r2, [pc, #68]	@ (8009f00 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 8009ebc:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ebe:	6382      	str	r2, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8009ec0:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8009ec2:	f042 0202 	orr.w	r2, r2, #2
 8009ec6:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009ec8:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009ecc:	62e3      	str	r3, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 8009ece:	e7a1      	b.n	8009e14 <HAL_SD_WriteBlocks+0xd0>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8009f00 <HAL_SD_WriteBlocks+0x1bc>)
      hsd->State = HAL_SD_STATE_READY;
 8009ed2:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 8009ed4:	2200      	movs	r2, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ed6:	6383      	str	r3, [r0, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8009ed8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009eda:	f043 0308 	orr.w	r3, r3, #8
 8009ede:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009ee0:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009ee4:	62e2      	str	r2, [r4, #44]	@ 0x2c
      return HAL_ERROR;
 8009ee6:	e795      	b.n	8009e14 <HAL_SD_WriteBlocks+0xd0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009ee8:	4906      	ldr	r1, [pc, #24]	@ (8009f04 <HAL_SD_WriteBlocks+0x1c0>)
    hsd->State = HAL_SD_STATE_READY;
 8009eea:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009eec:	6381      	str	r1, [r0, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009eee:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_OK;
 8009ef2:	e790      	b.n	8009e16 <HAL_SD_WriteBlocks+0xd2>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ef4:	6823      	ldr	r3, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 8009ef6:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009ef8:	4a01      	ldr	r2, [pc, #4]	@ (8009f00 <HAL_SD_WriteBlocks+0x1bc>)
 8009efa:	639a      	str	r2, [r3, #56]	@ 0x38
 8009efc:	e7a1      	b.n	8009e42 <HAL_SD_WriteBlocks+0xfe>
 8009efe:	bf00      	nop
 8009f00:	1fe00fff 	.word	0x1fe00fff
 8009f04:	18000f3a 	.word	0x18000f3a

08009f08 <HAL_SD_GetCardCSD>:
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009f08:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
{
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	b410      	push	{r4}
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009f0e:	f3c2 6083 	ubfx	r0, r2, #26, #4
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8009f12:	0f94      	lsrs	r4, r2, #30
 8009f14:	700c      	strb	r4, [r1, #0]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009f16:	f3c2 6401 	ubfx	r4, r2, #24, #2
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8009f1a:	7048      	strb	r0, [r1, #1]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009f1c:	f3c2 4007 	ubfx	r0, r2, #16, #8
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8009f20:	708c      	strb	r4, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8009f22:	70c8      	strb	r0, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009f24:	f3c2 2007 	ubfx	r0, r2, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009f28:	b2d2      	uxtb	r2, r2
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009f2a:	7108      	strb	r0, [r1, #4]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009f2c:	2000      	movs	r0, #0
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8009f2e:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009f30:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009f32:	0d14      	lsrs	r4, r2, #20
 8009f34:	80cc      	strh	r4, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009f36:	f3c2 4403 	ubfx	r4, r2, #16, #4
 8009f3a:	720c      	strb	r4, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009f3c:	f3c2 34c0 	ubfx	r4, r2, #15, #1
 8009f40:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009f42:	f3c2 3480 	ubfx	r4, r2, #14, #1
 8009f46:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009f48:	f3c2 3440 	ubfx	r4, r2, #13, #1
 8009f4c:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009f4e:	f3c2 3400 	ubfx	r4, r2, #12, #1
 8009f52:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009f54:	7348      	strb	r0, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 8009f56:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	d16f      	bne.n	800a03c <HAL_SD_GetCardCSD+0x134>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009f5c:	f640 74fc 	movw	r4, #4092	@ 0xffc
 8009f60:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8009f62:	ea04 0282 	and.w	r2, r4, r2, lsl #2
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009f66:	f3c0 64c2 	ubfx	r4, r0, #27, #3
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009f6a:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8009f6e:	610a      	str	r2, [r1, #16]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009f70:	f3c0 5242 	ubfx	r2, r0, #21, #3
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8009f74:	750c      	strb	r4, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8009f76:	f3c0 6402 	ubfx	r4, r0, #24, #3
 8009f7a:	754c      	strb	r4, [r1, #21]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009f7c:	f3c0 4482 	ubfx	r4, r0, #18, #3
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009f80:	758a      	strb	r2, [r1, #22]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009f82:	f3c0 32c2 	ubfx	r2, r0, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009f86:	75cc      	strb	r4, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009f88:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009f8a:	690c      	ldr	r4, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009f8c:	7e0a      	ldrb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8009f8e:	3401      	adds	r4, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009f90:	f002 0207 	and.w	r2, r2, #7
 8009f94:	3202      	adds	r2, #2
 8009f96:	4094      	lsls	r4, r2
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009f98:	2201      	movs	r2, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009f9a:	649c      	str	r4, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009f9c:	f891 c008 	ldrb.w	ip, [r1, #8]
 8009fa0:	f00c 0c0f 	and.w	ip, ip, #15
 8009fa4:	fa02 f20c 	lsl.w	r2, r2, ip
 8009fa8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009faa:	0a52      	lsrs	r2, r2, #9
 8009fac:	fb04 f202 	mul.w	r2, r4, r2
 8009fb0:	651a      	str	r2, [r3, #80]	@ 0x50
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009fb2:	f3c0 3280 	ubfx	r2, r0, #14, #1
    hsd->SdCard.LogBlockSize = 512U;
 8009fb6:	f44f 7400 	mov.w	r4, #512	@ 0x200
 8009fba:	655c      	str	r4, [r3, #84]	@ 0x54
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009fbc:	f3c0 14c6 	ubfx	r4, r0, #7, #7
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009fc0:	764a      	strb	r2, [r1, #25]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009fc2:	f000 027f 	and.w	r2, r0, #127	@ 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009fc6:	768c      	strb	r4, [r1, #26]
  pCSD->Reserved3 = 0;
 8009fc8:	2000      	movs	r0, #0
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009fca:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009fcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009fce:	0fdc      	lsrs	r4, r3, #31
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009fd0:	f3c3 7241 	ubfx	r2, r3, #29, #2
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009fd4:	770c      	strb	r4, [r1, #28]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009fd6:	f3c3 6482 	ubfx	r4, r3, #26, #3
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8009fda:	774a      	strb	r2, [r1, #29]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009fdc:	f3c3 5283 	ubfx	r2, r3, #22, #4
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8009fe0:	778c      	strb	r4, [r1, #30]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009fe2:	f3c3 5440 	ubfx	r4, r3, #21, #1
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8009fe6:	77ca      	strb	r2, [r1, #31]
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009fe8:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8009fec:	f881 4020 	strb.w	r4, [r1, #32]
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009ff0:	f3c3 34c0 	ubfx	r4, r3, #15, #1
  pCSD->Reserved3 = 0;
 8009ff4:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8009ff8:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009ffc:	f3c3 3280 	ubfx	r2, r3, #14, #1
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a000:	f881 4023 	strb.w	r4, [r1, #35]	@ 0x23
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a004:	f3c3 3440 	ubfx	r4, r3, #13, #1
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a008:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a00c:	f3c3 3200 	ubfx	r2, r3, #12, #1
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a010:	f881 4025 	strb.w	r4, [r1, #37]	@ 0x25
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a014:	f3c3 2481 	ubfx	r4, r3, #10, #2
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a018:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a01c:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a020:	f881 4027 	strb.w	r4, [r1, #39]	@ 0x27
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a024:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a028:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->Reserved4 = 1;
 800a02c:	2201      	movs	r2, #1
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a02e:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 800a032:	f881 202a 	strb.w	r2, [r1, #42]	@ 0x2a
}
 800a036:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a03a:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a03c:	2801      	cmp	r0, #1
 800a03e:	d10f      	bne.n	800a060 <HAL_SD_GetCardCSD+0x158>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a040:	0412      	lsls	r2, r2, #16
 800a042:	6e58      	ldr	r0, [r3, #100]	@ 0x64
    hsd->SdCard.BlockSize = 512U;
 800a044:	f44f 7400 	mov.w	r4, #512	@ 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a048:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 800a04c:	ea42 4210 	orr.w	r2, r2, r0, lsr #16
 800a050:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a052:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockSize = 512U;
 800a054:	64dc      	str	r4, [r3, #76]	@ 0x4c
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a056:	3201      	adds	r2, #1
 800a058:	0292      	lsls	r2, r2, #10
 800a05a:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a05c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a05e:	e7a8      	b.n	8009fb2 <HAL_SD_GetCardCSD+0xaa>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a060:	681a      	ldr	r2, [r3, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a062:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a064:	4805      	ldr	r0, [pc, #20]	@ (800a07c <HAL_SD_GetCardCSD+0x174>)
 800a066:	6390      	str	r0, [r2, #56]	@ 0x38
    return HAL_ERROR;
 800a068:	4608      	mov	r0, r1
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a06a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a06c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800a070:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a072:	f883 1030 	strb.w	r1, [r3, #48]	@ 0x30
}
 800a076:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a07a:	4770      	bx	lr
 800a07c:	1fe00fff 	.word	0x1fe00fff

0800a080 <HAL_SD_InitCard>:
{
 800a080:	b5f0      	push	{r4, r5, r6, r7, lr}
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a082:	2200      	movs	r2, #0
{
 800a084:	b095      	sub	sp, #84	@ 0x54
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a086:	2300      	movs	r3, #0
{
 800a088:	4604      	mov	r4, r0
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a08a:	2100      	movs	r1, #0
 800a08c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800a090:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a094:	e9cd 2306 	strd	r2, r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a098:	f7ff f8ea 	bl	8009270 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800a09c:	b948      	cbnz	r0, 800a0b2 <HAL_SD_InitCard+0x32>
    hsd->State = HAL_SD_STATE_READY;
 800a09e:	2201      	movs	r2, #1
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800a0a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
    hsd->State = HAL_SD_STATE_READY;
 800a0a4:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800a0a8:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800a0aa:	2501      	movs	r5, #1
}
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	b015      	add	sp, #84	@ 0x54
 800a0b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800a0b2:	0a06      	lsrs	r6, r0, #8
 800a0b4:	4b8a      	ldr	r3, [pc, #552]	@ (800a2e0 <HAL_SD_InitCard+0x260>)
  (void)SDMMC_Init(hsd->Instance, Init);
 800a0b6:	aa07      	add	r2, sp, #28
 800a0b8:	4605      	mov	r5, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800a0ba:	fba3 3606 	umull	r3, r6, r3, r6
  (void)SDMMC_Init(hsd->Instance, Init);
 800a0be:	ab04      	add	r3, sp, #16
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800a0c0:	0936      	lsrs	r6, r6, #4
  (void)SDMMC_Init(hsd->Instance, Init);
 800a0c2:	9608      	str	r6, [sp, #32]
 800a0c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a0c8:	e88d 0003 	stmia.w	sp, {r0, r1}
 800a0cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a0ce:	6820      	ldr	r0, [r4, #0]
 800a0d0:	f000 fec8 	bl	800ae64 <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800a0d4:	6820      	ldr	r0, [r4, #0]
 800a0d6:	f000 feeb 	bl	800aeb0 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 800a0da:	4b82      	ldr	r3, [pc, #520]	@ (800a2e4 <HAL_SD_InitCard+0x264>)
 800a0dc:	429d      	cmp	r5, r3
 800a0de:	d902      	bls.n	800a0e6 <HAL_SD_InitCard+0x66>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800a0e0:	0076      	lsls	r6, r6, #1
 800a0e2:	fbb5 f5f6 	udiv	r5, r5, r6
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800a0e6:	4880      	ldr	r0, [pc, #512]	@ (800a2e8 <HAL_SD_InitCard+0x268>)
 800a0e8:	fbb0 f0f5 	udiv	r0, r0, r5
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	f7f9 fccb 	bl	8003a88 <HAL_Delay>
  __IO uint32_t count = 0U;
 800a0f2:	2300      	movs	r3, #0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a0f4:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 800a0f6:	9303      	str	r3, [sp, #12]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a0f8:	f001 fc0c 	bl	800b914 <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a0fc:	4605      	mov	r5, r0
 800a0fe:	bb70      	cbnz	r0, 800a15e <HAL_SD_InitCard+0xde>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800a100:	6820      	ldr	r0, [r4, #0]
 800a102:	f001 fc33 	bl	800b96c <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800a106:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 800a10a:	f000 80ce 	beq.w	800a2aa <HAL_SD_InitCard+0x22a>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800a10e:	2301      	movs	r3, #1
 800a110:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a112:	2100      	movs	r1, #0
 800a114:	6820      	ldr	r0, [r4, #0]
 800a116:	f001 fc69 	bl	800b9ec <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a11a:	bb38      	cbnz	r0, 800a16c <HAL_SD_InitCard+0xec>
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a11c:	9b03      	ldr	r3, [sp, #12]
 800a11e:	f64f 76fe 	movw	r6, #65534	@ 0xfffe
 800a122:	42b3      	cmp	r3, r6
 800a124:	f200 80d3 	bhi.w	800a2ce <HAL_SD_InitCard+0x24e>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800a128:	4f70      	ldr	r7, [pc, #448]	@ (800a2ec <HAL_SD_InitCard+0x26c>)
 800a12a:	e010      	b.n	800a14e <HAL_SD_InitCard+0xce>
 800a12c:	6820      	ldr	r0, [r4, #0]
 800a12e:	f001 fd09 	bl	800bb44 <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a132:	4601      	mov	r1, r0
 800a134:	b9d0      	cbnz	r0, 800a16c <HAL_SD_InitCard+0xec>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a136:	6820      	ldr	r0, [r4, #0]
 800a138:	f000 fec6 	bl	800aec8 <SDMMC_GetResponse>
    count++;
 800a13c:	9b03      	ldr	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a13e:	2800      	cmp	r0, #0
    count++;
 800a140:	f103 0301 	add.w	r3, r3, #1
 800a144:	9303      	str	r3, [sp, #12]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800a146:	9b03      	ldr	r3, [sp, #12]
 800a148:	db13      	blt.n	800a172 <HAL_SD_InitCard+0xf2>
 800a14a:	42b3      	cmp	r3, r6
 800a14c:	d811      	bhi.n	800a172 <HAL_SD_InitCard+0xf2>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a14e:	2100      	movs	r1, #0
 800a150:	6820      	ldr	r0, [r4, #0]
 800a152:	f001 fc4b 	bl	800b9ec <SDMMC_CmdAppCommand>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800a156:	4639      	mov	r1, r7
    if (errorstate != HAL_SD_ERROR_NONE)
 800a158:	2800      	cmp	r0, #0
 800a15a:	d0e7      	beq.n	800a12c <HAL_SD_InitCard+0xac>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800a15c:	4605      	mov	r5, r0
    hsd->State = HAL_SD_STATE_READY;
 800a15e:	2301      	movs	r3, #1
 800a160:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800a164:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a166:	432b      	orrs	r3, r5
 800a168:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800a16a:	e79e      	b.n	800a0aa <HAL_SD_InitCard+0x2a>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a16c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800a170:	e7f5      	b.n	800a15e <HAL_SD_InitCard+0xde>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800a172:	9a03      	ldr	r2, [sp, #12]
 800a174:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 800a178:	429a      	cmp	r2, r3
 800a17a:	f200 80ac 	bhi.w	800a2d6 <HAL_SD_InitCard+0x256>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800a17e:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 800a182:	bf18      	it	ne
 800a184:	2501      	movne	r5, #1
  uint16_t sd_rca = 0U;
 800a186:	2300      	movs	r3, #0
 800a188:	63a5      	str	r5, [r4, #56]	@ 0x38
 800a18a:	f8ad 300a 	strh.w	r3, [sp, #10]
  uint32_t tickstart = HAL_GetTick();
 800a18e:	f7f9 fc75 	bl	8003a7c <HAL_GetTick>
 800a192:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800a194:	6820      	ldr	r0, [r4, #0]
 800a196:	f000 fe93 	bl	800aec0 <SDMMC_GetPowerState>
 800a19a:	b348      	cbz	r0, 800a1f0 <HAL_SD_InitCard+0x170>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a19c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a19e:	6820      	ldr	r0, [r4, #0]
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a1a0:	2b03      	cmp	r3, #3
 800a1a2:	d12e      	bne.n	800a202 <HAL_SD_InitCard+0x182>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a1a4:	2104      	movs	r1, #4
 800a1a6:	f000 fe8f 	bl	800aec8 <SDMMC_GetResponse>
 800a1aa:	4603      	mov	r3, r0
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a1ac:	a909      	add	r1, sp, #36	@ 0x24
 800a1ae:	4620      	mov	r0, r4
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800a1b0:	0d1b      	lsrs	r3, r3, #20
 800a1b2:	6423      	str	r3, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800a1b4:	f7ff fea8 	bl	8009f08 <HAL_SD_GetCardCSD>
 800a1b8:	4605      	mov	r5, r0
 800a1ba:	2800      	cmp	r0, #0
 800a1bc:	f040 8081 	bne.w	800a2c2 <HAL_SD_InitCard+0x242>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800a1c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a1c2:	6820      	ldr	r0, [r4, #0]
 800a1c4:	0409      	lsls	r1, r1, #16
 800a1c6:	f001 faf9 	bl	800b7bc <SDMMC_CmdSelDesel>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a1ca:	b998      	cbnz	r0, 800a1f4 <HAL_SD_InitCard+0x174>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a1cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a1d0:	6820      	ldr	r0, [r4, #0]
 800a1d2:	f000 fe93 	bl	800aefc <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	f43f af68 	beq.w	800a0ac <HAL_SD_InitCard+0x2c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a1dc:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a1de:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a1e0:	4943      	ldr	r1, [pc, #268]	@ (800a2f0 <HAL_SD_InitCard+0x270>)
 800a1e2:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a1e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a1e6:	4303      	orrs	r3, r0
 800a1e8:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a1ea:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800a1ee:	e75c      	b.n	800a0aa <HAL_SD_InitCard+0x2a>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a1f0:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
    hsd->State = HAL_SD_STATE_READY;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800a1fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a1fc:	4303      	orrs	r3, r0
 800a1fe:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800a200:	e753      	b.n	800a0aa <HAL_SD_InitCard+0x2a>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800a202:	f001 fe2d 	bl	800be60 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a206:	2800      	cmp	r0, #0
 800a208:	d1f4      	bne.n	800a1f4 <HAL_SD_InitCard+0x174>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a20a:	4601      	mov	r1, r0
 800a20c:	6820      	ldr	r0, [r4, #0]
 800a20e:	f000 fe5b 	bl	800aec8 <SDMMC_GetResponse>
 800a212:	4603      	mov	r3, r0
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a214:	2104      	movs	r1, #4
 800a216:	6820      	ldr	r0, [r4, #0]
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a218:	66e3      	str	r3, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a21a:	f000 fe55 	bl	800aec8 <SDMMC_GetResponse>
 800a21e:	4603      	mov	r3, r0
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a220:	2108      	movs	r1, #8
 800a222:	6820      	ldr	r0, [r4, #0]
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a224:	6723      	str	r3, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a226:	f000 fe4f 	bl	800aec8 <SDMMC_GetResponse>
 800a22a:	4603      	mov	r3, r0
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a22c:	210c      	movs	r1, #12
 800a22e:	6820      	ldr	r0, [r4, #0]
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a230:	6763      	str	r3, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a232:	f000 fe49 	bl	800aec8 <SDMMC_GetResponse>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a236:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a238:	67a0      	str	r0, [r4, #120]	@ 0x78
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a23a:	2b03      	cmp	r3, #3
 800a23c:	d04e      	beq.n	800a2dc <HAL_SD_InitCard+0x25c>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800a23e:	f241 3687 	movw	r6, #4999	@ 0x1387
 800a242:	e008      	b.n	800a256 <HAL_SD_InitCard+0x1d6>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a244:	f001 fe8a 	bl	800bf5c <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 800a248:	2800      	cmp	r0, #0
 800a24a:	d1d3      	bne.n	800a1f4 <HAL_SD_InitCard+0x174>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800a24c:	f7f9 fc16 	bl	8003a7c <HAL_GetTick>
 800a250:	1b43      	subs	r3, r0, r5
 800a252:	42b3      	cmp	r3, r6
 800a254:	d838      	bhi.n	800a2c8 <HAL_SD_InitCard+0x248>
    while (sd_rca == 0U)
 800a256:	f8bd 300a 	ldrh.w	r3, [sp, #10]
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800a25a:	f10d 010a 	add.w	r1, sp, #10
 800a25e:	6820      	ldr	r0, [r4, #0]
    while (sd_rca == 0U)
 800a260:	2b00      	cmp	r3, #0
 800a262:	d0ef      	beq.n	800a244 <HAL_SD_InitCard+0x1c4>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a264:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a266:	2a03      	cmp	r2, #3
 800a268:	d09c      	beq.n	800a1a4 <HAL_SD_InitCard+0x124>
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a26a:	0419      	lsls	r1, r3, #16
    hsd->SdCard.RelCardAdd = sd_rca;
 800a26c:	6463      	str	r3, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a26e:	f001 fe35 	bl	800bedc <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a272:	2800      	cmp	r0, #0
 800a274:	d1be      	bne.n	800a1f4 <HAL_SD_InitCard+0x174>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a276:	4601      	mov	r1, r0
 800a278:	6820      	ldr	r0, [r4, #0]
 800a27a:	f000 fe25 	bl	800aec8 <SDMMC_GetResponse>
 800a27e:	4603      	mov	r3, r0
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a280:	2104      	movs	r1, #4
 800a282:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a284:	65e3      	str	r3, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a286:	f000 fe1f 	bl	800aec8 <SDMMC_GetResponse>
 800a28a:	4603      	mov	r3, r0
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a28c:	2108      	movs	r1, #8
 800a28e:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800a290:	6623      	str	r3, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a292:	f000 fe19 	bl	800aec8 <SDMMC_GetResponse>
 800a296:	4603      	mov	r3, r0
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a298:	210c      	movs	r1, #12
 800a29a:	6820      	ldr	r0, [r4, #0]
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800a29c:	6663      	str	r3, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800a29e:	f000 fe13 	bl	800aec8 <SDMMC_GetResponse>
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	6820      	ldr	r0, [r4, #0]
 800a2a6:	66a3      	str	r3, [r4, #104]	@ 0x68
 800a2a8:	e77c      	b.n	800a1a4 <HAL_SD_InitCard+0x124>
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a2aa:	6820      	ldr	r0, [r4, #0]
    hsd->SdCard.CardVersion = CARD_V1_X;
 800a2ac:	63e5      	str	r5, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800a2ae:	f001 fb31 	bl	800b914 <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a2b2:	2800      	cmp	r0, #0
 800a2b4:	f47f af52 	bne.w	800a15c <HAL_SD_InitCard+0xdc>
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800a2b8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a2ba:	2b01      	cmp	r3, #1
 800a2bc:	f47f af2e 	bne.w	800a11c <HAL_SD_InitCard+0x9c>
 800a2c0:	e727      	b.n	800a112 <HAL_SD_InitCard+0x92>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a2c2:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800a2c6:	e795      	b.n	800a1f4 <HAL_SD_InitCard+0x174>
        return HAL_SD_ERROR_TIMEOUT;
 800a2c8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
  if (errorstate != HAL_SD_ERROR_NONE)
 800a2cc:	e792      	b.n	800a1f4 <HAL_SD_InitCard+0x174>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800a2ce:	9b03      	ldr	r3, [sp, #12]
 800a2d0:	42b3      	cmp	r3, r6
 800a2d2:	f67f af58 	bls.w	800a186 <HAL_SD_InitCard+0x106>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800a2d6:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 800a2da:	e740      	b.n	800a15e <HAL_SD_InitCard+0xde>
 800a2dc:	6820      	ldr	r0, [r4, #0]
 800a2de:	e761      	b.n	800a1a4 <HAL_SD_InitCard+0x124>
 800a2e0:	014f8b59 	.word	0x014f8b59
 800a2e4:	000c34ff 	.word	0x000c34ff
 800a2e8:	00012110 	.word	0x00012110
 800a2ec:	c1100000 	.word	0xc1100000
 800a2f0:	1fe00fff 	.word	0x1fe00fff

0800a2f4 <HAL_SD_GetCardStatus>:
{
 800a2f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if (hsd->State == HAL_SD_STATE_BUSY)
 800a2f8:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
{
 800a2fc:	b097      	sub	sp, #92	@ 0x5c
  if (hsd->State == HAL_SD_STATE_BUSY)
 800a2fe:	2b03      	cmp	r3, #3
 800a300:	d033      	beq.n	800a36a <HAL_SD_GetCardStatus+0x76>
  errorstate = SD_SendSDStatus(hsd, sd_status);
 800a302:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800a304:	460d      	mov	r5, r1
 800a306:	f7f9 fbb9 	bl	8003a7c <HAL_GetTick>
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a30a:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 800a30c:	4607      	mov	r7, r0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a30e:	6820      	ldr	r0, [r4, #0]
 800a310:	f000 fdda 	bl	800aec8 <SDMMC_GetResponse>
 800a314:	0182      	lsls	r2, r0, #6
 800a316:	d410      	bmi.n	800a33a <HAL_SD_GetCardStatus+0x46>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800a318:	2140      	movs	r1, #64	@ 0x40
 800a31a:	6820      	ldr	r0, [r4, #0]
 800a31c:	f000 fdee 	bl	800aefc <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a320:	4603      	mov	r3, r0
 800a322:	b930      	cbnz	r0, 800a332 <HAL_SD_GetCardStatus+0x3e>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a324:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a326:	6820      	ldr	r0, [r4, #0]
 800a328:	0409      	lsls	r1, r1, #16
 800a32a:	f001 fb5f 	bl	800b9ec <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a32e:	4603      	mov	r3, r0
 800a330:	b300      	cbz	r0, 800a374 <HAL_SD_GetCardStatus+0x80>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a332:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a334:	6820      	ldr	r0, [r4, #0]
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800a336:	6362      	str	r2, [r4, #52]	@ 0x34
  if (errorstate != HAL_SD_ERROR_NONE)
 800a338:	e002      	b.n	800a340 <HAL_SD_GetCardStatus+0x4c>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800a33a:	6820      	ldr	r0, [r4, #0]
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a33c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a340:	4a54      	ldr	r2, [pc, #336]	@ (800a494 <HAL_SD_GetCardStatus+0x1a0>)
    hsd->State = HAL_SD_STATE_READY;
 800a342:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a344:	6382      	str	r2, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 800a346:	460e      	mov	r6, r1
    hsd->ErrorCode |= errorstate;
 800a348:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800a34a:	4313      	orrs	r3, r2
 800a34c:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a34e:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a352:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a356:	f000 fdd1 	bl	800aefc <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a35a:	b138      	cbz	r0, 800a36c <HAL_SD_GetCardStatus+0x78>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a35c:	6822      	ldr	r2, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 800a35e:	2301      	movs	r3, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a360:	494c      	ldr	r1, [pc, #304]	@ (800a494 <HAL_SD_GetCardStatus+0x1a0>)
 800a362:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800a364:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a366:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
    return HAL_ERROR;
 800a36a:	2601      	movs	r6, #1
}
 800a36c:	4630      	mov	r0, r6
 800a36e:	b017      	add	sp, #92	@ 0x5c
 800a370:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  config.DataLength    = 64U;
 800a374:	f04f 32ff 	mov.w	r2, #4294967295
 800a378:	2340      	movs	r3, #64	@ 0x40
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a37a:	4669      	mov	r1, sp
 800a37c:	6820      	ldr	r0, [r4, #0]
  config.DataLength    = 64U;
 800a37e:	e9cd 2300 	strd	r2, r3, [sp]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800a382:	2260      	movs	r2, #96	@ 0x60
 800a384:	2302      	movs	r3, #2
 800a386:	e9cd 2302 	strd	r2, r3, [sp, #8]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800a38a:	2301      	movs	r3, #1
 800a38c:	2200      	movs	r2, #0
 800a38e:	e9cd 2304 	strd	r2, r3, [sp, #16]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800a392:	f000 fd9d 	bl	800aed0 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800a396:	6820      	ldr	r0, [r4, #0]
 800a398:	f001 feec 	bl	800c174 <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a39c:	4603      	mov	r3, r0
 800a39e:	2800      	cmp	r0, #0
 800a3a0:	d1c7      	bne.n	800a332 <HAL_SD_GetCardStatus+0x3e>
  uint32_t *pData = pSDstatus;
 800a3a2:	ae06      	add	r6, sp, #24
 800a3a4:	e004      	b.n	800a3b0 <HAL_SD_GetCardStatus+0xbc>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a3a6:	f7f9 fb69 	bl	8003a7c <HAL_GetTick>
 800a3aa:	1bc0      	subs	r0, r0, r7
 800a3ac:	3001      	adds	r0, #1
 800a3ae:	d012      	beq.n	800a3d6 <HAL_SD_GetCardStatus+0xe2>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800a3b0:	6820      	ldr	r0, [r4, #0]
 800a3b2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a3b4:	f413 7f95 	tst.w	r3, #298	@ 0x12a
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a3b8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800a3ba:	d110      	bne.n	800a3de <HAL_SD_GetCardStatus+0xea>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800a3bc:	041b      	lsls	r3, r3, #16
 800a3be:	d5f2      	bpl.n	800a3a6 <HAL_SD_GetCardStatus+0xb2>
 800a3c0:	f106 0820 	add.w	r8, r6, #32
 800a3c4:	e000      	b.n	800a3c8 <HAL_SD_GetCardStatus+0xd4>
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a3c6:	6820      	ldr	r0, [r4, #0]
 800a3c8:	f000 fd68 	bl	800ae9c <SDMMC_ReadFIFO>
 800a3cc:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 800a3d0:	4546      	cmp	r6, r8
 800a3d2:	d1f8      	bne.n	800a3c6 <HAL_SD_GetCardStatus+0xd2>
 800a3d4:	e7e7      	b.n	800a3a6 <HAL_SD_GetCardStatus+0xb2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a3d6:	6820      	ldr	r0, [r4, #0]
 800a3d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a3dc:	e7b0      	b.n	800a340 <HAL_SD_GetCardStatus+0x4c>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800a3de:	0719      	lsls	r1, r3, #28
 800a3e0:	d451      	bmi.n	800a486 <HAL_SD_GetCardStatus+0x192>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800a3e2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a3e4:	079a      	lsls	r2, r3, #30
 800a3e6:	d450      	bmi.n	800a48a <HAL_SD_GetCardStatus+0x196>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800a3e8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a3ea:	069b      	lsls	r3, r3, #26
 800a3ec:	d50a      	bpl.n	800a404 <HAL_SD_GetCardStatus+0x110>
 800a3ee:	e04e      	b.n	800a48e <HAL_SD_GetCardStatus+0x19a>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800a3f0:	f000 fd54 	bl	800ae9c <SDMMC_ReadFIFO>
 800a3f4:	f846 0b04 	str.w	r0, [r6], #4
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a3f8:	f7f9 fb40 	bl	8003a7c <HAL_GetTick>
 800a3fc:	1bc0      	subs	r0, r0, r7
 800a3fe:	3001      	adds	r0, #1
 800a400:	d0e9      	beq.n	800a3d6 <HAL_SD_GetCardStatus+0xe2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a402:	6820      	ldr	r0, [r4, #0]
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800a404:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a406:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 800a40a:	d1f1      	bne.n	800a3f0 <HAL_SD_GetCardStatus+0xfc>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a40c:	9906      	ldr	r1, [sp, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800a40e:	461e      	mov	r6, r3
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a410:	4a21      	ldr	r2, [pc, #132]	@ (800a498 <HAL_SD_GetCardStatus+0x1a4>)
 800a412:	6382      	str	r2, [r0, #56]	@ 0x38
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a414:	0a0a      	lsrs	r2, r1, #8
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a416:	e9dd c308 	ldrd	ip, r3, [sp, #32]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a41a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a41e:	ea4f 471c 	mov.w	r7, ip, lsr #16
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a422:	ea42 6211 	orr.w	r2, r2, r1, lsr #24
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a426:	fa5f f883 	uxtb.w	r8, r3
 800a42a:	f027 07ff 	bic.w	r7, r7, #255	@ 0xff
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a42e:	fa1f f982 	uxth.w	r9, r2
 800a432:	9a07      	ldr	r2, [sp, #28]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a434:	ea47 0708 	orr.w	r7, r7, r8
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a438:	f3c1 1881 	ubfx	r8, r1, #6, #2
 800a43c:	fa92 fe82 	rev.w	lr, r2
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a440:	f3c1 1140 	ubfx	r1, r1, #5, #1
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a444:	fa5f f28c 	uxtb.w	r2, ip
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a448:	f885 8000 	strb.w	r8, [r5]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a44c:	7069      	strb	r1, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a44e:	f8a5 9002 	strh.w	r9, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a452:	f8c5 e004 	str.w	lr, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a456:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a458:	f3cc 2207 	ubfx	r2, ip, #8, #8
 800a45c:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a45e:	f3cc 5203 	ubfx	r2, ip, #20, #4
 800a462:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a464:	f3c3 2285 	ubfx	r2, r3, #10, #6
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a468:	81af      	strh	r7, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a46a:	73aa      	strb	r2, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a46c:	f3c3 2201 	ubfx	r2, r3, #8, #2
 800a470:	73ea      	strb	r2, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a472:	f3c3 1203 	ubfx	r2, r3, #4, #4
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a476:	f003 030f 	and.w	r3, r3, #15
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a47a:	742a      	strb	r2, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a47c:	746b      	strb	r3, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a47e:	f89d 302b 	ldrb.w	r3, [sp, #43]	@ 0x2b
 800a482:	74ab      	strb	r3, [r5, #18]
 800a484:	e765      	b.n	800a352 <HAL_SD_GetCardStatus+0x5e>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800a486:	2308      	movs	r3, #8
 800a488:	e75a      	b.n	800a340 <HAL_SD_GetCardStatus+0x4c>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800a48a:	2302      	movs	r3, #2
 800a48c:	e758      	b.n	800a340 <HAL_SD_GetCardStatus+0x4c>
    return HAL_SD_ERROR_RX_OVERRUN;
 800a48e:	2320      	movs	r3, #32
 800a490:	e756      	b.n	800a340 <HAL_SD_GetCardStatus+0x4c>
 800a492:	bf00      	nop
 800a494:	1fe00fff 	.word	0x1fe00fff
 800a498:	18000f3a 	.word	0x18000f3a

0800a49c <HAL_SD_GetCardInfo>:
{
 800a49c:	b5f0      	push	{r4, r5, r6, r7, lr}
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a49e:	e9d0 e30e 	ldrd	lr, r3, [r0, #56]	@ 0x38
 800a4a2:	e9d0 7610 	ldrd	r7, r6, [r0, #64]	@ 0x40
 800a4a6:	e9d0 5412 	ldrd	r5, r4, [r0, #72]	@ 0x48
 800a4aa:	e9d0 2014 	ldrd	r2, r0, [r0, #80]	@ 0x50
 800a4ae:	e9c1 e300 	strd	lr, r3, [r1]
 800a4b2:	e9c1 2006 	strd	r2, r0, [r1, #24]
 800a4b6:	e9c1 7602 	strd	r7, r6, [r1, #8]
}
 800a4ba:	2000      	movs	r0, #0
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a4bc:	e9c1 5404 	strd	r5, r4, [r1, #16]
}
 800a4c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4c2:	bf00      	nop

0800a4c4 <HAL_SD_ConfigWideBusOperation>:
  hsd->State = HAL_SD_STATE_BUSY;
 800a4c4:	2203      	movs	r2, #3
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a4c6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800a4c8:	4293      	cmp	r3, r2
{
 800a4ca:	b530      	push	{r4, r5, lr}
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	b089      	sub	sp, #36	@ 0x24
 800a4d0:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 800a4d2:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 800a4d6:	d041      	beq.n	800a55c <HAL_SD_ConfigWideBusOperation+0x98>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800a4d8:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800a4dc:	d03e      	beq.n	800a55c <HAL_SD_ConfigWideBusOperation+0x98>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800a4de:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800a4e2:	d07e      	beq.n	800a5e2 <HAL_SD_ConfigWideBusOperation+0x11e>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800a4e4:	2900      	cmp	r1, #0
 800a4e6:	d05d      	beq.n	800a5a4 <HAL_SD_ConfigWideBusOperation+0xe0>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a4e8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a4ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a4ee:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a4f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d139      	bne.n	800a56a <HAL_SD_ConfigWideBusOperation+0xa6>
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a4f6:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800a4fa:	2100      	movs	r1, #0
 800a4fc:	f7fe feb8 	bl	8009270 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 800a500:	2800      	cmp	r0, #0
 800a502:	d048      	beq.n	800a596 <HAL_SD_ConfigWideBusOperation+0xd2>
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a504:	6922      	ldr	r2, [r4, #16]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a506:	4b50      	ldr	r3, [pc, #320]	@ (800a648 <HAL_SD_ConfigWideBusOperation+0x184>)
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800a508:	6861      	ldr	r1, [r4, #4]
      Init.BusWide             = WideMode;
 800a50a:	9504      	str	r5, [sp, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a50c:	9205      	str	r2, [sp, #20]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a50e:	fba3 5300 	umull	r5, r3, r3, r0
 800a512:	6962      	ldr	r2, [r4, #20]
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800a514:	9102      	str	r1, [sp, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a516:	ebb2 6f13 	cmp.w	r2, r3, lsr #24
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a51a:	68a1      	ldr	r1, [r4, #8]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a51c:	ea4f 6513 	mov.w	r5, r3, lsr #24
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a520:	9103      	str	r1, [sp, #12]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a522:	d20e      	bcs.n	800a542 <HAL_SD_ConfigWideBusOperation+0x7e>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a524:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800a526:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a52a:	d00a      	beq.n	800a542 <HAL_SD_ConfigWideBusOperation+0x7e>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a52c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800a530:	d079      	beq.n	800a626 <HAL_SD_ConfigWideBusOperation+0x162>
        if (hsd->Init.ClockDiv == 0U)
 800a532:	b112      	cbz	r2, 800a53a <HAL_SD_ConfigWideBusOperation+0x76>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800a534:	0053      	lsls	r3, r2, #1
 800a536:	fbb0 f0f3 	udiv	r0, r0, r3
 800a53a:	4b44      	ldr	r3, [pc, #272]	@ (800a64c <HAL_SD_ConfigWideBusOperation+0x188>)
 800a53c:	4298      	cmp	r0, r3
 800a53e:	bf88      	it	hi
 800a540:	462a      	movhi	r2, r5
      (void)SDMMC_Init(hsd->Instance, Init);
 800a542:	a905      	add	r1, sp, #20
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a544:	9206      	str	r2, [sp, #24]
      (void)SDMMC_Init(hsd->Instance, Init);
 800a546:	ab02      	add	r3, sp, #8
  HAL_StatusTypeDef status = HAL_OK;
 800a548:	2500      	movs	r5, #0
      (void)SDMMC_Init(hsd->Instance, Init);
 800a54a:	c903      	ldmia	r1, {r0, r1}
 800a54c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800a550:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a552:	6820      	ldr	r0, [r4, #0]
 800a554:	f000 fc86 	bl	800ae64 <SDMMC_Init>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a558:	6820      	ldr	r0, [r4, #0]
 800a55a:	e00a      	b.n	800a572 <HAL_SD_ConfigWideBusOperation+0xae>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a55c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a55e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a562:	6363      	str	r3, [r4, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a564:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a566:	2b00      	cmp	r3, #0
 800a568:	d0c5      	beq.n	800a4f6 <HAL_SD_ConfigWideBusOperation+0x32>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a56a:	6820      	ldr	r0, [r4, #0]
    status = HAL_ERROR;
 800a56c:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a56e:	4b38      	ldr	r3, [pc, #224]	@ (800a650 <HAL_SD_ConfigWideBusOperation+0x18c>)
 800a570:	6383      	str	r3, [r0, #56]	@ 0x38
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a572:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a576:	f000 fcc1 	bl	800aefc <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a57a:	b130      	cbz	r0, 800a58a <HAL_SD_ConfigWideBusOperation+0xc6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a57c:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 800a57e:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a580:	4a33      	ldr	r2, [pc, #204]	@ (800a650 <HAL_SD_ConfigWideBusOperation+0x18c>)
 800a582:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a584:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a586:	4303      	orrs	r3, r0
 800a588:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_READY;
 800a58a:	2301      	movs	r3, #1
}
 800a58c:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 800a58e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 800a592:	b009      	add	sp, #36	@ 0x24
 800a594:	bd30      	pop	{r4, r5, pc}
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800a596:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 800a598:	2501      	movs	r5, #1
      (void)SDMMC_Init(hsd->Instance, Init);
 800a59a:	6820      	ldr	r0, [r4, #0]
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800a59c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a5a0:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 800a5a2:	e7e6      	b.n	800a572 <HAL_SD_ConfigWideBusOperation+0xae>
  uint32_t scr[2U] = {0UL, 0UL};
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	2300      	movs	r3, #0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a5a8:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800a5aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a5ae:	f000 fc8b 	bl	800aec8 <SDMMC_GetResponse>
 800a5b2:	0182      	lsls	r2, r0, #6
 800a5b4:	d434      	bmi.n	800a620 <HAL_SD_ConfigWideBusOperation+0x15c>
  errorstate = SD_FindSCR(hsd, scr);
 800a5b6:	a902      	add	r1, sp, #8
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	f7ff fa6d 	bl	8009a98 <SD_FindSCR.constprop.0>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a5be:	b960      	cbnz	r0, 800a5da <HAL_SD_ConfigWideBusOperation+0x116>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a5c0:	9b03      	ldr	r3, [sp, #12]
 800a5c2:	03db      	lsls	r3, r3, #15
 800a5c4:	d535      	bpl.n	800a632 <HAL_SD_ConfigWideBusOperation+0x16e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a5c6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a5c8:	6820      	ldr	r0, [r4, #0]
 800a5ca:	0409      	lsls	r1, r1, #16
 800a5cc:	f001 fa0e 	bl	800b9ec <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a5d0:	b918      	cbnz	r0, 800a5da <HAL_SD_ConfigWideBusOperation+0x116>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800a5d2:	4601      	mov	r1, r0
 800a5d4:	6820      	ldr	r0, [r4, #0]
 800a5d6:	f001 faf1 	bl	800bbbc <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 800a5da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a5dc:	4303      	orrs	r3, r0
 800a5de:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5e0:	e7c0      	b.n	800a564 <HAL_SD_ConfigWideBusOperation+0xa0>
  uint32_t scr[2U] = {0UL, 0UL};
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	2300      	movs	r3, #0
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0UL, 0UL};
 800a5ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800a5ee:	f000 fc6b 	bl	800aec8 <SDMMC_GetResponse>
 800a5f2:	0180      	lsls	r0, r0, #6
 800a5f4:	d414      	bmi.n	800a620 <HAL_SD_ConfigWideBusOperation+0x15c>
  errorstate = SD_FindSCR(hsd, scr);
 800a5f6:	a902      	add	r1, sp, #8
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f7ff fa4d 	bl	8009a98 <SD_FindSCR.constprop.0>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a5fe:	2800      	cmp	r0, #0
 800a600:	d1eb      	bne.n	800a5da <HAL_SD_ConfigWideBusOperation+0x116>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800a602:	9b03      	ldr	r3, [sp, #12]
 800a604:	0359      	lsls	r1, r3, #13
 800a606:	d514      	bpl.n	800a632 <HAL_SD_ConfigWideBusOperation+0x16e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a608:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a60a:	6820      	ldr	r0, [r4, #0]
 800a60c:	0409      	lsls	r1, r1, #16
 800a60e:	f001 f9ed 	bl	800b9ec <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a612:	2800      	cmp	r0, #0
 800a614:	d1e1      	bne.n	800a5da <HAL_SD_ConfigWideBusOperation+0x116>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800a616:	2102      	movs	r1, #2
 800a618:	6820      	ldr	r0, [r4, #0]
 800a61a:	f001 facf 	bl	800bbbc <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 800a61e:	e7dc      	b.n	800a5da <HAL_SD_ConfigWideBusOperation+0x116>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800a620:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800a624:	e7d9      	b.n	800a5da <HAL_SD_ConfigWideBusOperation+0x116>
        if (hsd->Init.ClockDiv == 0U)
 800a626:	b93a      	cbnz	r2, 800a638 <HAL_SD_ConfigWideBusOperation+0x174>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800a628:	490a      	ldr	r1, [pc, #40]	@ (800a654 <HAL_SD_ConfigWideBusOperation+0x190>)
 800a62a:	4288      	cmp	r0, r1
 800a62c:	d989      	bls.n	800a542 <HAL_SD_ConfigWideBusOperation+0x7e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a62e:	0e5a      	lsrs	r2, r3, #25
 800a630:	e787      	b.n	800a542 <HAL_SD_ConfigWideBusOperation+0x7e>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800a632:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800a636:	e7d0      	b.n	800a5da <HAL_SD_ConfigWideBusOperation+0x116>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800a638:	0051      	lsls	r1, r2, #1
 800a63a:	fbb0 f1f1 	udiv	r1, r0, r1
 800a63e:	4805      	ldr	r0, [pc, #20]	@ (800a654 <HAL_SD_ConfigWideBusOperation+0x190>)
 800a640:	4281      	cmp	r1, r0
 800a642:	f67f af7e 	bls.w	800a542 <HAL_SD_ConfigWideBusOperation+0x7e>
 800a646:	e7f2      	b.n	800a62e <HAL_SD_ConfigWideBusOperation+0x16a>
 800a648:	55e63b89 	.word	0x55e63b89
 800a64c:	017d7840 	.word	0x017d7840
 800a650:	1fe00fff 	.word	0x1fe00fff
 800a654:	02faf080 	.word	0x02faf080

0800a658 <HAL_SD_Init>:
{
 800a658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a65a:	b087      	sub	sp, #28
  if (hsd == NULL)
 800a65c:	b168      	cbz	r0, 800a67a <HAL_SD_Init+0x22>
  if (hsd->State == HAL_SD_STATE_RESET)
 800a65e:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800a662:	4604      	mov	r4, r0
 800a664:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d044      	beq.n	800a6f6 <HAL_SD_Init+0x9e>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800a66c:	2304      	movs	r3, #4
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a66e:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800a670:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800a674:	f7ff fd04 	bl	800a080 <HAL_SD_InitCard>
 800a678:	b118      	cbz	r0, 800a682 <HAL_SD_Init+0x2a>
    return HAL_ERROR;
 800a67a:	2601      	movs	r6, #1
}
 800a67c:	4630      	mov	r0, r6
 800a67e:	b007      	add	sp, #28
 800a680:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800a682:	a901      	add	r1, sp, #4
 800a684:	4620      	mov	r0, r4
 800a686:	f7ff fe35 	bl	800a2f4 <HAL_SD_GetCardStatus>
 800a68a:	2800      	cmp	r0, #0
 800a68c:	d1f5      	bne.n	800a67a <HAL_SD_Init+0x22>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a68e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
  speedgrade = CardStatus.UhsSpeedGrade;
 800a690:	f89d 3014 	ldrb.w	r3, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a694:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a696:	f89d 2015 	ldrb.w	r2, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 800a69a:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 800a69c:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a69e:	d02e      	beq.n	800a6fe <HAL_SD_Init+0xa6>
 800a6a0:	4603      	mov	r3, r0
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800a6a2:	68e1      	ldr	r1, [r4, #12]
 800a6a4:	4620      	mov	r0, r4
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800a6a6:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800a6a8:	f7ff ff0c 	bl	800a4c4 <HAL_SD_ConfigWideBusOperation>
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	d1e3      	bne.n	800a67a <HAL_SD_Init+0x22>
  tickstart = HAL_GetTick();
 800a6b2:	f7f9 f9e3 	bl	8003a7c <HAL_GetTick>
 800a6b6:	4607      	mov	r7, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800a6b8:	e007      	b.n	800a6ca <HAL_SD_Init+0x72>
    hsd->ErrorCode |= errorstate;
 800a6ba:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6bc:	4303      	orrs	r3, r0
 800a6be:	6363      	str	r3, [r4, #52]	@ 0x34
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800a6c0:	f7f9 f9dc 	bl	8003a7c <HAL_GetTick>
 800a6c4:	1bc3      	subs	r3, r0, r7
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	d020      	beq.n	800a70c <HAL_SD_Init+0xb4>
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a6ca:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a6cc:	6820      	ldr	r0, [r4, #0]
 800a6ce:	0409      	lsls	r1, r1, #16
 800a6d0:	f001 fca4 	bl	800c01c <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a6d4:	4605      	mov	r5, r0
 800a6d6:	2800      	cmp	r0, #0
 800a6d8:	d1ef      	bne.n	800a6ba <HAL_SD_Init+0x62>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a6da:	6820      	ldr	r0, [r4, #0]
 800a6dc:	4629      	mov	r1, r5
 800a6de:	f000 fbf3 	bl	800aec8 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a6e2:	f3c0 2043 	ubfx	r0, r0, #9, #4
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800a6e6:	2804      	cmp	r0, #4
 800a6e8:	d1ea      	bne.n	800a6c0 <HAL_SD_Init+0x68>
  hsd->State = HAL_SD_STATE_READY;
 800a6ea:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800a6ec:	6365      	str	r5, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800a6ee:	62e5      	str	r5, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 800a6f0:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 800a6f4:	e7c2      	b.n	800a67c <HAL_SD_Init+0x24>
    hsd->Lock = HAL_UNLOCKED;
 800a6f6:	7602      	strb	r2, [r0, #24]
    HAL_SD_MspInit(hsd);
 800a6f8:	f7f8 ff48 	bl	800358c <HAL_SD_MspInit>
 800a6fc:	e7b6      	b.n	800a66c <HAL_SD_Init+0x14>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800a6fe:	4313      	orrs	r3, r2
 800a700:	bf14      	ite	ne
 800a702:	f44f 7300 	movne.w	r3, #512	@ 0x200
 800a706:	f44f 7380 	moveq.w	r3, #256	@ 0x100
 800a70a:	e7ca      	b.n	800a6a2 <HAL_SD_Init+0x4a>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800a70c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
      hsd->State = HAL_SD_STATE_READY;
 800a710:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 800a712:	2603      	movs	r6, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800a714:	6362      	str	r2, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800a716:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 800a71a:	e7af      	b.n	800a67c <HAL_SD_Init+0x24>

0800a71c <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a71c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
{
 800a71e:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a720:	0409      	lsls	r1, r1, #16
{
 800a722:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800a724:	6800      	ldr	r0, [r0, #0]
 800a726:	f001 fc79 	bl	800c01c <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800a72a:	4601      	mov	r1, r0
 800a72c:	b120      	cbz	r0, 800a738 <HAL_SD_GetCardState+0x1c>
    hsd->ErrorCode |= errorstate;
 800a72e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a730:	2000      	movs	r0, #0
 800a732:	430b      	orrs	r3, r1
 800a734:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800a736:	bd10      	pop	{r4, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800a738:	6820      	ldr	r0, [r4, #0]
 800a73a:	f000 fbc5 	bl	800aec8 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800a73e:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 800a742:	bd10      	pop	{r4, pc}

0800a744 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 800a744:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a746:	492c      	ldr	r1, [pc, #176]	@ (800a7f8 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 800a748:	695a      	ldr	r2, [r3, #20]
{
 800a74a:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a74c:	699c      	ldr	r4, [r3, #24]
 800a74e:	f044 0408 	orr.w	r4, r4, #8
 800a752:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a754:	699c      	ldr	r4, [r3, #24]
 800a756:	f044 0410 	orr.w	r4, r4, #16
 800a75a:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 800a75c:	681c      	ldr	r4, [r3, #0]
 800a75e:	f024 0401 	bic.w	r4, r4, #1
 800a762:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a764:	691c      	ldr	r4, [r3, #16]
 800a766:	4021      	ands	r1, r4
 800a768:	6119      	str	r1, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a76a:	6899      	ldr	r1, [r3, #8]
 800a76c:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800a770:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a772:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800a776:	2904      	cmp	r1, #4
 800a778:	d001      	beq.n	800a77e <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a77a:	0691      	lsls	r1, r2, #26
 800a77c:	d430      	bmi.n	800a7e0 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a77e:	f890 1081 	ldrb.w	r1, [r0, #129]	@ 0x81
 800a782:	2903      	cmp	r1, #3
 800a784:	d001      	beq.n	800a78a <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a786:	0654      	lsls	r4, r2, #25
 800a788:	d41f      	bmi.n	800a7ca <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a78a:	0591      	lsls	r1, r2, #22
 800a78c:	d509      	bpl.n	800a7a2 <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a78e:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800a792:	f041 0101 	orr.w	r1, r1, #1
 800a796:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a79a:	6999      	ldr	r1, [r3, #24]
 800a79c:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800a7a0:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a7a2:	05d2      	lsls	r2, r2, #23
 800a7a4:	d509      	bpl.n	800a7ba <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a7a6:	f8d0 2084 	ldr.w	r2, [r0, #132]	@ 0x84
 800a7aa:	f042 0208 	orr.w	r2, r2, #8
 800a7ae:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a7b2:	699a      	ldr	r2, [r3, #24]
 800a7b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a7b8:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a7ba:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 800a7bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 800a7c0:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a7c4:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
}
 800a7c8:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a7ca:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800a7ce:	f041 0104 	orr.w	r1, r1, #4
 800a7d2:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a7d6:	6999      	ldr	r1, [r3, #24]
 800a7d8:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800a7dc:	6199      	str	r1, [r3, #24]
 800a7de:	e7d4      	b.n	800a78a <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a7e0:	f8d0 1084 	ldr.w	r1, [r0, #132]	@ 0x84
 800a7e4:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800a7e8:	f8c0 1084 	str.w	r1, [r0, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a7ec:	6999      	ldr	r1, [r3, #24]
 800a7ee:	f041 0120 	orr.w	r1, r1, #32
 800a7f2:	6199      	str	r1, [r3, #24]
 800a7f4:	e7c3      	b.n	800a77e <SPI_CloseTransfer+0x3a>
 800a7f6:	bf00      	nop
 800a7f8:	fffffc90 	.word	0xfffffc90

0800a7fc <HAL_SPI_Init>:
  if (hspi == NULL)
 800a7fc:	2800      	cmp	r0, #0
 800a7fe:	f000 80c8 	beq.w	800a992 <HAL_SPI_Init+0x196>
{
 800a802:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a806:	4604      	mov	r4, r0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a808:	4b67      	ldr	r3, [pc, #412]	@ (800a9a8 <HAL_SPI_Init+0x1ac>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a80a:	2000      	movs	r0, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a80c:	6822      	ldr	r2, [r4, #0]
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a80e:	68e1      	ldr	r1, [r4, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a810:	429a      	cmp	r2, r3
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a812:	62a0      	str	r0, [r4, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a814:	d016      	beq.n	800a844 <HAL_SPI_Init+0x48>
 800a816:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d012      	beq.n	800a844 <HAL_SPI_Init+0x48>
 800a81e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a822:	429a      	cmp	r2, r3
 800a824:	f000 80ad 	beq.w	800a982 <HAL_SPI_Init+0x186>
 800a828:	290f      	cmp	r1, #15
 800a82a:	d808      	bhi.n	800a83e <HAL_SPI_Init+0x42>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a82c:	6be5      	ldr	r5, [r4, #60]	@ 0x3c

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a82e:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a832:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800a834:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 800a836:	fb00 3303 	mla	r3, r0, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a83a:	2b08      	cmp	r3, #8
 800a83c:	d90a      	bls.n	800a854 <HAL_SPI_Init+0x58>
    return HAL_ERROR;
 800a83e:	2001      	movs	r0, #1
}
 800a840:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a844:	4b58      	ldr	r3, [pc, #352]	@ (800a9a8 <HAL_SPI_Init+0x1ac>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a846:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a848:	429a      	cmp	r2, r3
 800a84a:	d06d      	beq.n	800a928 <HAL_SPI_Init+0x12c>
 800a84c:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
 800a850:	429a      	cmp	r2, r3
 800a852:	d069      	beq.n	800a928 <HAL_SPI_Init+0x12c>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800a854:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800a858:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d071      	beq.n	800a944 <HAL_SPI_Init+0x148>
 800a860:	f04f 0800 	mov.w	r8, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 800a864:	2302      	movs	r3, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a866:	6860      	ldr	r0, [r4, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a868:	f8d4 e038 	ldr.w	lr, [r4, #56]	@ 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 800a86c:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a870:	f400 0980 	and.w	r9, r0, #4194304	@ 0x400000
  __HAL_SPI_DISABLE(hspi);
 800a874:	6813      	ldr	r3, [r2, #0]
 800a876:	f023 0301 	bic.w	r3, r3, #1
 800a87a:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a87c:	6893      	ldr	r3, [r2, #8]
 800a87e:	f403 1cf8 	and.w	ip, r3, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a882:	69a3      	ldr	r3, [r4, #24]
 800a884:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a888:	d067      	beq.n	800a95a <HAL_SPI_Init+0x15e>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a88a:	f1b9 0f00 	cmp.w	r9, #0
 800a88e:	d001      	beq.n	800a894 <HAL_SPI_Init+0x98>
 800a890:	2906      	cmp	r1, #6
 800a892:	d86f      	bhi.n	800a974 <HAL_SPI_Init+0x178>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a894:	6817      	ldr	r7, [r2, #0]
 800a896:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 800a89a:	6017      	str	r7, [r2, #0]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a89c:	4303      	orrs	r3, r0
 800a89e:	6b67      	ldr	r7, [r4, #52]	@ 0x34
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a8a0:	ea41 0108 	orr.w	r1, r1, r8
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a8a4:	ea43 030e 	orr.w	r3, r3, lr
 800a8a8:	433b      	orrs	r3, r7
 800a8aa:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 800a8ac:	433b      	orrs	r3, r7
 800a8ae:	6927      	ldr	r7, [r4, #16]
 800a8b0:	433b      	orrs	r3, r7
 800a8b2:	6967      	ldr	r7, [r4, #20]
 800a8b4:	433b      	orrs	r3, r7
 800a8b6:	6a27      	ldr	r7, [r4, #32]
 800a8b8:	433b      	orrs	r3, r7
 800a8ba:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 800a8bc:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a8be:	69e7      	ldr	r7, [r4, #28]
 800a8c0:	4339      	orrs	r1, r7
 800a8c2:	4329      	orrs	r1, r5
 800a8c4:	ea41 010c 	orr.w	r1, r1, ip
 800a8c8:	6091      	str	r1, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a8ca:	68a1      	ldr	r1, [r4, #8]
 800a8cc:	430b      	orrs	r3, r1
 800a8ce:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a8d0:	430b      	orrs	r3, r1
 800a8d2:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800a8d4:	430b      	orrs	r3, r1
 800a8d6:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a8d8:	b9c0      	cbnz	r0, 800a90c <HAL_SPI_Init+0x110>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a8da:	6893      	ldr	r3, [r2, #8]
 800a8dc:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 800a8e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a8e4:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a8e6:	6893      	ldr	r3, [r2, #8]
 800a8e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800a8ec:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a8f0:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a8f2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a8f4:	f023 0301 	bic.w	r3, r3, #1
 800a8f8:	6513      	str	r3, [r2, #80]	@ 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a8fa:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800a8fc:	2201      	movs	r2, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a8fe:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 800a902:	4618      	mov	r0, r3
  hspi->State     = HAL_SPI_STATE_READY;
 800a904:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
}
 800a908:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a90c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800a90e:	f023 0301 	bic.w	r3, r3, #1
 800a912:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a914:	f1b9 0f00 	cmp.w	r9, #0
 800a918:	d0ef      	beq.n	800a8fa <HAL_SPI_Init+0xfe>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a91a:	68d3      	ldr	r3, [r2, #12]
 800a91c:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800a91e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a922:	430b      	orrs	r3, r1
 800a924:	60d3      	str	r3, [r2, #12]
 800a926:	e7e8      	b.n	800a8fa <HAL_SPI_Init+0xfe>
  data_size = (data_size + 7UL) / 8UL;
 800a928:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a92c:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800a92e:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800a930:	fb00 3303 	mla	r3, r0, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a934:	2b10      	cmp	r3, #16
 800a936:	d882      	bhi.n	800a83e <HAL_SPI_Init+0x42>
  if (hspi->State == HAL_SPI_STATE_RESET)
 800a938:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 800a93c:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
 800a940:	2b00      	cmp	r3, #0
 800a942:	d18d      	bne.n	800a860 <HAL_SPI_Init+0x64>
    HAL_SPI_MspInit(hspi);
 800a944:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800a946:	f884 6080 	strb.w	r6, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 800a94a:	f7f8 feb1 	bl	80036b0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800a94e:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a950:	68e1      	ldr	r1, [r4, #12]
 800a952:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
 800a956:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800a958:	e784      	b.n	800a864 <HAL_SPI_Init+0x68>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a95a:	f5b0 0f80 	cmp.w	r0, #4194304	@ 0x400000
 800a95e:	d01a      	beq.n	800a996 <HAL_SPI_Init+0x19a>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a960:	2800      	cmp	r0, #0
 800a962:	d192      	bne.n	800a88a <HAL_SPI_Init+0x8e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a964:	f1be 5f80 	cmp.w	lr, #268435456	@ 0x10000000
 800a968:	d194      	bne.n	800a894 <HAL_SPI_Init+0x98>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a96a:	6817      	ldr	r7, [r2, #0]
 800a96c:	f447 5780 	orr.w	r7, r7, #4096	@ 0x1000
 800a970:	6017      	str	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a972:	e78f      	b.n	800a894 <HAL_SPI_Init+0x98>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a974:	6817      	ldr	r7, [r2, #0]
 800a976:	6d26      	ldr	r6, [r4, #80]	@ 0x50
 800a978:	f427 7780 	bic.w	r7, r7, #256	@ 0x100
 800a97c:	4337      	orrs	r7, r6
 800a97e:	6017      	str	r7, [r2, #0]
 800a980:	e78c      	b.n	800a89c <HAL_SPI_Init+0xa0>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a982:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
  data_size = (data_size + 7UL) / 8UL;
 800a984:	f101 0308 	add.w	r3, r1, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a988:	0968      	lsrs	r0, r5, #5
  data_size = (data_size + 7UL) / 8UL;
 800a98a:	08db      	lsrs	r3, r3, #3
  return data_size * fifo_threashold;
 800a98c:	fb00 3303 	mla	r3, r0, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a990:	e7d0      	b.n	800a934 <HAL_SPI_Init+0x138>
    return HAL_ERROR;
 800a992:	2001      	movs	r0, #1
}
 800a994:	4770      	bx	lr
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a996:	f1be 0f00 	cmp.w	lr, #0
 800a99a:	f47f af79 	bne.w	800a890 <HAL_SPI_Init+0x94>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a99e:	6817      	ldr	r7, [r2, #0]
 800a9a0:	f447 5780 	orr.w	r7, r7, #4096	@ 0x1000
 800a9a4:	6017      	str	r7, [r2, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a9a6:	e773      	b.n	800a890 <HAL_SPI_Init+0x94>
 800a9a8:	40013000 	.word	0x40013000

0800a9ac <HAL_SPI_Transmit_DMA>:
  if (hspi->State != HAL_SPI_STATE_READY)
 800a9ac:	f890 3081 	ldrb.w	r3, [r0, #129]	@ 0x81
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d17c      	bne.n	800aaae <HAL_SPI_Transmit_DMA+0x102>
  if ((pData == NULL) || (Size == 0UL))
 800a9b4:	2900      	cmp	r1, #0
 800a9b6:	f000 80a8 	beq.w	800ab0a <HAL_SPI_Transmit_DMA+0x15e>
{
 800a9ba:	b570      	push	{r4, r5, r6, lr}
 800a9bc:	4615      	mov	r5, r2
 800a9be:	b2da      	uxtb	r2, r3
  if ((pData == NULL) || (Size == 0UL))
 800a9c0:	fab5 f385 	clz	r3, r5
 800a9c4:	095b      	lsrs	r3, r3, #5
 800a9c6:	2d00      	cmp	r5, #0
 800a9c8:	d079      	beq.n	800aabe <HAL_SPI_Transmit_DMA+0x112>
 800a9ca:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800a9cc:	f890 0080 	ldrb.w	r0, [r0, #128]	@ 0x80
 800a9d0:	2801      	cmp	r0, #1
 800a9d2:	f000 8098 	beq.w	800ab06 <HAL_SPI_Transmit_DMA+0x15a>
 800a9d6:	f884 2080 	strb.w	r2, [r4, #128]	@ 0x80
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a9da:	2203      	movs	r2, #3
  hspi->pRxBuffPtr  = NULL;
 800a9dc:	6663      	str	r3, [r4, #100]	@ 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a9de:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
  hspi->RxISR       = NULL;
 800a9e2:	6723      	str	r3, [r4, #112]	@ 0x70
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a9e4:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  hspi->RxISR       = NULL;
 800a9e8:	6763      	str	r3, [r4, #116]	@ 0x74
  hspi->TxXferCount = Size;
 800a9ea:	f8a4 5062 	strh.w	r5, [r4, #98]	@ 0x62
  hspi->RxXferSize  = (uint16_t)0UL;
 800a9ee:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 800a9f2:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9f6:	68a3      	ldr	r3, [r4, #8]
    SPI_1LINE_TX(hspi);
 800a9f8:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a9fa:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a9fe:	65e1      	str	r1, [r4, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800aa00:	f8a4 5060 	strh.w	r5, [r4, #96]	@ 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa04:	d05d      	beq.n	800aac2 <HAL_SPI_Transmit_DMA+0x116>
    SPI_2LINES_TX(hspi);
 800aa06:	68d3      	ldr	r3, [r2, #12]
 800aa08:	f423 23c0 	bic.w	r3, r3, #393216	@ 0x60000
 800aa0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa10:	60d3      	str	r3, [r2, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800aa12:	68e3      	ldr	r3, [r4, #12]
 800aa14:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800aa16:	2b0f      	cmp	r3, #15
 800aa18:	6986      	ldr	r6, [r0, #24]
 800aa1a:	d84a      	bhi.n	800aab2 <HAL_SPI_Transmit_DMA+0x106>
 800aa1c:	2b07      	cmp	r3, #7
 800aa1e:	d861      	bhi.n	800aae4 <HAL_SPI_Transmit_DMA+0x138>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800aa20:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800aa24:	d067      	beq.n	800aaf6 <HAL_SPI_Transmit_DMA+0x14a>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800aa26:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800aa2a:	d106      	bne.n	800aa3a <HAL_SPI_Transmit_DMA+0x8e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800aa2c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800aa30:	b29b      	uxth	r3, r3
 800aa32:	3303      	adds	r3, #3
 800aa34:	089b      	lsrs	r3, r3, #2
 800aa36:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800aa3a:	4e35      	ldr	r6, [pc, #212]	@ (800ab10 <HAL_SPI_Transmit_DMA+0x164>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800aa3c:	3220      	adds	r2, #32
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800aa3e:	f852 3c18 	ldr.w	r3, [r2, #-24]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800aa42:	6406      	str	r6, [r0, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800aa44:	4e33      	ldr	r6, [pc, #204]	@ (800ab14 <HAL_SPI_Transmit_DMA+0x168>)
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800aa46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800aa4a:	63c6      	str	r6, [r0, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800aa4c:	4e32      	ldr	r6, [pc, #200]	@ (800ab18 <HAL_SPI_Transmit_DMA+0x16c>)
 800aa4e:	64c6      	str	r6, [r0, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback = NULL;
 800aa50:	2600      	movs	r6, #0
 800aa52:	6506      	str	r6, [r0, #80]	@ 0x50
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800aa54:	f842 3c18 	str.w	r3, [r2, #-24]
                                 hspi->TxXferCount))
 800aa58:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800aa5c:	b29b      	uxth	r3, r3
 800aa5e:	f7f9 fc49 	bl	80042f4 <HAL_DMA_Start_IT>
 800aa62:	2800      	cmp	r0, #0
 800aa64:	d132      	bne.n	800aacc <HAL_SPI_Transmit_DMA+0x120>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800aa66:	6fa2      	ldr	r2, [r4, #120]	@ 0x78
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800aa68:	6823      	ldr	r3, [r4, #0]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800aa6a:	69d2      	ldr	r2, [r2, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800aa6c:	6859      	ldr	r1, [r3, #4]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800aa6e:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800aa72:	4a2a      	ldr	r2, [pc, #168]	@ (800ab1c <HAL_SPI_Transmit_DMA+0x170>)
 800aa74:	ea02 0201 	and.w	r2, r2, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800aa78:	bf18      	it	ne
 800aa7a:	432a      	orrne	r2, r5
 800aa7c:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800aa7e:	689a      	ldr	r2, [r3, #8]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa80:	6861      	ldr	r1, [r4, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800aa82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa86:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800aa8a:	609a      	str	r2, [r3, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800aa8c:	691a      	ldr	r2, [r3, #16]
 800aa8e:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 800aa92:	611a      	str	r2, [r3, #16]
  __HAL_SPI_ENABLE(hspi);
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	f042 0201 	orr.w	r2, r2, #1
 800aa9a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa9c:	d103      	bne.n	800aaa6 <HAL_SPI_Transmit_DMA+0xfa>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aaa4:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
}
 800aaac:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800aaae:	2002      	movs	r0, #2
 800aab0:	4770      	bx	lr
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 800aab2:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800aab6:	d0c0      	beq.n	800aa3a <HAL_SPI_Transmit_DMA+0x8e>
    __HAL_UNLOCK(hspi);
 800aab8:	2300      	movs	r3, #0
 800aaba:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    return HAL_ERROR;
 800aabe:	2001      	movs	r0, #1
}
 800aac0:	bd70      	pop	{r4, r5, r6, pc}
    SPI_1LINE_TX(hspi);
 800aac2:	6813      	ldr	r3, [r2, #0]
 800aac4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800aac8:	6013      	str	r3, [r2, #0]
 800aaca:	e7a2      	b.n	800aa12 <HAL_SPI_Transmit_DMA+0x66>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800aacc:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800aad0:	2201      	movs	r2, #1
    __HAL_UNLOCK(hspi);
 800aad2:	f884 6080 	strb.w	r6, [r4, #128]	@ 0x80
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800aad6:	f043 0310 	orr.w	r3, r3, #16
 800aada:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800aade:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
    return HAL_ERROR;
 800aae2:	e7ec      	b.n	800aabe <HAL_SPI_Transmit_DMA+0x112>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800aae4:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800aae8:	d005      	beq.n	800aaf6 <HAL_SPI_Transmit_DMA+0x14a>
 800aaea:	f5b6 5f00 	cmp.w	r6, #8192	@ 0x2000
 800aaee:	d1e3      	bne.n	800aab8 <HAL_SPI_Transmit_DMA+0x10c>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800aaf0:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
 800aaf4:	d1a1      	bne.n	800aa3a <HAL_SPI_Transmit_DMA+0x8e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800aaf6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 800aafa:	b29b      	uxth	r3, r3
 800aafc:	3301      	adds	r3, #1
 800aafe:	085b      	lsrs	r3, r3, #1
 800ab00:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
 800ab04:	e799      	b.n	800aa3a <HAL_SPI_Transmit_DMA+0x8e>
    return HAL_BUSY;
 800ab06:	2002      	movs	r0, #2
}
 800ab08:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800ab0a:	2001      	movs	r0, #1
}
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	0800ab55 	.word	0x0800ab55
 800ab14:	0800ab21 	.word	0x0800ab21
 800ab18:	0800ab65 	.word	0x0800ab65
 800ab1c:	ffff0000 	.word	0xffff0000

0800ab20 <SPI_DMATransmitCplt>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab20:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800ab22:	b508      	push	{r3, lr}
  if (hspi->State != HAL_SPI_STATE_ABORT)
 800ab24:	f890 3081 	ldrb.w	r3, [r0, #129]	@ 0x81
 800ab28:	2b07      	cmp	r3, #7
 800ab2a:	d009      	beq.n	800ab40 <SPI_DMATransmitCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800ab2c:	6f83      	ldr	r3, [r0, #120]	@ 0x78
 800ab2e:	69db      	ldr	r3, [r3, #28]
 800ab30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab34:	d005      	beq.n	800ab42 <SPI_DMATransmitCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800ab36:	6802      	ldr	r2, [r0, #0]
 800ab38:	6913      	ldr	r3, [r2, #16]
 800ab3a:	f043 0308 	orr.w	r3, r3, #8
 800ab3e:	6113      	str	r3, [r2, #16]
}
 800ab40:	bd08      	pop	{r3, pc}
      HAL_SPI_TxCpltCallback(hspi);
 800ab42:	f7f8 fbf7 	bl	8003334 <HAL_SPI_TxCpltCallback>
}
 800ab46:	bd08      	pop	{r3, pc}

0800ab48 <HAL_SPI_RxCpltCallback>:
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800ab48:	4770      	bx	lr
 800ab4a:	bf00      	nop

0800ab4c <HAL_SPI_TxRxCpltCallback>:
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop

0800ab50 <HAL_SPI_TxHalfCpltCallback>:
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop

0800ab54 <SPI_DMAHalfTransmitCplt>:
  HAL_SPI_TxHalfCpltCallback(hspi);
 800ab54:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800ab56:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 800ab58:	f7ff fffa 	bl	800ab50 <HAL_SPI_TxHalfCpltCallback>
}
 800ab5c:	bd08      	pop	{r3, pc}
 800ab5e:	bf00      	nop

0800ab60 <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop

0800ab64 <SPI_DMAError>:
{
 800ab64:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab66:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ab68:	f7fa fc6c 	bl	8005444 <HAL_DMA_GetError>
 800ab6c:	2802      	cmp	r0, #2
 800ab6e:	d100      	bne.n	800ab72 <SPI_DMAError+0xe>
}
 800ab70:	bd10      	pop	{r4, pc}
  uint32_t itflag = hspi->Instance->SR;
 800ab72:	6823      	ldr	r3, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ab74:	4930      	ldr	r1, [pc, #192]	@ (800ac38 <SPI_DMAError+0xd4>)
  uint32_t itflag = hspi->Instance->SR;
 800ab76:	695a      	ldr	r2, [r3, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ab78:	6998      	ldr	r0, [r3, #24]
 800ab7a:	f040 0008 	orr.w	r0, r0, #8
 800ab7e:	6198      	str	r0, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ab80:	6998      	ldr	r0, [r3, #24]
 800ab82:	f040 0010 	orr.w	r0, r0, #16
 800ab86:	6198      	str	r0, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 800ab88:	6818      	ldr	r0, [r3, #0]
 800ab8a:	f020 0001 	bic.w	r0, r0, #1
 800ab8e:	6018      	str	r0, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ab90:	6918      	ldr	r0, [r3, #16]
 800ab92:	4001      	ands	r1, r0
 800ab94:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ab96:	6899      	ldr	r1, [r3, #8]
 800ab98:	f421 4140 	bic.w	r1, r1, #49152	@ 0xc000
 800ab9c:	6099      	str	r1, [r3, #8]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ab9e:	f894 1081 	ldrb.w	r1, [r4, #129]	@ 0x81
 800aba2:	2904      	cmp	r1, #4
 800aba4:	d001      	beq.n	800abaa <SPI_DMAError+0x46>
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800aba6:	0691      	lsls	r1, r2, #26
 800aba8:	d43a      	bmi.n	800ac20 <SPI_DMAError+0xbc>
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800abaa:	f894 1081 	ldrb.w	r1, [r4, #129]	@ 0x81
 800abae:	2903      	cmp	r1, #3
 800abb0:	d001      	beq.n	800abb6 <SPI_DMAError+0x52>
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800abb2:	0650      	lsls	r0, r2, #25
 800abb4:	d429      	bmi.n	800ac0a <SPI_DMAError+0xa6>
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800abb6:	0591      	lsls	r1, r2, #22
 800abb8:	d509      	bpl.n	800abce <SPI_DMAError+0x6a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800abba:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800abbe:	f041 0101 	orr.w	r1, r1, #1
 800abc2:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800abc6:	6999      	ldr	r1, [r3, #24]
 800abc8:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800abcc:	6199      	str	r1, [r3, #24]
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800abce:	05d2      	lsls	r2, r2, #23
 800abd0:	d509      	bpl.n	800abe6 <SPI_DMAError+0x82>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800abd2:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800abd6:	f042 0208 	orr.w	r2, r2, #8
 800abda:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800abde:	699a      	ldr	r2, [r3, #24]
 800abe0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800abe4:	619a      	str	r2, [r3, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 800abe6:	2300      	movs	r3, #0
    hspi->State = HAL_SPI_STATE_READY;
 800abe8:	2201      	movs	r2, #1
    HAL_SPI_ErrorCallback(hspi);
 800abea:	4620      	mov	r0, r4
  hspi->TxXferCount = (uint16_t)0UL;
 800abec:	f8a4 3062 	strh.w	r3, [r4, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800abf0:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800abf4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800abf8:	f043 0310 	orr.w	r3, r3, #16
 800abfc:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800ac00:	f884 2081 	strb.w	r2, [r4, #129]	@ 0x81
    HAL_SPI_ErrorCallback(hspi);
 800ac04:	f7ff ffac 	bl	800ab60 <HAL_SPI_ErrorCallback>
}
 800ac08:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ac0a:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800ac0e:	f041 0104 	orr.w	r1, r1, #4
 800ac12:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ac16:	6999      	ldr	r1, [r3, #24]
 800ac18:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800ac1c:	6199      	str	r1, [r3, #24]
 800ac1e:	e7ca      	b.n	800abb6 <SPI_DMAError+0x52>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ac20:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800ac24:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800ac28:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ac2c:	6999      	ldr	r1, [r3, #24]
 800ac2e:	f041 0120 	orr.w	r1, r1, #32
 800ac32:	6199      	str	r1, [r3, #24]
 800ac34:	e7b9      	b.n	800abaa <SPI_DMAError+0x46>
 800ac36:	bf00      	nop
 800ac38:	fffffc90 	.word	0xfffffc90

0800ac3c <SPI_DMAAbortOnError>:
{
 800ac3c:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac3e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = (uint16_t) 0UL;
 800ac40:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800ac42:	2201      	movs	r2, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 800ac44:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800ac48:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
  hspi->State = HAL_SPI_STATE_READY;
 800ac4c:	f880 2081 	strb.w	r2, [r0, #129]	@ 0x81
  HAL_SPI_ErrorCallback(hspi);
 800ac50:	f7ff ff86 	bl	800ab60 <HAL_SPI_ErrorCallback>
}
 800ac54:	bd08      	pop	{r3, pc}
 800ac56:	bf00      	nop

0800ac58 <HAL_SPI_SuspendCallback>:
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
 800ac58:	4770      	bx	lr
 800ac5a:	bf00      	nop

0800ac5c <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 800ac5c:	6803      	ldr	r3, [r0, #0]
{
 800ac5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itsource = hspi->Instance->IER;
 800ac62:	691e      	ldr	r6, [r3, #16]
{
 800ac64:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 800ac66:	6959      	ldr	r1, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800ac68:	f8d3 c008 	ldr.w	ip, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 800ac6c:	ea06 0201 	and.w	r2, r6, r1
  HAL_SPI_StateTypeDef State = hspi->State;
 800ac70:	f890 5081 	ldrb.w	r5, [r0, #129]	@ 0x81
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800ac74:	0509      	lsls	r1, r1, #20
  HAL_SPI_StateTypeDef State = hspi->State;
 800ac76:	b2ed      	uxtb	r5, r5
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800ac78:	d502      	bpl.n	800ac80 <HAL_SPI_IRQHandler+0x24>
 800ac7a:	0737      	lsls	r7, r6, #28
 800ac7c:	f100 80cd 	bmi.w	800ae1a <HAL_SPI_IRQHandler+0x1be>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ac80:	f002 0164 	and.w	r1, r2, #100	@ 0x64
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ac84:	f002 0745 	and.w	r7, r2, #69	@ 0x45
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ac88:	f002 0626 	and.w	r6, r2, #38	@ 0x26
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ac8c:	2904      	cmp	r1, #4
 800ac8e:	d039      	beq.n	800ad04 <HAL_SPI_IRQHandler+0xa8>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ac90:	2f01      	cmp	r7, #1
 800ac92:	d03f      	beq.n	800ad14 <HAL_SPI_IRQHandler+0xb8>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ac94:	2e02      	cmp	r6, #2
 800ac96:	f000 80d6 	beq.w	800ae46 <HAL_SPI_IRQHandler+0x1ea>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800ac9a:	0716      	lsls	r6, r2, #28
 800ac9c:	d557      	bpl.n	800ad4e <HAL_SPI_IRQHandler+0xf2>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ac9e:	699a      	ldr	r2, [r3, #24]
 800aca0:	f042 0208 	orr.w	r2, r2, #8
 800aca4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800aca6:	699a      	ldr	r2, [r3, #24]
 800aca8:	f042 0210 	orr.w	r2, r2, #16
 800acac:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800acae:	699a      	ldr	r2, [r3, #24]
 800acb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800acb4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800acb6:	691a      	ldr	r2, [r3, #16]
 800acb8:	f022 0208 	bic.w	r2, r2, #8
 800acbc:	611a      	str	r2, [r3, #16]
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800acbe:	689a      	ldr	r2, [r3, #8]
 800acc0:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 800acc4:	d12e      	bne.n	800ad24 <HAL_SPI_IRQHandler+0xc8>
      while (hspi->RxXferCount != 0UL)
 800acc6:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800acca:	b292      	uxth	r2, r2
 800accc:	b352      	cbz	r2, 800ad24 <HAL_SPI_IRQHandler+0xc8>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800acce:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800acd0:	e00e      	b.n	800acf0 <HAL_SPI_IRQHandler+0x94>
 800acd2:	6822      	ldr	r2, [r4, #0]
 800acd4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800acd6:	f841 2b04 	str.w	r2, [r1], #4
        hspi->RxXferCount--;
 800acda:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800acde:	6661      	str	r1, [r4, #100]	@ 0x64
        hspi->RxXferCount--;
 800ace0:	3a01      	subs	r2, #1
 800ace2:	b292      	uxth	r2, r2
 800ace4:	f8a4 206a 	strh.w	r2, [r4, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800ace8:	f8b4 206a 	ldrh.w	r2, [r4, #106]	@ 0x6a
 800acec:	b292      	uxth	r2, r2
 800acee:	b1ca      	cbz	r2, 800ad24 <HAL_SPI_IRQHandler+0xc8>
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800acf0:	68e2      	ldr	r2, [r4, #12]
 800acf2:	2a0f      	cmp	r2, #15
 800acf4:	d8ed      	bhi.n	800acd2 <HAL_SPI_IRQHandler+0x76>
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800acf6:	2a07      	cmp	r2, #7
 800acf8:	f240 809e 	bls.w	800ae38 <HAL_SPI_IRQHandler+0x1dc>
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800acfc:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 800acfe:	f821 2b02 	strh.w	r2, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ad02:	e7ea      	b.n	800acda <HAL_SPI_IRQHandler+0x7e>
    hspi->TxISR(hspi);
 800ad04:	4620      	mov	r0, r4
 800ad06:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800ad08:	4798      	blx	r3
    hspi->RxISR(hspi);
 800ad0a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ad10:	2f01      	cmp	r7, #1
 800ad12:	d102      	bne.n	800ad1a <HAL_SPI_IRQHandler+0xbe>
    hspi->RxISR(hspi);
 800ad14:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ad16:	4620      	mov	r0, r4
 800ad18:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ad1a:	2e02      	cmp	r6, #2
 800ad1c:	f000 8093 	beq.w	800ae46 <HAL_SPI_IRQHandler+0x1ea>
}
 800ad20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SPI_CloseTransfer(hspi);
 800ad24:	4620      	mov	r0, r4
 800ad26:	f7ff fd0d 	bl	800a744 <SPI_CloseTransfer>
    hspi->State = HAL_SPI_STATE_READY;
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad30:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d17c      	bne.n	800ae32 <HAL_SPI_IRQHandler+0x1d6>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800ad38:	2d05      	cmp	r5, #5
 800ad3a:	f000 8089 	beq.w	800ae50 <HAL_SPI_IRQHandler+0x1f4>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800ad3e:	2d04      	cmp	r5, #4
 800ad40:	f000 8089 	beq.w	800ae56 <HAL_SPI_IRQHandler+0x1fa>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800ad44:	2d03      	cmp	r5, #3
 800ad46:	d1eb      	bne.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
      HAL_SPI_TxCpltCallback(hspi);
 800ad48:	f7f8 faf4 	bl	8003334 <HAL_SPI_TxCpltCallback>
 800ad4c:	e7e8      	b.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800ad4e:	f412 7f58 	tst.w	r2, #864	@ 0x360
 800ad52:	d0e5      	beq.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800ad54:	0655      	lsls	r5, r2, #25
 800ad56:	d509      	bpl.n	800ad6c <HAL_SPI_IRQHandler+0x110>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ad58:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800ad5c:	f041 0104 	orr.w	r1, r1, #4
 800ad60:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ad64:	6999      	ldr	r1, [r3, #24]
 800ad66:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 800ad6a:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800ad6c:	0590      	lsls	r0, r2, #22
 800ad6e:	d509      	bpl.n	800ad84 <HAL_SPI_IRQHandler+0x128>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ad70:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800ad74:	f041 0101 	orr.w	r1, r1, #1
 800ad78:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ad7c:	6999      	ldr	r1, [r3, #24]
 800ad7e:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800ad82:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800ad84:	05d1      	lsls	r1, r2, #23
 800ad86:	d509      	bpl.n	800ad9c <HAL_SPI_IRQHandler+0x140>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800ad88:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800ad8c:	f041 0108 	orr.w	r1, r1, #8
 800ad90:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800ad94:	6999      	ldr	r1, [r3, #24]
 800ad96:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800ad9a:	6199      	str	r1, [r3, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800ad9c:	0692      	lsls	r2, r2, #26
 800ad9e:	d509      	bpl.n	800adb4 <HAL_SPI_IRQHandler+0x158>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ada0:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800ada4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800ada8:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800adac:	699a      	ldr	r2, [r3, #24]
 800adae:	f042 0220 	orr.w	r2, r2, #32
 800adb2:	619a      	str	r2, [r3, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800adb4:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
 800adb8:	2a00      	cmp	r2, #0
 800adba:	d0b1      	beq.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
      __HAL_SPI_DISABLE(hspi);
 800adbc:	6819      	ldr	r1, [r3, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800adbe:	f40c 4c40 	and.w	ip, ip, #49152	@ 0xc000
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800adc2:	4a26      	ldr	r2, [pc, #152]	@ (800ae5c <HAL_SPI_IRQHandler+0x200>)
      __HAL_SPI_DISABLE(hspi);
 800adc4:	f021 0101 	bic.w	r1, r1, #1
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800adc8:	f5bc 4f40 	cmp.w	ip, #49152	@ 0xc000
      __HAL_SPI_DISABLE(hspi);
 800adcc:	6019      	str	r1, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800adce:	6919      	ldr	r1, [r3, #16]
 800add0:	ea02 0201 	and.w	r2, r2, r1
 800add4:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800add6:	d128      	bne.n	800ae2a <HAL_SPI_IRQHandler+0x1ce>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800add8:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800adda:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800addc:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ade0:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 800ade2:	b150      	cbz	r0, 800adfa <HAL_SPI_IRQHandler+0x19e>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ade4:	4b1e      	ldr	r3, [pc, #120]	@ (800ae60 <HAL_SPI_IRQHandler+0x204>)
 800ade6:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ade8:	f7f9 ff06 	bl	8004bf8 <HAL_DMA_Abort_IT>
 800adec:	b128      	cbz	r0, 800adfa <HAL_SPI_IRQHandler+0x19e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800adee:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800adf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800adf6:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        if (hspi->hdmatx != NULL)
 800adfa:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800adfc:	2800      	cmp	r0, #0
 800adfe:	d08f      	beq.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ae00:	4b17      	ldr	r3, [pc, #92]	@ (800ae60 <HAL_SPI_IRQHandler+0x204>)
 800ae02:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ae04:	f7f9 fef8 	bl	8004bf8 <HAL_DMA_Abort_IT>
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	d089      	beq.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ae0c:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800ae10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae14:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
 800ae18:	e782      	b.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ae1a:	699a      	ldr	r2, [r3, #24]
 800ae1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ae20:	619a      	str	r2, [r3, #24]
    HAL_SPI_SuspendCallback(hspi);
 800ae22:	f7ff ff19 	bl	800ac58 <HAL_SPI_SuspendCallback>
}
 800ae26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        hspi->State = HAL_SPI_STATE_READY;
 800ae2a:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 800ae2c:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 800ae2e:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800ae32:	f7ff fe95 	bl	800ab60 <HAL_SPI_ErrorCallback>
 800ae36:	e773      	b.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ae38:	6822      	ldr	r2, [r4, #0]
 800ae3a:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800ae3e:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ae40:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800ae42:	3101      	adds	r1, #1
 800ae44:	e749      	b.n	800acda <HAL_SPI_IRQHandler+0x7e>
    hspi->TxISR(hspi);
 800ae46:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800ae48:	4620      	mov	r0, r4
}
 800ae4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 800ae4e:	4718      	bx	r3
      HAL_SPI_TxRxCpltCallback(hspi);
 800ae50:	f7ff fe7c 	bl	800ab4c <HAL_SPI_TxRxCpltCallback>
 800ae54:	e764      	b.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
      HAL_SPI_RxCpltCallback(hspi);
 800ae56:	f7ff fe77 	bl	800ab48 <HAL_SPI_RxCpltCallback>
 800ae5a:	e761      	b.n	800ad20 <HAL_SPI_IRQHandler+0xc4>
 800ae5c:	fffffc94 	.word	0xfffffc94
 800ae60:	0800ac3d 	.word	0x0800ac3d

0800ae64 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800ae64:	b084      	sub	sp, #16
 800ae66:	b410      	push	{r4}
 800ae68:	f10d 0c08 	add.w	ip, sp, #8
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800ae6c:	4614      	mov	r4, r2
{
 800ae6e:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 800ae72:	460b      	mov	r3, r1
             Init.ClockPowerSave      | \
 800ae74:	9904      	ldr	r1, [sp, #16]
{
 800ae76:	4602      	mov	r2, r0
             Init.BusWide             | \
 800ae78:	9805      	ldr	r0, [sp, #20]
  tmpreg |= (Init.ClockEdge           | \
 800ae7a:	4323      	orrs	r3, r4
             Init.HardwareFlowControl | \
             Init.ClockDiv
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ae7c:	6854      	ldr	r4, [r2, #4]
             Init.ClockPowerSave      | \
 800ae7e:	430b      	orrs	r3, r1
             Init.HardwareFlowControl | \
 800ae80:	9906      	ldr	r1, [sp, #24]
             Init.BusWide             | \
 800ae82:	4303      	orrs	r3, r0

  return HAL_OK;
}
 800ae84:	2000      	movs	r0, #0
             Init.HardwareFlowControl | \
 800ae86:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ae88:	4903      	ldr	r1, [pc, #12]	@ (800ae98 <SDMMC_Init+0x34>)
 800ae8a:	4021      	ands	r1, r4
}
 800ae8c:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ae90:	430b      	orrs	r3, r1
}
 800ae92:	b004      	add	sp, #16
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ae94:	6053      	str	r3, [r2, #4]
}
 800ae96:	4770      	bx	lr
 800ae98:	ffc02c00 	.word	0xffc02c00

0800ae9c <SDMMC_ReadFIFO>:
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800ae9c:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop

0800aea4 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800aea4:	4603      	mov	r3, r0
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800aea6:	680a      	ldr	r2, [r1, #0]

  return HAL_OK;
}
 800aea8:	2000      	movs	r0, #0
  SDMMCx->FIFO = *pWriteData;
 800aeaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
}
 800aeae:	4770      	bx	lr

0800aeb0 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800aeb0:	4603      	mov	r3, r0
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;

  return HAL_OK;
}
 800aeb2:	2000      	movs	r0, #0
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800aeb4:	681a      	ldr	r2, [r3, #0]
 800aeb6:	f042 0203 	orr.w	r2, r2, #3
 800aeba:	601a      	str	r2, [r3, #0]
}
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop

0800aec0 <SDMMC_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800aec0:	6800      	ldr	r0, [r0, #0]
}
 800aec2:	f000 0003 	and.w	r0, r0, #3
 800aec6:	4770      	bx	lr

0800aec8 <SDMMC_GetResponse>:

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800aec8:	3014      	adds	r0, #20

  return (*(__IO uint32_t *) tmp);
 800aeca:	5840      	ldr	r0, [r0, r1]
}
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop

0800aed0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800aed0:	b430      	push	{r4, r5}

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800aed2:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
                       Data->TransferDir   | \
 800aed6:	690d      	ldr	r5, [r1, #16]
{
 800aed8:	4602      	mov	r2, r0
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800aeda:	4323      	orrs	r3, r4
  SDMMCx->DTIMER = Data->DataTimeOut;
 800aedc:	6808      	ldr	r0, [r1, #0]
  SDMMCx->DLEN = Data->DataLength;
 800aede:	684c      	ldr	r4, [r1, #4]
  SDMMCx->DTIMER = Data->DataTimeOut;
 800aee0:	6250      	str	r0, [r2, #36]	@ 0x24
                       Data->TransferDir   | \
 800aee2:	432b      	orrs	r3, r5
                       Data->TransferMode  | \
 800aee4:	6948      	ldr	r0, [r1, #20]
  SDMMCx->DLEN = Data->DataLength;
 800aee6:	6294      	str	r4, [r2, #40]	@ 0x28
                       Data->DPSM);

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800aee8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
                       Data->TransferMode  | \
 800aeea:	4303      	orrs	r3, r0

  return HAL_OK;

}
 800aeec:	2000      	movs	r0, #0
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800aeee:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 800aef2:	430b      	orrs	r3, r1
}
 800aef4:	bc30      	pop	{r4, r5}
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800aef6:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800aef8:	4770      	bx	lr
 800aefa:	bf00      	nop

0800aefc <SDMMC_CmdBlockLength>:
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800aefc:	4a4f      	ldr	r2, [pc, #316]	@ (800b03c <SDMMC_CmdBlockLength+0x140>)
{
 800aefe:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800af00:	4b4f      	ldr	r3, [pc, #316]	@ (800b040 <SDMMC_CmdBlockLength+0x144>)
 800af02:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800af04:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800af08:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800af0c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800af10:	484c      	ldr	r0, [pc, #304]	@ (800b044 <SDMMC_CmdBlockLength+0x148>)
 800af12:	f241 1310 	movw	r3, #4368	@ 0x1110
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800af16:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800af18:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800af1a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800af1e:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800af20:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800af24:	f8cc 300c 	str.w	r3, [ip, #12]

  do
  {
    if (count-- == 0U)
 800af28:	1e53      	subs	r3, r2, #1
 800af2a:	b14a      	cbz	r2, 800af40 <SDMMC_CmdBlockLength+0x44>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800af2c:	4946      	ldr	r1, [pc, #280]	@ (800b048 <SDMMC_CmdBlockLength+0x14c>)
    sta_reg = SDMMCx->STA;
 800af2e:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800af32:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800af34:	420a      	tst	r2, r1
 800af36:	d001      	beq.n	800af3c <SDMMC_CmdBlockLength+0x40>
 800af38:	0492      	lsls	r2, r2, #18
 800af3a:	d504      	bpl.n	800af46 <SDMMC_CmdBlockLength+0x4a>
    if (count-- == 0U)
 800af3c:	1c58      	adds	r0, r3, #1
 800af3e:	d1f6      	bne.n	800af2e <SDMMC_CmdBlockLength+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800af40:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800af44:	4770      	bx	lr

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800af46:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800af4a:	075b      	lsls	r3, r3, #29
 800af4c:	d443      	bmi.n	800afd6 <SDMMC_CmdBlockLength+0xda>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800af4e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800af52:	07d8      	lsls	r0, r3, #31
 800af54:	d409      	bmi.n	800af6a <SDMMC_CmdBlockLength+0x6e>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800af56:	4b3d      	ldr	r3, [pc, #244]	@ (800b04c <SDMMC_CmdBlockLength+0x150>)
 800af58:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800af5c:	f8dc 3010 	ldr.w	r3, [ip, #16]

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800af60:	b2db      	uxtb	r3, r3
 800af62:	2b10      	cmp	r3, #16
 800af64:	d005      	beq.n	800af72 <SDMMC_CmdBlockLength+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af66:	2001      	movs	r0, #1
 800af68:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800af6a:	2301      	movs	r3, #1
 800af6c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af70:	e7f9      	b.n	800af66 <SDMMC_CmdBlockLength+0x6a>
  return (*(__IO uint32_t *) tmp);
 800af72:	f8dc 3014 	ldr.w	r3, [ip, #20]
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800af76:	4836      	ldr	r0, [pc, #216]	@ (800b050 <SDMMC_CmdBlockLength+0x154>)
 800af78:	4018      	ands	r0, r3
 800af7a:	b358      	cbz	r0, 800afd4 <SDMMC_CmdBlockLength+0xd8>
  {
    return SDMMC_ERROR_NONE;
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	db2f      	blt.n	800afe0 <SDMMC_CmdBlockLength+0xe4>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800af80:	0059      	lsls	r1, r3, #1
 800af82:	d430      	bmi.n	800afe6 <SDMMC_CmdBlockLength+0xea>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800af84:	009a      	lsls	r2, r3, #2
 800af86:	d430      	bmi.n	800afea <SDMMC_CmdBlockLength+0xee>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800af88:	00d9      	lsls	r1, r3, #3
 800af8a:	d430      	bmi.n	800afee <SDMMC_CmdBlockLength+0xf2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800af8c:	011a      	lsls	r2, r3, #4
 800af8e:	d431      	bmi.n	800aff4 <SDMMC_CmdBlockLength+0xf8>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800af90:	0159      	lsls	r1, r3, #5
 800af92:	d432      	bmi.n	800affa <SDMMC_CmdBlockLength+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800af94:	01da      	lsls	r2, r3, #7
 800af96:	d433      	bmi.n	800b000 <SDMMC_CmdBlockLength+0x104>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800af98:	0219      	lsls	r1, r3, #8
 800af9a:	d434      	bmi.n	800b006 <SDMMC_CmdBlockLength+0x10a>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800af9c:	025a      	lsls	r2, r3, #9
 800af9e:	d435      	bmi.n	800b00c <SDMMC_CmdBlockLength+0x110>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800afa0:	0299      	lsls	r1, r3, #10
 800afa2:	d43f      	bmi.n	800b024 <SDMMC_CmdBlockLength+0x128>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800afa4:	02da      	lsls	r2, r3, #11
 800afa6:	d43a      	bmi.n	800b01e <SDMMC_CmdBlockLength+0x122>
  {
    return SDMMC_ERROR_CC_ERR;
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800afa8:	0359      	lsls	r1, r3, #13
 800afaa:	d435      	bmi.n	800b018 <SDMMC_CmdBlockLength+0x11c>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800afac:	039a      	lsls	r2, r3, #14
 800afae:	d430      	bmi.n	800b012 <SDMMC_CmdBlockLength+0x116>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800afb0:	03d9      	lsls	r1, r3, #15
 800afb2:	d440      	bmi.n	800b036 <SDMMC_CmdBlockLength+0x13a>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800afb4:	041a      	lsls	r2, r3, #16
 800afb6:	d43b      	bmi.n	800b030 <SDMMC_CmdBlockLength+0x134>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800afb8:	0459      	lsls	r1, r3, #17
 800afba:	d436      	bmi.n	800b02a <SDMMC_CmdBlockLength+0x12e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800afbc:	049a      	lsls	r2, r3, #18
 800afbe:	d407      	bmi.n	800afd0 <SDMMC_CmdBlockLength+0xd4>
  {
    return SDMMC_ERROR_ERASE_RESET;
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800afc0:	f013 0f08 	tst.w	r3, #8
 800afc4:	bf0c      	ite	eq
 800afc6:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800afca:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800afce:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800afd0:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800afd4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800afd6:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afd8:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800afda:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afde:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800afe0:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800afe4:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800afe6:	2040      	movs	r0, #64	@ 0x40
 800afe8:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800afea:	2080      	movs	r0, #128	@ 0x80
 800afec:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800afee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800aff2:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800aff4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800aff8:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800affa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800affe:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b000:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b004:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b006:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b00a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b00c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b010:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b012:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b016:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b018:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b01c:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800b01e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b022:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b024:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800b028:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b02a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b02e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b030:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800b034:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b036:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800b03a:	4770      	bx	lr
 800b03c:	2400000c 	.word	0x2400000c
 800b040:	10624dd3 	.word	0x10624dd3
 800b044:	fffee0c0 	.word	0xfffee0c0
 800b048:	00200045 	.word	0x00200045
 800b04c:	002000c5 	.word	0x002000c5
 800b050:	fdffe008 	.word	0xfdffe008

0800b054 <SDMMC_CmdReadSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b054:	4a4f      	ldr	r2, [pc, #316]	@ (800b194 <SDMMC_CmdReadSingleBlock+0x140>)
{
 800b056:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b058:	4b4f      	ldr	r3, [pc, #316]	@ (800b198 <SDMMC_CmdReadSingleBlock+0x144>)
 800b05a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800b05c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b060:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b064:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800b068:	484c      	ldr	r0, [pc, #304]	@ (800b19c <SDMMC_CmdReadSingleBlock+0x148>)
 800b06a:	f241 1311 	movw	r3, #4369	@ 0x1111
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b06e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b070:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b072:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b076:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b078:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b07c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800b080:	1e53      	subs	r3, r2, #1
 800b082:	b14a      	cbz	r2, 800b098 <SDMMC_CmdReadSingleBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b084:	4946      	ldr	r1, [pc, #280]	@ (800b1a0 <SDMMC_CmdReadSingleBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800b086:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800b08a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b08c:	420a      	tst	r2, r1
 800b08e:	d001      	beq.n	800b094 <SDMMC_CmdReadSingleBlock+0x40>
 800b090:	0492      	lsls	r2, r2, #18
 800b092:	d504      	bpl.n	800b09e <SDMMC_CmdReadSingleBlock+0x4a>
    if (count-- == 0U)
 800b094:	1c58      	adds	r0, r3, #1
 800b096:	d1f6      	bne.n	800b086 <SDMMC_CmdReadSingleBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800b098:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b09c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b09e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b0a2:	075b      	lsls	r3, r3, #29
 800b0a4:	d443      	bmi.n	800b12e <SDMMC_CmdReadSingleBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b0a6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b0aa:	07d8      	lsls	r0, r3, #31
 800b0ac:	d409      	bmi.n	800b0c2 <SDMMC_CmdReadSingleBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b0ae:	4b3d      	ldr	r3, [pc, #244]	@ (800b1a4 <SDMMC_CmdReadSingleBlock+0x150>)
 800b0b0:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800b0b4:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b0b8:	b2db      	uxtb	r3, r3
 800b0ba:	2b11      	cmp	r3, #17
 800b0bc:	d005      	beq.n	800b0ca <SDMMC_CmdReadSingleBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0be:	2001      	movs	r0, #1
 800b0c0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0c8:	e7f9      	b.n	800b0be <SDMMC_CmdReadSingleBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800b0ca:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b0ce:	4836      	ldr	r0, [pc, #216]	@ (800b1a8 <SDMMC_CmdReadSingleBlock+0x154>)
 800b0d0:	4018      	ands	r0, r3
 800b0d2:	b358      	cbz	r0, 800b12c <SDMMC_CmdReadSingleBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	db2f      	blt.n	800b138 <SDMMC_CmdReadSingleBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b0d8:	0059      	lsls	r1, r3, #1
 800b0da:	d430      	bmi.n	800b13e <SDMMC_CmdReadSingleBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b0dc:	009a      	lsls	r2, r3, #2
 800b0de:	d430      	bmi.n	800b142 <SDMMC_CmdReadSingleBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b0e0:	00d9      	lsls	r1, r3, #3
 800b0e2:	d430      	bmi.n	800b146 <SDMMC_CmdReadSingleBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b0e4:	011a      	lsls	r2, r3, #4
 800b0e6:	d431      	bmi.n	800b14c <SDMMC_CmdReadSingleBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b0e8:	0159      	lsls	r1, r3, #5
 800b0ea:	d432      	bmi.n	800b152 <SDMMC_CmdReadSingleBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b0ec:	01da      	lsls	r2, r3, #7
 800b0ee:	d433      	bmi.n	800b158 <SDMMC_CmdReadSingleBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b0f0:	0219      	lsls	r1, r3, #8
 800b0f2:	d434      	bmi.n	800b15e <SDMMC_CmdReadSingleBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b0f4:	025a      	lsls	r2, r3, #9
 800b0f6:	d435      	bmi.n	800b164 <SDMMC_CmdReadSingleBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b0f8:	0299      	lsls	r1, r3, #10
 800b0fa:	d43f      	bmi.n	800b17c <SDMMC_CmdReadSingleBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b0fc:	02da      	lsls	r2, r3, #11
 800b0fe:	d43a      	bmi.n	800b176 <SDMMC_CmdReadSingleBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b100:	0359      	lsls	r1, r3, #13
 800b102:	d435      	bmi.n	800b170 <SDMMC_CmdReadSingleBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b104:	039a      	lsls	r2, r3, #14
 800b106:	d430      	bmi.n	800b16a <SDMMC_CmdReadSingleBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b108:	03d9      	lsls	r1, r3, #15
 800b10a:	d440      	bmi.n	800b18e <SDMMC_CmdReadSingleBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b10c:	041a      	lsls	r2, r3, #16
 800b10e:	d43b      	bmi.n	800b188 <SDMMC_CmdReadSingleBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b110:	0459      	lsls	r1, r3, #17
 800b112:	d436      	bmi.n	800b182 <SDMMC_CmdReadSingleBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b114:	049a      	lsls	r2, r3, #18
 800b116:	d407      	bmi.n	800b128 <SDMMC_CmdReadSingleBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b118:	f013 0f08 	tst.w	r3, #8
 800b11c:	bf0c      	ite	eq
 800b11e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800b122:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800b126:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800b128:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800b12c:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b12e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b130:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b132:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b136:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b138:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800b13c:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b13e:	2040      	movs	r0, #64	@ 0x40
 800b140:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b142:	2080      	movs	r0, #128	@ 0x80
 800b144:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b146:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b14a:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b14c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b150:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b152:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b156:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b158:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b15c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b15e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b162:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b164:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b168:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b16a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b16e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b170:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b174:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800b176:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b17a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b17c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800b180:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b182:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b186:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b188:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800b18c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b18e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800b192:	4770      	bx	lr
 800b194:	2400000c 	.word	0x2400000c
 800b198:	10624dd3 	.word	0x10624dd3
 800b19c:	fffee0c0 	.word	0xfffee0c0
 800b1a0:	00200045 	.word	0x00200045
 800b1a4:	002000c5 	.word	0x002000c5
 800b1a8:	fdffe008 	.word	0xfdffe008

0800b1ac <SDMMC_CmdReadMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b1ac:	4a4f      	ldr	r2, [pc, #316]	@ (800b2ec <SDMMC_CmdReadMultiBlock+0x140>)
{
 800b1ae:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b1b0:	4b4f      	ldr	r3, [pc, #316]	@ (800b2f0 <SDMMC_CmdReadMultiBlock+0x144>)
 800b1b2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800b1b4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b1b8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b1bc:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800b1c0:	484c      	ldr	r0, [pc, #304]	@ (800b2f4 <SDMMC_CmdReadMultiBlock+0x148>)
 800b1c2:	f241 1312 	movw	r3, #4370	@ 0x1112
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b1c6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b1c8:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b1ca:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b1ce:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b1d0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b1d4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800b1d8:	1e53      	subs	r3, r2, #1
 800b1da:	b14a      	cbz	r2, 800b1f0 <SDMMC_CmdReadMultiBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b1dc:	4946      	ldr	r1, [pc, #280]	@ (800b2f8 <SDMMC_CmdReadMultiBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800b1de:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800b1e2:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b1e4:	420a      	tst	r2, r1
 800b1e6:	d001      	beq.n	800b1ec <SDMMC_CmdReadMultiBlock+0x40>
 800b1e8:	0492      	lsls	r2, r2, #18
 800b1ea:	d504      	bpl.n	800b1f6 <SDMMC_CmdReadMultiBlock+0x4a>
    if (count-- == 0U)
 800b1ec:	1c58      	adds	r0, r3, #1
 800b1ee:	d1f6      	bne.n	800b1de <SDMMC_CmdReadMultiBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800b1f0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b1f4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b1f6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b1fa:	075b      	lsls	r3, r3, #29
 800b1fc:	d443      	bmi.n	800b286 <SDMMC_CmdReadMultiBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b1fe:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b202:	07d8      	lsls	r0, r3, #31
 800b204:	d409      	bmi.n	800b21a <SDMMC_CmdReadMultiBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b206:	4b3d      	ldr	r3, [pc, #244]	@ (800b2fc <SDMMC_CmdReadMultiBlock+0x150>)
 800b208:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800b20c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b210:	b2db      	uxtb	r3, r3
 800b212:	2b12      	cmp	r3, #18
 800b214:	d005      	beq.n	800b222 <SDMMC_CmdReadMultiBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b216:	2001      	movs	r0, #1
 800b218:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b21a:	2301      	movs	r3, #1
 800b21c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b220:	e7f9      	b.n	800b216 <SDMMC_CmdReadMultiBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800b222:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b226:	4836      	ldr	r0, [pc, #216]	@ (800b300 <SDMMC_CmdReadMultiBlock+0x154>)
 800b228:	4018      	ands	r0, r3
 800b22a:	b358      	cbz	r0, 800b284 <SDMMC_CmdReadMultiBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	db2f      	blt.n	800b290 <SDMMC_CmdReadMultiBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b230:	0059      	lsls	r1, r3, #1
 800b232:	d430      	bmi.n	800b296 <SDMMC_CmdReadMultiBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b234:	009a      	lsls	r2, r3, #2
 800b236:	d430      	bmi.n	800b29a <SDMMC_CmdReadMultiBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b238:	00d9      	lsls	r1, r3, #3
 800b23a:	d430      	bmi.n	800b29e <SDMMC_CmdReadMultiBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b23c:	011a      	lsls	r2, r3, #4
 800b23e:	d431      	bmi.n	800b2a4 <SDMMC_CmdReadMultiBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b240:	0159      	lsls	r1, r3, #5
 800b242:	d432      	bmi.n	800b2aa <SDMMC_CmdReadMultiBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b244:	01da      	lsls	r2, r3, #7
 800b246:	d433      	bmi.n	800b2b0 <SDMMC_CmdReadMultiBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b248:	0219      	lsls	r1, r3, #8
 800b24a:	d434      	bmi.n	800b2b6 <SDMMC_CmdReadMultiBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b24c:	025a      	lsls	r2, r3, #9
 800b24e:	d435      	bmi.n	800b2bc <SDMMC_CmdReadMultiBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b250:	0299      	lsls	r1, r3, #10
 800b252:	d43f      	bmi.n	800b2d4 <SDMMC_CmdReadMultiBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b254:	02da      	lsls	r2, r3, #11
 800b256:	d43a      	bmi.n	800b2ce <SDMMC_CmdReadMultiBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b258:	0359      	lsls	r1, r3, #13
 800b25a:	d435      	bmi.n	800b2c8 <SDMMC_CmdReadMultiBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b25c:	039a      	lsls	r2, r3, #14
 800b25e:	d430      	bmi.n	800b2c2 <SDMMC_CmdReadMultiBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b260:	03d9      	lsls	r1, r3, #15
 800b262:	d440      	bmi.n	800b2e6 <SDMMC_CmdReadMultiBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b264:	041a      	lsls	r2, r3, #16
 800b266:	d43b      	bmi.n	800b2e0 <SDMMC_CmdReadMultiBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b268:	0459      	lsls	r1, r3, #17
 800b26a:	d436      	bmi.n	800b2da <SDMMC_CmdReadMultiBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b26c:	049a      	lsls	r2, r3, #18
 800b26e:	d407      	bmi.n	800b280 <SDMMC_CmdReadMultiBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b270:	f013 0f08 	tst.w	r3, #8
 800b274:	bf0c      	ite	eq
 800b276:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800b27a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800b27e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800b280:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800b284:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b286:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b288:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b28a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b28e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b290:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800b294:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b296:	2040      	movs	r0, #64	@ 0x40
 800b298:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b29a:	2080      	movs	r0, #128	@ 0x80
 800b29c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b29e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b2a2:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b2a4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b2a8:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b2aa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b2ae:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b2b0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b2b4:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b2b6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b2ba:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b2bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b2c0:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b2c2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b2c6:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b2c8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b2cc:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800b2ce:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b2d2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b2d4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800b2d8:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b2da:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b2de:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b2e0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800b2e4:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b2e6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800b2ea:	4770      	bx	lr
 800b2ec:	2400000c 	.word	0x2400000c
 800b2f0:	10624dd3 	.word	0x10624dd3
 800b2f4:	fffee0c0 	.word	0xfffee0c0
 800b2f8:	00200045 	.word	0x00200045
 800b2fc:	002000c5 	.word	0x002000c5
 800b300:	fdffe008 	.word	0xfdffe008

0800b304 <SDMMC_CmdWriteSingleBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b304:	4a4f      	ldr	r2, [pc, #316]	@ (800b444 <SDMMC_CmdWriteSingleBlock+0x140>)
{
 800b306:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b308:	4b4f      	ldr	r3, [pc, #316]	@ (800b448 <SDMMC_CmdWriteSingleBlock+0x144>)
 800b30a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800b30c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b310:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b314:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800b318:	484c      	ldr	r0, [pc, #304]	@ (800b44c <SDMMC_CmdWriteSingleBlock+0x148>)
 800b31a:	f241 1318 	movw	r3, #4376	@ 0x1118
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b31e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b320:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b322:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b326:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b328:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b32c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800b330:	1e53      	subs	r3, r2, #1
 800b332:	b14a      	cbz	r2, 800b348 <SDMMC_CmdWriteSingleBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b334:	4946      	ldr	r1, [pc, #280]	@ (800b450 <SDMMC_CmdWriteSingleBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800b336:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800b33a:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b33c:	420a      	tst	r2, r1
 800b33e:	d001      	beq.n	800b344 <SDMMC_CmdWriteSingleBlock+0x40>
 800b340:	0492      	lsls	r2, r2, #18
 800b342:	d504      	bpl.n	800b34e <SDMMC_CmdWriteSingleBlock+0x4a>
    if (count-- == 0U)
 800b344:	1c58      	adds	r0, r3, #1
 800b346:	d1f6      	bne.n	800b336 <SDMMC_CmdWriteSingleBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800b348:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b34c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b34e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b352:	075b      	lsls	r3, r3, #29
 800b354:	d443      	bmi.n	800b3de <SDMMC_CmdWriteSingleBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b356:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b35a:	07d8      	lsls	r0, r3, #31
 800b35c:	d409      	bmi.n	800b372 <SDMMC_CmdWriteSingleBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b35e:	4b3d      	ldr	r3, [pc, #244]	@ (800b454 <SDMMC_CmdWriteSingleBlock+0x150>)
 800b360:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800b364:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b368:	b2db      	uxtb	r3, r3
 800b36a:	2b18      	cmp	r3, #24
 800b36c:	d005      	beq.n	800b37a <SDMMC_CmdWriteSingleBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b36e:	2001      	movs	r0, #1
 800b370:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b372:	2301      	movs	r3, #1
 800b374:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b378:	e7f9      	b.n	800b36e <SDMMC_CmdWriteSingleBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800b37a:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b37e:	4836      	ldr	r0, [pc, #216]	@ (800b458 <SDMMC_CmdWriteSingleBlock+0x154>)
 800b380:	4018      	ands	r0, r3
 800b382:	b358      	cbz	r0, 800b3dc <SDMMC_CmdWriteSingleBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b384:	2b00      	cmp	r3, #0
 800b386:	db2f      	blt.n	800b3e8 <SDMMC_CmdWriteSingleBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b388:	0059      	lsls	r1, r3, #1
 800b38a:	d430      	bmi.n	800b3ee <SDMMC_CmdWriteSingleBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b38c:	009a      	lsls	r2, r3, #2
 800b38e:	d430      	bmi.n	800b3f2 <SDMMC_CmdWriteSingleBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b390:	00d9      	lsls	r1, r3, #3
 800b392:	d430      	bmi.n	800b3f6 <SDMMC_CmdWriteSingleBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b394:	011a      	lsls	r2, r3, #4
 800b396:	d431      	bmi.n	800b3fc <SDMMC_CmdWriteSingleBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b398:	0159      	lsls	r1, r3, #5
 800b39a:	d432      	bmi.n	800b402 <SDMMC_CmdWriteSingleBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b39c:	01da      	lsls	r2, r3, #7
 800b39e:	d433      	bmi.n	800b408 <SDMMC_CmdWriteSingleBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b3a0:	0219      	lsls	r1, r3, #8
 800b3a2:	d434      	bmi.n	800b40e <SDMMC_CmdWriteSingleBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b3a4:	025a      	lsls	r2, r3, #9
 800b3a6:	d435      	bmi.n	800b414 <SDMMC_CmdWriteSingleBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b3a8:	0299      	lsls	r1, r3, #10
 800b3aa:	d43f      	bmi.n	800b42c <SDMMC_CmdWriteSingleBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b3ac:	02da      	lsls	r2, r3, #11
 800b3ae:	d43a      	bmi.n	800b426 <SDMMC_CmdWriteSingleBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b3b0:	0359      	lsls	r1, r3, #13
 800b3b2:	d435      	bmi.n	800b420 <SDMMC_CmdWriteSingleBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b3b4:	039a      	lsls	r2, r3, #14
 800b3b6:	d430      	bmi.n	800b41a <SDMMC_CmdWriteSingleBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b3b8:	03d9      	lsls	r1, r3, #15
 800b3ba:	d440      	bmi.n	800b43e <SDMMC_CmdWriteSingleBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b3bc:	041a      	lsls	r2, r3, #16
 800b3be:	d43b      	bmi.n	800b438 <SDMMC_CmdWriteSingleBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b3c0:	0459      	lsls	r1, r3, #17
 800b3c2:	d436      	bmi.n	800b432 <SDMMC_CmdWriteSingleBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b3c4:	049a      	lsls	r2, r3, #18
 800b3c6:	d407      	bmi.n	800b3d8 <SDMMC_CmdWriteSingleBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b3c8:	f013 0f08 	tst.w	r3, #8
 800b3cc:	bf0c      	ite	eq
 800b3ce:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800b3d2:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800b3d6:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800b3d8:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800b3dc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b3de:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b3e0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b3e2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b3e6:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b3e8:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800b3ec:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b3ee:	2040      	movs	r0, #64	@ 0x40
 800b3f0:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b3f2:	2080      	movs	r0, #128	@ 0x80
 800b3f4:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b3f6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b3fa:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b3fc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b400:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b402:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b406:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b408:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b40c:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b40e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b412:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b414:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b418:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b41a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b41e:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b420:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b424:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800b426:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b42a:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b42c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800b430:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b432:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b436:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b438:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800b43c:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b43e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800b442:	4770      	bx	lr
 800b444:	2400000c 	.word	0x2400000c
 800b448:	10624dd3 	.word	0x10624dd3
 800b44c:	fffee0c0 	.word	0xfffee0c0
 800b450:	00200045 	.word	0x00200045
 800b454:	002000c5 	.word	0x002000c5
 800b458:	fdffe008 	.word	0xfdffe008

0800b45c <SDMMC_CmdWriteMultiBlock>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b45c:	4a4f      	ldr	r2, [pc, #316]	@ (800b59c <SDMMC_CmdWriteMultiBlock+0x140>)
{
 800b45e:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b460:	4b4f      	ldr	r3, [pc, #316]	@ (800b5a0 <SDMMC_CmdWriteMultiBlock+0x144>)
 800b462:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800b464:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b468:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b46c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800b470:	484c      	ldr	r0, [pc, #304]	@ (800b5a4 <SDMMC_CmdWriteMultiBlock+0x148>)
 800b472:	f241 1319 	movw	r3, #4377	@ 0x1119
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b476:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b478:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b47a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b47e:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b480:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b484:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800b488:	1e53      	subs	r3, r2, #1
 800b48a:	b14a      	cbz	r2, 800b4a0 <SDMMC_CmdWriteMultiBlock+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b48c:	4946      	ldr	r1, [pc, #280]	@ (800b5a8 <SDMMC_CmdWriteMultiBlock+0x14c>)
    sta_reg = SDMMCx->STA;
 800b48e:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800b492:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b494:	420a      	tst	r2, r1
 800b496:	d001      	beq.n	800b49c <SDMMC_CmdWriteMultiBlock+0x40>
 800b498:	0492      	lsls	r2, r2, #18
 800b49a:	d504      	bpl.n	800b4a6 <SDMMC_CmdWriteMultiBlock+0x4a>
    if (count-- == 0U)
 800b49c:	1c58      	adds	r0, r3, #1
 800b49e:	d1f6      	bne.n	800b48e <SDMMC_CmdWriteMultiBlock+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800b4a0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b4a4:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b4a6:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b4aa:	075b      	lsls	r3, r3, #29
 800b4ac:	d443      	bmi.n	800b536 <SDMMC_CmdWriteMultiBlock+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b4ae:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b4b2:	07d8      	lsls	r0, r3, #31
 800b4b4:	d409      	bmi.n	800b4ca <SDMMC_CmdWriteMultiBlock+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b4b6:	4b3d      	ldr	r3, [pc, #244]	@ (800b5ac <SDMMC_CmdWriteMultiBlock+0x150>)
 800b4b8:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800b4bc:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b4c0:	b2db      	uxtb	r3, r3
 800b4c2:	2b19      	cmp	r3, #25
 800b4c4:	d005      	beq.n	800b4d2 <SDMMC_CmdWriteMultiBlock+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4c6:	2001      	movs	r0, #1
 800b4c8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b4d0:	e7f9      	b.n	800b4c6 <SDMMC_CmdWriteMultiBlock+0x6a>
  return (*(__IO uint32_t *) tmp);
 800b4d2:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b4d6:	4836      	ldr	r0, [pc, #216]	@ (800b5b0 <SDMMC_CmdWriteMultiBlock+0x154>)
 800b4d8:	4018      	ands	r0, r3
 800b4da:	b358      	cbz	r0, 800b534 <SDMMC_CmdWriteMultiBlock+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	db2f      	blt.n	800b540 <SDMMC_CmdWriteMultiBlock+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b4e0:	0059      	lsls	r1, r3, #1
 800b4e2:	d430      	bmi.n	800b546 <SDMMC_CmdWriteMultiBlock+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b4e4:	009a      	lsls	r2, r3, #2
 800b4e6:	d430      	bmi.n	800b54a <SDMMC_CmdWriteMultiBlock+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b4e8:	00d9      	lsls	r1, r3, #3
 800b4ea:	d430      	bmi.n	800b54e <SDMMC_CmdWriteMultiBlock+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b4ec:	011a      	lsls	r2, r3, #4
 800b4ee:	d431      	bmi.n	800b554 <SDMMC_CmdWriteMultiBlock+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b4f0:	0159      	lsls	r1, r3, #5
 800b4f2:	d432      	bmi.n	800b55a <SDMMC_CmdWriteMultiBlock+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b4f4:	01da      	lsls	r2, r3, #7
 800b4f6:	d433      	bmi.n	800b560 <SDMMC_CmdWriteMultiBlock+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b4f8:	0219      	lsls	r1, r3, #8
 800b4fa:	d434      	bmi.n	800b566 <SDMMC_CmdWriteMultiBlock+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b4fc:	025a      	lsls	r2, r3, #9
 800b4fe:	d435      	bmi.n	800b56c <SDMMC_CmdWriteMultiBlock+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b500:	0299      	lsls	r1, r3, #10
 800b502:	d43f      	bmi.n	800b584 <SDMMC_CmdWriteMultiBlock+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b504:	02da      	lsls	r2, r3, #11
 800b506:	d43a      	bmi.n	800b57e <SDMMC_CmdWriteMultiBlock+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b508:	0359      	lsls	r1, r3, #13
 800b50a:	d435      	bmi.n	800b578 <SDMMC_CmdWriteMultiBlock+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b50c:	039a      	lsls	r2, r3, #14
 800b50e:	d430      	bmi.n	800b572 <SDMMC_CmdWriteMultiBlock+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b510:	03d9      	lsls	r1, r3, #15
 800b512:	d440      	bmi.n	800b596 <SDMMC_CmdWriteMultiBlock+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b514:	041a      	lsls	r2, r3, #16
 800b516:	d43b      	bmi.n	800b590 <SDMMC_CmdWriteMultiBlock+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b518:	0459      	lsls	r1, r3, #17
 800b51a:	d436      	bmi.n	800b58a <SDMMC_CmdWriteMultiBlock+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b51c:	049a      	lsls	r2, r3, #18
 800b51e:	d407      	bmi.n	800b530 <SDMMC_CmdWriteMultiBlock+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b520:	f013 0f08 	tst.w	r3, #8
 800b524:	bf0c      	ite	eq
 800b526:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800b52a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800b52e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800b530:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800b534:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b536:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b538:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b53a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b53e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b540:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800b544:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b546:	2040      	movs	r0, #64	@ 0x40
 800b548:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b54a:	2080      	movs	r0, #128	@ 0x80
 800b54c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b54e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b552:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b554:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b558:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b55a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b55e:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b560:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b564:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b566:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b56a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b56c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b570:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b572:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b576:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b578:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b57c:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800b57e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b582:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b584:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800b588:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b58a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b58e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b590:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800b594:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b596:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800b59a:	4770      	bx	lr
 800b59c:	2400000c 	.word	0x2400000c
 800b5a0:	10624dd3 	.word	0x10624dd3
 800b5a4:	fffee0c0 	.word	0xfffee0c0
 800b5a8:	00200045 	.word	0x00200045
 800b5ac:	002000c5 	.word	0x002000c5
 800b5b0:	fdffe008 	.word	0xfdffe008

0800b5b4 <SDMMC_CmdStopTransfer>:
{
 800b5b4:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5b6:	4b7a      	ldr	r3, [pc, #488]	@ (800b7a0 <SDMMC_CmdStopTransfer+0x1ec>)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800b5b8:	68c0      	ldr	r0, [r0, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5ba:	681a      	ldr	r2, [r3, #0]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800b5bc:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b5c0:	4b78      	ldr	r3, [pc, #480]	@ (800b7a4 <SDMMC_CmdStopTransfer+0x1f0>)
{
 800b5c2:	b430      	push	{r4, r5}
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5c4:	4c78      	ldr	r4, [pc, #480]	@ (800b7a8 <SDMMC_CmdStopTransfer+0x1f4>)
  SDMMCx->ARG = Command->Argument;
 800b5c6:	2500      	movs	r5, #0
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800b5c8:	60c8      	str	r0, [r1, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5ca:	fba4 4202 	umull	r4, r2, r4, r2
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800b5ce:	68c8      	ldr	r0, [r1, #12]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5d0:	4c76      	ldr	r4, [pc, #472]	@ (800b7ac <SDMMC_CmdStopTransfer+0x1f8>)
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800b5d2:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5d6:	0a52      	lsrs	r2, r2, #9
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800b5d8:	60c8      	str	r0, [r1, #12]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b5da:	f241 100c 	movw	r0, #4364	@ 0x110c
  SDMMCx->ARG = Command->Argument;
 800b5de:	608d      	str	r5, [r1, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b5e0:	fb04 f202 	mul.w	r2, r4, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b5e4:	68cc      	ldr	r4, [r1, #12]
 800b5e6:	4023      	ands	r3, r4
 800b5e8:	4318      	orrs	r0, r3
 800b5ea:	60c8      	str	r0, [r1, #12]
    if (count-- == 0U)
 800b5ec:	b14a      	cbz	r2, 800b602 <SDMMC_CmdStopTransfer+0x4e>
 800b5ee:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b5f0:	486f      	ldr	r0, [pc, #444]	@ (800b7b0 <SDMMC_CmdStopTransfer+0x1fc>)
    sta_reg = SDMMCx->STA;
 800b5f2:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800b5f4:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b5f6:	4202      	tst	r2, r0
 800b5f8:	d001      	beq.n	800b5fe <SDMMC_CmdStopTransfer+0x4a>
 800b5fa:	0492      	lsls	r2, r2, #18
 800b5fc:	d509      	bpl.n	800b612 <SDMMC_CmdStopTransfer+0x5e>
    if (count-- == 0U)
 800b5fe:	1c5c      	adds	r4, r3, #1
 800b600:	d1f7      	bne.n	800b5f2 <SDMMC_CmdStopTransfer+0x3e>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b602:	68cb      	ldr	r3, [r1, #12]
 800b604:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b608:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b60c:	60cb      	str	r3, [r1, #12]
}
 800b60e:	bc30      	pop	{r4, r5}
 800b610:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b612:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800b614:	075b      	lsls	r3, r3, #29
 800b616:	d44d      	bmi.n	800b6b4 <SDMMC_CmdStopTransfer+0x100>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b618:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800b61a:	f010 0001 	ands.w	r0, r0, #1
 800b61e:	d13a      	bne.n	800b696 <SDMMC_CmdStopTransfer+0xe2>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b620:	4b64      	ldr	r3, [pc, #400]	@ (800b7b4 <SDMMC_CmdStopTransfer+0x200>)
 800b622:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800b624:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b626:	b2db      	uxtb	r3, r3
 800b628:	2b0c      	cmp	r3, #12
 800b62a:	d136      	bne.n	800b69a <SDMMC_CmdStopTransfer+0xe6>
  return (*(__IO uint32_t *) tmp);
 800b62c:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b62e:	4a62      	ldr	r2, [pc, #392]	@ (800b7b8 <SDMMC_CmdStopTransfer+0x204>)
 800b630:	401a      	ands	r2, r3
 800b632:	2a00      	cmp	r2, #0
 800b634:	d038      	beq.n	800b6a8 <SDMMC_CmdStopTransfer+0xf4>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b636:	2b00      	cmp	r3, #0
 800b638:	db36      	blt.n	800b6a8 <SDMMC_CmdStopTransfer+0xf4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b63a:	005d      	lsls	r5, r3, #1
 800b63c:	d441      	bmi.n	800b6c2 <SDMMC_CmdStopTransfer+0x10e>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b63e:	009c      	lsls	r4, r3, #2
 800b640:	d445      	bmi.n	800b6ce <SDMMC_CmdStopTransfer+0x11a>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b642:	00d8      	lsls	r0, r3, #3
 800b644:	d449      	bmi.n	800b6da <SDMMC_CmdStopTransfer+0x126>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b646:	011a      	lsls	r2, r3, #4
 800b648:	d44e      	bmi.n	800b6e8 <SDMMC_CmdStopTransfer+0x134>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b64a:	015d      	lsls	r5, r3, #5
 800b64c:	d453      	bmi.n	800b6f6 <SDMMC_CmdStopTransfer+0x142>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b64e:	01dc      	lsls	r4, r3, #7
 800b650:	d45f      	bmi.n	800b712 <SDMMC_CmdStopTransfer+0x15e>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b652:	0218      	lsls	r0, r3, #8
 800b654:	d456      	bmi.n	800b704 <SDMMC_CmdStopTransfer+0x150>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b656:	025a      	lsls	r2, r3, #9
 800b658:	d469      	bmi.n	800b72e <SDMMC_CmdStopTransfer+0x17a>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b65a:	029d      	lsls	r5, r3, #10
 800b65c:	d460      	bmi.n	800b720 <SDMMC_CmdStopTransfer+0x16c>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b65e:	02dc      	lsls	r4, r3, #11
 800b660:	d47a      	bmi.n	800b758 <SDMMC_CmdStopTransfer+0x1a4>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b662:	0358      	lsls	r0, r3, #13
 800b664:	d471      	bmi.n	800b74a <SDMMC_CmdStopTransfer+0x196>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b666:	039a      	lsls	r2, r3, #14
 800b668:	d468      	bmi.n	800b73c <SDMMC_CmdStopTransfer+0x188>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b66a:	03dd      	lsls	r5, r3, #15
 800b66c:	f100 8090 	bmi.w	800b790 <SDMMC_CmdStopTransfer+0x1dc>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b670:	041c      	lsls	r4, r3, #16
 800b672:	d47f      	bmi.n	800b774 <SDMMC_CmdStopTransfer+0x1c0>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b674:	0458      	lsls	r0, r3, #17
 800b676:	d476      	bmi.n	800b766 <SDMMC_CmdStopTransfer+0x1b2>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b678:	049a      	lsls	r2, r3, #18
 800b67a:	f100 8082 	bmi.w	800b782 <SDMMC_CmdStopTransfer+0x1ce>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b67e:	f013 0f08 	tst.w	r3, #8
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b682:	68cb      	ldr	r3, [r1, #12]
 800b684:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b688:	bf14      	ite	ne
 800b68a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b68e:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b692:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b694:	e7bb      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b696:	2301      	movs	r3, #1
 800b698:	638b      	str	r3, [r1, #56]	@ 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b69a:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b69c:	2001      	movs	r0, #1
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b69e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
}
 800b6a2:	bc30      	pop	{r4, r5}
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6a4:	60cb      	str	r3, [r1, #12]
}
 800b6a6:	4770      	bx	lr
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6a8:	68cb      	ldr	r3, [r1, #12]
 800b6aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
}
 800b6ae:	bc30      	pop	{r4, r5}
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6b0:	60cb      	str	r3, [r1, #12]
}
 800b6b2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b6b4:	2004      	movs	r0, #4
 800b6b6:	6388      	str	r0, [r1, #56]	@ 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6b8:	68cb      	ldr	r3, [r1, #12]
 800b6ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6be:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b6c0:	e7a5      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6c2:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b6c4:	2040      	movs	r0, #64	@ 0x40
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6ca:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b6cc:	e79f      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6ce:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b6d0:	2080      	movs	r0, #128	@ 0x80
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6d6:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b6d8:	e799      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6da:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b6dc:	f44f 7080 	mov.w	r0, #256	@ 0x100
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6e4:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b6e6:	e792      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6e8:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b6ea:	f44f 7000 	mov.w	r0, #512	@ 0x200
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b6f2:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b6f4:	e78b      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6f6:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b6f8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b6fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b700:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b702:	e784      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b704:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b706:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b70a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b70e:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b710:	e77d      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b712:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b714:	f44f 6000 	mov.w	r0, #2048	@ 0x800
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b718:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b71c:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b71e:	e776      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b720:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b722:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b72a:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b72c:	e76f      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b72e:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b730:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b734:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b738:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b73a:	e768      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b73c:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b73e:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b742:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b746:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b748:	e761      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b74a:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b74c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b750:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b754:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b756:	e75a      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b758:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CC_ERR;
 800b75a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b75e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b762:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b764:	e753      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b766:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b768:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b76c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b770:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b772:	e74c      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b774:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b776:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b77a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b77e:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b780:	e745      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b782:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_ERASE_RESET;
 800b784:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b788:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b78c:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b78e:	e73e      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b790:	68cb      	ldr	r3, [r1, #12]
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b792:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800b796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b79a:	60cb      	str	r3, [r1, #12]
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800b79c:	e737      	b.n	800b60e <SDMMC_CmdStopTransfer+0x5a>
 800b79e:	bf00      	nop
 800b7a0:	2400000c 	.word	0x2400000c
 800b7a4:	fffee0c0 	.word	0xfffee0c0
 800b7a8:	10624dd3 	.word	0x10624dd3
 800b7ac:	05f5e100 	.word	0x05f5e100
 800b7b0:	00200045 	.word	0x00200045
 800b7b4:	002000c5 	.word	0x002000c5
 800b7b8:	fdffe008 	.word	0xfdffe008

0800b7bc <SDMMC_CmdSelDesel>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b7bc:	4a4f      	ldr	r2, [pc, #316]	@ (800b8fc <SDMMC_CmdSelDesel+0x140>)
{
 800b7be:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b7c0:	4b4f      	ldr	r3, [pc, #316]	@ (800b900 <SDMMC_CmdSelDesel+0x144>)
 800b7c2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800b7c4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b7c8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b7cc:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800b7d0:	484c      	ldr	r0, [pc, #304]	@ (800b904 <SDMMC_CmdSelDesel+0x148>)
 800b7d2:	f241 1307 	movw	r3, #4359	@ 0x1107
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b7d6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b7d8:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b7da:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b7de:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b7e0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b7e4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800b7e8:	1e53      	subs	r3, r2, #1
 800b7ea:	b14a      	cbz	r2, 800b800 <SDMMC_CmdSelDesel+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800b7ec:	4946      	ldr	r1, [pc, #280]	@ (800b908 <SDMMC_CmdSelDesel+0x14c>)
    sta_reg = SDMMCx->STA;
 800b7ee:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800b7f2:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800b7f4:	420a      	tst	r2, r1
 800b7f6:	d001      	beq.n	800b7fc <SDMMC_CmdSelDesel+0x40>
 800b7f8:	0492      	lsls	r2, r2, #18
 800b7fa:	d504      	bpl.n	800b806 <SDMMC_CmdSelDesel+0x4a>
    if (count-- == 0U)
 800b7fc:	1c58      	adds	r0, r3, #1
 800b7fe:	d1f6      	bne.n	800b7ee <SDMMC_CmdSelDesel+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800b800:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b804:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b806:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b80a:	075b      	lsls	r3, r3, #29
 800b80c:	d443      	bmi.n	800b896 <SDMMC_CmdSelDesel+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b80e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800b812:	07d8      	lsls	r0, r3, #31
 800b814:	d409      	bmi.n	800b82a <SDMMC_CmdSelDesel+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b816:	4b3d      	ldr	r3, [pc, #244]	@ (800b90c <SDMMC_CmdSelDesel+0x150>)
 800b818:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800b81c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800b820:	b2db      	uxtb	r3, r3
 800b822:	2b07      	cmp	r3, #7
 800b824:	d005      	beq.n	800b832 <SDMMC_CmdSelDesel+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b826:	2001      	movs	r0, #1
 800b828:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b82a:	2301      	movs	r3, #1
 800b82c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b830:	e7f9      	b.n	800b826 <SDMMC_CmdSelDesel+0x6a>
  return (*(__IO uint32_t *) tmp);
 800b832:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b836:	4836      	ldr	r0, [pc, #216]	@ (800b910 <SDMMC_CmdSelDesel+0x154>)
 800b838:	4018      	ands	r0, r3
 800b83a:	b358      	cbz	r0, 800b894 <SDMMC_CmdSelDesel+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	db2f      	blt.n	800b8a0 <SDMMC_CmdSelDesel+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b840:	0059      	lsls	r1, r3, #1
 800b842:	d430      	bmi.n	800b8a6 <SDMMC_CmdSelDesel+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b844:	009a      	lsls	r2, r3, #2
 800b846:	d430      	bmi.n	800b8aa <SDMMC_CmdSelDesel+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b848:	00d9      	lsls	r1, r3, #3
 800b84a:	d430      	bmi.n	800b8ae <SDMMC_CmdSelDesel+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b84c:	011a      	lsls	r2, r3, #4
 800b84e:	d431      	bmi.n	800b8b4 <SDMMC_CmdSelDesel+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b850:	0159      	lsls	r1, r3, #5
 800b852:	d432      	bmi.n	800b8ba <SDMMC_CmdSelDesel+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b854:	01da      	lsls	r2, r3, #7
 800b856:	d433      	bmi.n	800b8c0 <SDMMC_CmdSelDesel+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b858:	0219      	lsls	r1, r3, #8
 800b85a:	d434      	bmi.n	800b8c6 <SDMMC_CmdSelDesel+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b85c:	025a      	lsls	r2, r3, #9
 800b85e:	d435      	bmi.n	800b8cc <SDMMC_CmdSelDesel+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b860:	0299      	lsls	r1, r3, #10
 800b862:	d43f      	bmi.n	800b8e4 <SDMMC_CmdSelDesel+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b864:	02da      	lsls	r2, r3, #11
 800b866:	d43a      	bmi.n	800b8de <SDMMC_CmdSelDesel+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b868:	0359      	lsls	r1, r3, #13
 800b86a:	d435      	bmi.n	800b8d8 <SDMMC_CmdSelDesel+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b86c:	039a      	lsls	r2, r3, #14
 800b86e:	d430      	bmi.n	800b8d2 <SDMMC_CmdSelDesel+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b870:	03d9      	lsls	r1, r3, #15
 800b872:	d440      	bmi.n	800b8f6 <SDMMC_CmdSelDesel+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b874:	041a      	lsls	r2, r3, #16
 800b876:	d43b      	bmi.n	800b8f0 <SDMMC_CmdSelDesel+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b878:	0459      	lsls	r1, r3, #17
 800b87a:	d436      	bmi.n	800b8ea <SDMMC_CmdSelDesel+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b87c:	049a      	lsls	r2, r3, #18
 800b87e:	d407      	bmi.n	800b890 <SDMMC_CmdSelDesel+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b880:	f013 0f08 	tst.w	r3, #8
 800b884:	bf0c      	ite	eq
 800b886:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800b88a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800b88e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800b890:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800b894:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b896:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b898:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b89a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b89e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b8a0:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800b8a4:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b8a6:	2040      	movs	r0, #64	@ 0x40
 800b8a8:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b8aa:	2080      	movs	r0, #128	@ 0x80
 800b8ac:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b8ae:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800b8b2:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b8b4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800b8b8:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b8ba:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800b8be:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b8c0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800b8c4:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b8c6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800b8ca:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b8cc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800b8d0:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b8d2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800b8d6:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b8d8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800b8dc:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800b8de:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800b8e2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b8e4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800b8e8:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b8ea:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b8ee:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b8f0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800b8f4:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b8f6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800b8fa:	4770      	bx	lr
 800b8fc:	2400000c 	.word	0x2400000c
 800b900:	10624dd3 	.word	0x10624dd3
 800b904:	fffee0c0 	.word	0xfffee0c0
 800b908:	00200045 	.word	0x00200045
 800b90c:	002000c5 	.word	0x002000c5
 800b910:	fdffe008 	.word	0xfdffe008

0800b914 <SDMMC_CmdGoIdleState>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b914:	4b11      	ldr	r3, [pc, #68]	@ (800b95c <SDMMC_CmdGoIdleState+0x48>)
{
 800b916:	4601      	mov	r1, r0
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b918:	4a11      	ldr	r2, [pc, #68]	@ (800b960 <SDMMC_CmdGoIdleState+0x4c>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b91a:	681b      	ldr	r3, [r3, #0]
{
 800b91c:	b430      	push	{r4, r5}
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b91e:	4c11      	ldr	r4, [pc, #68]	@ (800b964 <SDMMC_CmdGoIdleState+0x50>)
  SDMMCx->ARG = Command->Argument;
 800b920:	2500      	movs	r5, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b922:	fba4 4303 	umull	r4, r3, r4, r3
  SDMMCx->ARG = Command->Argument;
 800b926:	6085      	str	r5, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b928:	68c4      	ldr	r4, [r0, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b92a:	0a5b      	lsrs	r3, r3, #9
 800b92c:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b930:	4022      	ands	r2, r4
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b932:	fb00 f303 	mul.w	r3, r0, r3
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b936:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b93a:	60ca      	str	r2, [r1, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b93c:	e002      	b.n	800b944 <SDMMC_CmdGoIdleState+0x30>
    if (count-- == 0U)
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b93e:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 800b940:	0612      	lsls	r2, r2, #24
 800b942:	d405      	bmi.n	800b950 <SDMMC_CmdGoIdleState+0x3c>
    if (count-- == 0U)
 800b944:	3b01      	subs	r3, #1
 800b946:	d2fa      	bcs.n	800b93e <SDMMC_CmdGoIdleState+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 800b948:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800b94c:	bc30      	pop	{r4, r5}
 800b94e:	4770      	bx	lr

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b950:	4b05      	ldr	r3, [pc, #20]	@ (800b968 <SDMMC_CmdGoIdleState+0x54>)

  return SDMMC_ERROR_NONE;
 800b952:	2000      	movs	r0, #0
}
 800b954:	bc30      	pop	{r4, r5}
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b956:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800b958:	4770      	bx	lr
 800b95a:	bf00      	nop
 800b95c:	2400000c 	.word	0x2400000c
 800b960:	fffee0c0 	.word	0xfffee0c0
 800b964:	10624dd3 	.word	0x10624dd3
 800b968:	002000c5 	.word	0x002000c5

0800b96c <SDMMC_CmdOperCond>:
{
 800b96c:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b96e:	4a1c      	ldr	r2, [pc, #112]	@ (800b9e0 <SDMMC_CmdOperCond+0x74>)
 800b970:	4b1c      	ldr	r3, [pc, #112]	@ (800b9e4 <SDMMC_CmdOperCond+0x78>)
 800b972:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b974:	481c      	ldr	r0, [pc, #112]	@ (800b9e8 <SDMMC_CmdOperCond+0x7c>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b976:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b97a:	f241 1308 	movw	r3, #4360	@ 0x1108
{
 800b97e:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800b980:	f44f 74d5 	mov.w	r4, #426	@ 0x1aa
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b984:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800b986:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b988:	68cc      	ldr	r4, [r1, #12]
 800b98a:	4020      	ands	r0, r4
 800b98c:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800b98e:	f241 3088 	movw	r0, #5000	@ 0x1388
 800b992:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b996:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800b998:	b14a      	cbz	r2, 800b9ae <SDMMC_CmdOperCond+0x42>
 800b99a:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800b99c:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800b99e:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b9a0:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800b9a4:	d001      	beq.n	800b9aa <SDMMC_CmdOperCond+0x3e>
 800b9a6:	0490      	lsls	r0, r2, #18
 800b9a8:	d506      	bpl.n	800b9b8 <SDMMC_CmdOperCond+0x4c>
    if (count-- == 0U)
 800b9aa:	1c5c      	adds	r4, r3, #1
 800b9ac:	d1f6      	bne.n	800b99c <SDMMC_CmdOperCond+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800b9ae:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800b9b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9b6:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b9b8:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800b9ba:	075a      	lsls	r2, r3, #29
 800b9bc:	d40c      	bmi.n	800b9d8 <SDMMC_CmdOperCond+0x6c>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b9be:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800b9c0:	f010 0001 	ands.w	r0, r0, #1
 800b9c4:	d105      	bne.n	800b9d2 <SDMMC_CmdOperCond+0x66>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b9c6:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800b9c8:	065b      	lsls	r3, r3, #25
 800b9ca:	d5f2      	bpl.n	800b9b2 <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b9cc:	2340      	movs	r3, #64	@ 0x40
 800b9ce:	638b      	str	r3, [r1, #56]	@ 0x38
 800b9d0:	e7ef      	b.n	800b9b2 <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b9d6:	e7ec      	b.n	800b9b2 <SDMMC_CmdOperCond+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b9d8:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b9da:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b9dc:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b9de:	e7e8      	b.n	800b9b2 <SDMMC_CmdOperCond+0x46>
 800b9e0:	2400000c 	.word	0x2400000c
 800b9e4:	10624dd3 	.word	0x10624dd3
 800b9e8:	fffee0c0 	.word	0xfffee0c0

0800b9ec <SDMMC_CmdAppCommand>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b9ec:	4a4f      	ldr	r2, [pc, #316]	@ (800bb2c <SDMMC_CmdAppCommand+0x140>)
{
 800b9ee:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b9f0:	4b4f      	ldr	r3, [pc, #316]	@ (800bb30 <SDMMC_CmdAppCommand+0x144>)
 800b9f2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800b9f4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800b9f8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800b9fc:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800ba00:	484c      	ldr	r0, [pc, #304]	@ (800bb34 <SDMMC_CmdAppCommand+0x148>)
 800ba02:	f241 1337 	movw	r3, #4407	@ 0x1137
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ba06:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ba08:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ba0a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ba0e:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800ba10:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800ba14:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800ba18:	1e53      	subs	r3, r2, #1
 800ba1a:	b14a      	cbz	r2, 800ba30 <SDMMC_CmdAppCommand+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800ba1c:	4946      	ldr	r1, [pc, #280]	@ (800bb38 <SDMMC_CmdAppCommand+0x14c>)
    sta_reg = SDMMCx->STA;
 800ba1e:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800ba22:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800ba24:	420a      	tst	r2, r1
 800ba26:	d001      	beq.n	800ba2c <SDMMC_CmdAppCommand+0x40>
 800ba28:	0492      	lsls	r2, r2, #18
 800ba2a:	d504      	bpl.n	800ba36 <SDMMC_CmdAppCommand+0x4a>
    if (count-- == 0U)
 800ba2c:	1c58      	adds	r0, r3, #1
 800ba2e:	d1f6      	bne.n	800ba1e <SDMMC_CmdAppCommand+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800ba30:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800ba34:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ba36:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ba3a:	075b      	lsls	r3, r3, #29
 800ba3c:	d443      	bmi.n	800bac6 <SDMMC_CmdAppCommand+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ba3e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800ba42:	07d8      	lsls	r0, r3, #31
 800ba44:	d409      	bmi.n	800ba5a <SDMMC_CmdAppCommand+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ba46:	4b3d      	ldr	r3, [pc, #244]	@ (800bb3c <SDMMC_CmdAppCommand+0x150>)
 800ba48:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800ba4c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ba50:	b2db      	uxtb	r3, r3
 800ba52:	2b37      	cmp	r3, #55	@ 0x37
 800ba54:	d005      	beq.n	800ba62 <SDMMC_CmdAppCommand+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba56:	2001      	movs	r0, #1
 800ba58:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ba60:	e7f9      	b.n	800ba56 <SDMMC_CmdAppCommand+0x6a>
  return (*(__IO uint32_t *) tmp);
 800ba62:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ba66:	4836      	ldr	r0, [pc, #216]	@ (800bb40 <SDMMC_CmdAppCommand+0x154>)
 800ba68:	4018      	ands	r0, r3
 800ba6a:	b358      	cbz	r0, 800bac4 <SDMMC_CmdAppCommand+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	db2f      	blt.n	800bad0 <SDMMC_CmdAppCommand+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ba70:	0059      	lsls	r1, r3, #1
 800ba72:	d430      	bmi.n	800bad6 <SDMMC_CmdAppCommand+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ba74:	009a      	lsls	r2, r3, #2
 800ba76:	d430      	bmi.n	800bada <SDMMC_CmdAppCommand+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ba78:	00d9      	lsls	r1, r3, #3
 800ba7a:	d430      	bmi.n	800bade <SDMMC_CmdAppCommand+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ba7c:	011a      	lsls	r2, r3, #4
 800ba7e:	d431      	bmi.n	800bae4 <SDMMC_CmdAppCommand+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ba80:	0159      	lsls	r1, r3, #5
 800ba82:	d432      	bmi.n	800baea <SDMMC_CmdAppCommand+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ba84:	01da      	lsls	r2, r3, #7
 800ba86:	d433      	bmi.n	800baf0 <SDMMC_CmdAppCommand+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ba88:	0219      	lsls	r1, r3, #8
 800ba8a:	d434      	bmi.n	800baf6 <SDMMC_CmdAppCommand+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ba8c:	025a      	lsls	r2, r3, #9
 800ba8e:	d435      	bmi.n	800bafc <SDMMC_CmdAppCommand+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ba90:	0299      	lsls	r1, r3, #10
 800ba92:	d43f      	bmi.n	800bb14 <SDMMC_CmdAppCommand+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ba94:	02da      	lsls	r2, r3, #11
 800ba96:	d43a      	bmi.n	800bb0e <SDMMC_CmdAppCommand+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ba98:	0359      	lsls	r1, r3, #13
 800ba9a:	d435      	bmi.n	800bb08 <SDMMC_CmdAppCommand+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ba9c:	039a      	lsls	r2, r3, #14
 800ba9e:	d430      	bmi.n	800bb02 <SDMMC_CmdAppCommand+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800baa0:	03d9      	lsls	r1, r3, #15
 800baa2:	d440      	bmi.n	800bb26 <SDMMC_CmdAppCommand+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800baa4:	041a      	lsls	r2, r3, #16
 800baa6:	d43b      	bmi.n	800bb20 <SDMMC_CmdAppCommand+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800baa8:	0459      	lsls	r1, r3, #17
 800baaa:	d436      	bmi.n	800bb1a <SDMMC_CmdAppCommand+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800baac:	049a      	lsls	r2, r3, #18
 800baae:	d407      	bmi.n	800bac0 <SDMMC_CmdAppCommand+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800bab0:	f013 0f08 	tst.w	r3, #8
 800bab4:	bf0c      	ite	eq
 800bab6:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800baba:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800babe:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800bac0:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800bac4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bac6:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bac8:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800baca:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bace:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bad0:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800bad4:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bad6:	2040      	movs	r0, #64	@ 0x40
 800bad8:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bada:	2080      	movs	r0, #128	@ 0x80
 800badc:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bade:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bae2:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bae4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bae8:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800baea:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800baee:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800baf0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800baf4:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800baf6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800bafa:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bafc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800bb00:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bb02:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800bb06:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bb08:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800bb0c:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800bb0e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800bb12:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bb14:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800bb18:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800bb1a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800bb1e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800bb20:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800bb24:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bb26:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800bb2a:	4770      	bx	lr
 800bb2c:	2400000c 	.word	0x2400000c
 800bb30:	10624dd3 	.word	0x10624dd3
 800bb34:	fffee0c0 	.word	0xfffee0c0
 800bb38:	00200045 	.word	0x00200045
 800bb3c:	002000c5 	.word	0x002000c5
 800bb40:	fdffe008 	.word	0xfdffe008

0800bb44 <SDMMC_CmdAppOperCommand>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb44:	4a19      	ldr	r2, [pc, #100]	@ (800bbac <SDMMC_CmdAppOperCommand+0x68>)
{
 800bb46:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb48:	4b19      	ldr	r3, [pc, #100]	@ (800bbb0 <SDMMC_CmdAppOperCommand+0x6c>)
 800bb4a:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800bb4c:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb50:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bb54:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800bb58:	4816      	ldr	r0, [pc, #88]	@ (800bbb4 <SDMMC_CmdAppOperCommand+0x70>)
 800bb5a:	f241 1329 	movw	r3, #4393	@ 0x1129
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb5e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bb60:	4008      	ands	r0, r1
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb62:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bb66:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bb68:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bb6c:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800bb70:	1e53      	subs	r3, r2, #1
 800bb72:	b14a      	cbz	r2, 800bb88 <SDMMC_CmdAppOperCommand+0x44>
    sta_reg = SDMMCx->STA;
 800bb74:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800bb78:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bb7a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800bb7e:	d001      	beq.n	800bb84 <SDMMC_CmdAppOperCommand+0x40>
 800bb80:	0492      	lsls	r2, r2, #18
 800bb82:	d504      	bpl.n	800bb8e <SDMMC_CmdAppOperCommand+0x4a>
    if (count-- == 0U)
 800bb84:	1c59      	adds	r1, r3, #1
 800bb86:	d1f5      	bne.n	800bb74 <SDMMC_CmdAppOperCommand+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800bb88:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800bb8c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bb8e:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800bb92:	f010 0004 	ands.w	r0, r0, #4
 800bb96:	d103      	bne.n	800bba0 <SDMMC_CmdAppOperCommand+0x5c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bb98:	4b07      	ldr	r3, [pc, #28]	@ (800bbb8 <SDMMC_CmdAppOperCommand+0x74>)
 800bb9a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800bb9e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bba0:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bba2:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bba4:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bba8:	4770      	bx	lr
 800bbaa:	bf00      	nop
 800bbac:	2400000c 	.word	0x2400000c
 800bbb0:	10624dd3 	.word	0x10624dd3
 800bbb4:	fffee0c0 	.word	0xfffee0c0
 800bbb8:	002000c5 	.word	0x002000c5

0800bbbc <SDMMC_CmdBusWidth>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bbbc:	4a4f      	ldr	r2, [pc, #316]	@ (800bcfc <SDMMC_CmdBusWidth+0x140>)
{
 800bbbe:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bbc0:	4b4f      	ldr	r3, [pc, #316]	@ (800bd00 <SDMMC_CmdBusWidth+0x144>)
 800bbc2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800bbc4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bbc8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bbcc:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800bbd0:	484c      	ldr	r0, [pc, #304]	@ (800bd04 <SDMMC_CmdBusWidth+0x148>)
 800bbd2:	f241 1306 	movw	r3, #4358	@ 0x1106
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bbd6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bbd8:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bbda:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bbde:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bbe0:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bbe4:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800bbe8:	1e53      	subs	r3, r2, #1
 800bbea:	b14a      	cbz	r2, 800bc00 <SDMMC_CmdBusWidth+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800bbec:	4946      	ldr	r1, [pc, #280]	@ (800bd08 <SDMMC_CmdBusWidth+0x14c>)
    sta_reg = SDMMCx->STA;
 800bbee:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800bbf2:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bbf4:	420a      	tst	r2, r1
 800bbf6:	d001      	beq.n	800bbfc <SDMMC_CmdBusWidth+0x40>
 800bbf8:	0492      	lsls	r2, r2, #18
 800bbfa:	d504      	bpl.n	800bc06 <SDMMC_CmdBusWidth+0x4a>
    if (count-- == 0U)
 800bbfc:	1c58      	adds	r0, r3, #1
 800bbfe:	d1f6      	bne.n	800bbee <SDMMC_CmdBusWidth+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800bc00:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800bc04:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bc06:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800bc0a:	075b      	lsls	r3, r3, #29
 800bc0c:	d443      	bmi.n	800bc96 <SDMMC_CmdBusWidth+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bc0e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800bc12:	07d8      	lsls	r0, r3, #31
 800bc14:	d409      	bmi.n	800bc2a <SDMMC_CmdBusWidth+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bc16:	4b3d      	ldr	r3, [pc, #244]	@ (800bd0c <SDMMC_CmdBusWidth+0x150>)
 800bc18:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800bc1c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	2b06      	cmp	r3, #6
 800bc24:	d005      	beq.n	800bc32 <SDMMC_CmdBusWidth+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc26:	2001      	movs	r0, #1
 800bc28:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bc2a:	2301      	movs	r3, #1
 800bc2c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bc30:	e7f9      	b.n	800bc26 <SDMMC_CmdBusWidth+0x6a>
  return (*(__IO uint32_t *) tmp);
 800bc32:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bc36:	4836      	ldr	r0, [pc, #216]	@ (800bd10 <SDMMC_CmdBusWidth+0x154>)
 800bc38:	4018      	ands	r0, r3
 800bc3a:	b358      	cbz	r0, 800bc94 <SDMMC_CmdBusWidth+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	db2f      	blt.n	800bca0 <SDMMC_CmdBusWidth+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bc40:	0059      	lsls	r1, r3, #1
 800bc42:	d430      	bmi.n	800bca6 <SDMMC_CmdBusWidth+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bc44:	009a      	lsls	r2, r3, #2
 800bc46:	d430      	bmi.n	800bcaa <SDMMC_CmdBusWidth+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bc48:	00d9      	lsls	r1, r3, #3
 800bc4a:	d430      	bmi.n	800bcae <SDMMC_CmdBusWidth+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bc4c:	011a      	lsls	r2, r3, #4
 800bc4e:	d431      	bmi.n	800bcb4 <SDMMC_CmdBusWidth+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bc50:	0159      	lsls	r1, r3, #5
 800bc52:	d432      	bmi.n	800bcba <SDMMC_CmdBusWidth+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bc54:	01da      	lsls	r2, r3, #7
 800bc56:	d433      	bmi.n	800bcc0 <SDMMC_CmdBusWidth+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bc58:	0219      	lsls	r1, r3, #8
 800bc5a:	d434      	bmi.n	800bcc6 <SDMMC_CmdBusWidth+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bc5c:	025a      	lsls	r2, r3, #9
 800bc5e:	d435      	bmi.n	800bccc <SDMMC_CmdBusWidth+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bc60:	0299      	lsls	r1, r3, #10
 800bc62:	d43f      	bmi.n	800bce4 <SDMMC_CmdBusWidth+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bc64:	02da      	lsls	r2, r3, #11
 800bc66:	d43a      	bmi.n	800bcde <SDMMC_CmdBusWidth+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bc68:	0359      	lsls	r1, r3, #13
 800bc6a:	d435      	bmi.n	800bcd8 <SDMMC_CmdBusWidth+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bc6c:	039a      	lsls	r2, r3, #14
 800bc6e:	d430      	bmi.n	800bcd2 <SDMMC_CmdBusWidth+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bc70:	03d9      	lsls	r1, r3, #15
 800bc72:	d440      	bmi.n	800bcf6 <SDMMC_CmdBusWidth+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bc74:	041a      	lsls	r2, r3, #16
 800bc76:	d43b      	bmi.n	800bcf0 <SDMMC_CmdBusWidth+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800bc78:	0459      	lsls	r1, r3, #17
 800bc7a:	d436      	bmi.n	800bcea <SDMMC_CmdBusWidth+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800bc7c:	049a      	lsls	r2, r3, #18
 800bc7e:	d407      	bmi.n	800bc90 <SDMMC_CmdBusWidth+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800bc80:	f013 0f08 	tst.w	r3, #8
 800bc84:	bf0c      	ite	eq
 800bc86:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800bc8a:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800bc8e:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800bc90:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800bc94:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bc96:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bc98:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bc9a:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bc9e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bca0:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800bca4:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bca6:	2040      	movs	r0, #64	@ 0x40
 800bca8:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bcaa:	2080      	movs	r0, #128	@ 0x80
 800bcac:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bcae:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bcb2:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bcb4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bcb8:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bcba:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800bcbe:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bcc0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800bcc4:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bcc6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800bcca:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bccc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800bcd0:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bcd2:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800bcd6:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bcd8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800bcdc:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800bcde:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800bce2:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bce4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800bce8:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800bcea:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800bcee:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800bcf0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800bcf4:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bcf6:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800bcfa:	4770      	bx	lr
 800bcfc:	2400000c 	.word	0x2400000c
 800bd00:	10624dd3 	.word	0x10624dd3
 800bd04:	fffee0c0 	.word	0xfffee0c0
 800bd08:	00200045 	.word	0x00200045
 800bd0c:	002000c5 	.word	0x002000c5
 800bd10:	fdffe008 	.word	0xfdffe008

0800bd14 <SDMMC_CmdSendSCR>:
{
 800bd14:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bd16:	4a4c      	ldr	r2, [pc, #304]	@ (800be48 <SDMMC_CmdSendSCR+0x134>)
 800bd18:	4b4c      	ldr	r3, [pc, #304]	@ (800be4c <SDMMC_CmdSendSCR+0x138>)
 800bd1a:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bd1c:	484c      	ldr	r0, [pc, #304]	@ (800be50 <SDMMC_CmdSendSCR+0x13c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bd1e:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bd22:	f241 1333 	movw	r3, #4403	@ 0x1133
{
 800bd26:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800bd28:	2400      	movs	r4, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bd2a:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800bd2c:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bd2e:	68cc      	ldr	r4, [r1, #12]
 800bd30:	4020      	ands	r0, r4
 800bd32:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800bd34:	f241 3088 	movw	r0, #5000	@ 0x1388
 800bd38:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bd3c:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800bd3e:	b14a      	cbz	r2, 800bd54 <SDMMC_CmdSendSCR+0x40>
 800bd40:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800bd42:	4844      	ldr	r0, [pc, #272]	@ (800be54 <SDMMC_CmdSendSCR+0x140>)
    sta_reg = SDMMCx->STA;
 800bd44:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800bd46:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800bd48:	4202      	tst	r2, r0
 800bd4a:	d001      	beq.n	800bd50 <SDMMC_CmdSendSCR+0x3c>
 800bd4c:	0492      	lsls	r2, r2, #18
 800bd4e:	d506      	bpl.n	800bd5e <SDMMC_CmdSendSCR+0x4a>
    if (count-- == 0U)
 800bd50:	1c5c      	adds	r4, r3, #1
 800bd52:	d1f7      	bne.n	800bd44 <SDMMC_CmdSendSCR+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800bd54:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800bd58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd5c:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bd5e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800bd60:	075c      	lsls	r4, r3, #29
 800bd62:	d43c      	bmi.n	800bdde <SDMMC_CmdSendSCR+0xca>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bd64:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800bd66:	07d8      	lsls	r0, r3, #31
 800bd68:	d407      	bmi.n	800bd7a <SDMMC_CmdSendSCR+0x66>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bd6a:	4b3b      	ldr	r3, [pc, #236]	@ (800be58 <SDMMC_CmdSendSCR+0x144>)
 800bd6c:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800bd6e:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	2b33      	cmp	r3, #51	@ 0x33
 800bd74:	d004      	beq.n	800bd80 <SDMMC_CmdSendSCR+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd76:	2001      	movs	r0, #1
 800bd78:	e7ee      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd7e:	e7fa      	b.n	800bd76 <SDMMC_CmdSendSCR+0x62>
  return (*(__IO uint32_t *) tmp);
 800bd80:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bd82:	4836      	ldr	r0, [pc, #216]	@ (800be5c <SDMMC_CmdSendSCR+0x148>)
 800bd84:	4018      	ands	r0, r3
 800bd86:	2800      	cmp	r0, #0
 800bd88:	d0e6      	beq.n	800bd58 <SDMMC_CmdSendSCR+0x44>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	db2b      	blt.n	800bde6 <SDMMC_CmdSendSCR+0xd2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bd8e:	005a      	lsls	r2, r3, #1
 800bd90:	d42c      	bmi.n	800bdec <SDMMC_CmdSendSCR+0xd8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bd92:	009c      	lsls	r4, r3, #2
 800bd94:	d42c      	bmi.n	800bdf0 <SDMMC_CmdSendSCR+0xdc>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bd96:	00d9      	lsls	r1, r3, #3
 800bd98:	d42c      	bmi.n	800bdf4 <SDMMC_CmdSendSCR+0xe0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bd9a:	011a      	lsls	r2, r3, #4
 800bd9c:	d42d      	bmi.n	800bdfa <SDMMC_CmdSendSCR+0xe6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bd9e:	015c      	lsls	r4, r3, #5
 800bda0:	d42e      	bmi.n	800be00 <SDMMC_CmdSendSCR+0xec>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bda2:	01d9      	lsls	r1, r3, #7
 800bda4:	d42f      	bmi.n	800be06 <SDMMC_CmdSendSCR+0xf2>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bda6:	021a      	lsls	r2, r3, #8
 800bda8:	d430      	bmi.n	800be0c <SDMMC_CmdSendSCR+0xf8>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bdaa:	025c      	lsls	r4, r3, #9
 800bdac:	d431      	bmi.n	800be12 <SDMMC_CmdSendSCR+0xfe>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bdae:	0299      	lsls	r1, r3, #10
 800bdb0:	d43b      	bmi.n	800be2a <SDMMC_CmdSendSCR+0x116>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bdb2:	02da      	lsls	r2, r3, #11
 800bdb4:	d436      	bmi.n	800be24 <SDMMC_CmdSendSCR+0x110>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bdb6:	035c      	lsls	r4, r3, #13
 800bdb8:	d431      	bmi.n	800be1e <SDMMC_CmdSendSCR+0x10a>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bdba:	0399      	lsls	r1, r3, #14
 800bdbc:	d42c      	bmi.n	800be18 <SDMMC_CmdSendSCR+0x104>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bdbe:	03da      	lsls	r2, r3, #15
 800bdc0:	d43f      	bmi.n	800be42 <SDMMC_CmdSendSCR+0x12e>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bdc2:	041c      	lsls	r4, r3, #16
 800bdc4:	d43a      	bmi.n	800be3c <SDMMC_CmdSendSCR+0x128>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800bdc6:	0459      	lsls	r1, r3, #17
 800bdc8:	d435      	bmi.n	800be36 <SDMMC_CmdSendSCR+0x122>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800bdca:	049a      	lsls	r2, r3, #18
 800bdcc:	d430      	bmi.n	800be30 <SDMMC_CmdSendSCR+0x11c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800bdce:	f013 0f08 	tst.w	r3, #8
 800bdd2:	bf0c      	ite	eq
 800bdd4:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800bdd8:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800bddc:	e7bc      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bdde:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bde0:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bde2:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bde4:	e7b8      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bde6:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800bdea:	e7b5      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bdec:	2040      	movs	r0, #64	@ 0x40
 800bdee:	e7b3      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bdf0:	2080      	movs	r0, #128	@ 0x80
 800bdf2:	e7b1      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bdf4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bdf8:	e7ae      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bdfa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800bdfe:	e7ab      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800be00:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800be04:	e7a8      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800be06:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800be0a:	e7a5      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800be0c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800be10:	e7a2      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800be12:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800be16:	e79f      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800be18:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800be1c:	e79c      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800be1e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800be22:	e799      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CC_ERR;
 800be24:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800be28:	e796      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800be2a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800be2e:	e793      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_ERASE_RESET;
 800be30:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800be34:	e790      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800be36:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800be3a:	e78d      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800be3c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800be40:	e78a      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800be42:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800be46:	e787      	b.n	800bd58 <SDMMC_CmdSendSCR+0x44>
 800be48:	2400000c 	.word	0x2400000c
 800be4c:	10624dd3 	.word	0x10624dd3
 800be50:	fffee0c0 	.word	0xfffee0c0
 800be54:	00200045 	.word	0x00200045
 800be58:	002000c5 	.word	0x002000c5
 800be5c:	fdffe008 	.word	0xfdffe008

0800be60 <SDMMC_CmdSendCID>:
{
 800be60:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800be62:	4a1a      	ldr	r2, [pc, #104]	@ (800becc <SDMMC_CmdSendCID+0x6c>)
 800be64:	4b1a      	ldr	r3, [pc, #104]	@ (800bed0 <SDMMC_CmdSendCID+0x70>)
 800be66:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800be68:	481a      	ldr	r0, [pc, #104]	@ (800bed4 <SDMMC_CmdSendCID+0x74>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800be6a:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800be6e:	f241 3302 	movw	r3, #4866	@ 0x1302
{
 800be72:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800be74:	2400      	movs	r4, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800be76:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800be78:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800be7a:	68cc      	ldr	r4, [r1, #12]
 800be7c:	4020      	ands	r0, r4
 800be7e:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800be80:	f241 3088 	movw	r0, #5000	@ 0x1388
 800be84:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800be88:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800be8a:	b14a      	cbz	r2, 800bea0 <SDMMC_CmdSendCID+0x40>
 800be8c:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800be8e:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800be90:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be92:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800be96:	d001      	beq.n	800be9c <SDMMC_CmdSendCID+0x3c>
 800be98:	0492      	lsls	r2, r2, #18
 800be9a:	d506      	bpl.n	800beaa <SDMMC_CmdSendCID+0x4a>
    if (count-- == 0U)
 800be9c:	1c58      	adds	r0, r3, #1
 800be9e:	d1f6      	bne.n	800be8e <SDMMC_CmdSendCID+0x2e>
      return SDMMC_ERROR_TIMEOUT;
 800bea0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800bea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bea8:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800beaa:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800beac:	075b      	lsls	r3, r3, #29
 800beae:	d409      	bmi.n	800bec4 <SDMMC_CmdSendCID+0x64>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800beb0:	6b48      	ldr	r0, [r1, #52]	@ 0x34
}
 800beb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800beb6:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800beba:	bf14      	ite	ne
 800bebc:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bebe:	4b06      	ldreq	r3, [pc, #24]	@ (800bed8 <SDMMC_CmdSendCID+0x78>)
 800bec0:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800bec2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bec4:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bec6:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bec8:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800beca:	e7eb      	b.n	800bea4 <SDMMC_CmdSendCID+0x44>
 800becc:	2400000c 	.word	0x2400000c
 800bed0:	10624dd3 	.word	0x10624dd3
 800bed4:	fffee0c0 	.word	0xfffee0c0
 800bed8:	002000c5 	.word	0x002000c5

0800bedc <SDMMC_CmdSendCSD>:
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bedc:	4a1b      	ldr	r2, [pc, #108]	@ (800bf4c <SDMMC_CmdSendCSD+0x70>)
{
 800bede:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bee0:	4b1b      	ldr	r3, [pc, #108]	@ (800bf50 <SDMMC_CmdSendCSD+0x74>)
 800bee2:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800bee4:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bee8:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800beec:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800bef0:	4818      	ldr	r0, [pc, #96]	@ (800bf54 <SDMMC_CmdSendCSD+0x78>)
 800bef2:	f241 3309 	movw	r3, #4873	@ 0x1309
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bef6:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bef8:	4008      	ands	r0, r1
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800befa:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800befe:	4303      	orrs	r3, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf00:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf04:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800bf08:	1e53      	subs	r3, r2, #1
 800bf0a:	b14a      	cbz	r2, 800bf20 <SDMMC_CmdSendCSD+0x44>
    sta_reg = SDMMCx->STA;
 800bf0c:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800bf10:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf12:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800bf16:	d001      	beq.n	800bf1c <SDMMC_CmdSendCSD+0x40>
 800bf18:	0492      	lsls	r2, r2, #18
 800bf1a:	d504      	bpl.n	800bf26 <SDMMC_CmdSendCSD+0x4a>
    if (count-- == 0U)
 800bf1c:	1c59      	adds	r1, r3, #1
 800bf1e:	d1f5      	bne.n	800bf0c <SDMMC_CmdSendCSD+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800bf20:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800bf24:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bf26:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800bf2a:	075b      	lsls	r3, r3, #29
 800bf2c:	d409      	bmi.n	800bf42 <SDMMC_CmdSendCSD+0x66>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bf2e:	f8dc 0034 	ldr.w	r0, [ip, #52]	@ 0x34
 800bf32:	f010 0001 	ands.w	r0, r0, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bf36:	bf14      	ite	ne
 800bf38:	2301      	movne	r3, #1
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bf3a:	4b07      	ldreq	r3, [pc, #28]	@ (800bf58 <SDMMC_CmdSendCSD+0x7c>)
 800bf3c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 800bf40:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bf42:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bf44:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bf46:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bf4a:	4770      	bx	lr
 800bf4c:	2400000c 	.word	0x2400000c
 800bf50:	10624dd3 	.word	0x10624dd3
 800bf54:	fffee0c0 	.word	0xfffee0c0
 800bf58:	002000c5 	.word	0x002000c5

0800bf5c <SDMMC_CmdSetRelAdd>:
  SDMMCx->ARG = Command->Argument;
 800bf5c:	2300      	movs	r3, #0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf5e:	4a2b      	ldr	r2, [pc, #172]	@ (800c00c <SDMMC_CmdSetRelAdd+0xb0>)
{
 800bf60:	4684      	mov	ip, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf62:	6812      	ldr	r2, [r2, #0]
{
 800bf64:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800bf66:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf68:	68c3      	ldr	r3, [r0, #12]
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf6a:	4829      	ldr	r0, [pc, #164]	@ (800c010 <SDMMC_CmdSetRelAdd+0xb4>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf6c:	4c29      	ldr	r4, [pc, #164]	@ (800c014 <SDMMC_CmdSetRelAdd+0xb8>)
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf6e:	fba0 0202 	umull	r0, r2, r0, r2
 800bf72:	f241 3088 	movw	r0, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf76:	401c      	ands	r4, r3
 800bf78:	f241 1303 	movw	r3, #4355	@ 0x1103
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf7c:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf7e:	4323      	orrs	r3, r4
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800bf80:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800bf84:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800bf88:	b152      	cbz	r2, 800bfa0 <SDMMC_CmdSetRelAdd+0x44>
 800bf8a:	1e53      	subs	r3, r2, #1
    sta_reg = SDMMCx->STA;
 800bf8c:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800bf90:	3b01      	subs	r3, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf92:	f012 0f45 	tst.w	r2, #69	@ 0x45
 800bf96:	d001      	beq.n	800bf9c <SDMMC_CmdSetRelAdd+0x40>
 800bf98:	0492      	lsls	r2, r2, #18
 800bf9a:	d506      	bpl.n	800bfaa <SDMMC_CmdSetRelAdd+0x4e>
    if (count-- == 0U)
 800bf9c:	1c58      	adds	r0, r3, #1
 800bf9e:	d1f5      	bne.n	800bf8c <SDMMC_CmdSetRelAdd+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800bfa0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800bfa4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfa8:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bfaa:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800bfae:	075c      	lsls	r4, r3, #29
 800bfb0:	d420      	bmi.n	800bff4 <SDMMC_CmdSetRelAdd+0x98>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bfb2:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800bfb6:	07d8      	lsls	r0, r3, #31
 800bfb8:	d406      	bmi.n	800bfc8 <SDMMC_CmdSetRelAdd+0x6c>
  return (uint8_t)(SDMMCx->RESPCMD);
 800bfba:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bfbe:	b2db      	uxtb	r3, r3
 800bfc0:	2b03      	cmp	r3, #3
 800bfc2:	d005      	beq.n	800bfd0 <SDMMC_CmdSetRelAdd+0x74>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfc4:	2001      	movs	r0, #1
 800bfc6:	e7ed      	b.n	800bfa4 <SDMMC_CmdSetRelAdd+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bfc8:	2301      	movs	r3, #1
 800bfca:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bfce:	e7f9      	b.n	800bfc4 <SDMMC_CmdSetRelAdd+0x68>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bfd0:	4b11      	ldr	r3, [pc, #68]	@ (800c018 <SDMMC_CmdSetRelAdd+0xbc>)
 800bfd2:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (*(__IO uint32_t *) tmp);
 800bfd6:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800bfda:	f413 4060 	ands.w	r0, r3, #57344	@ 0xe000
 800bfde:	d011      	beq.n	800c004 <SDMMC_CmdSetRelAdd+0xa8>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bfe0:	045a      	lsls	r2, r3, #17
 800bfe2:	d40c      	bmi.n	800bffe <SDMMC_CmdSetRelAdd+0xa2>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bfe4:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800bfe8:	bf0c      	ite	eq
 800bfea:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800bfee:	f44f 5080 	movne.w	r0, #4096	@ 0x1000
 800bff2:	e7d7      	b.n	800bfa4 <SDMMC_CmdSetRelAdd+0x48>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bff4:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bff6:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bff8:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bffc:	e7d2      	b.n	800bfa4 <SDMMC_CmdSetRelAdd+0x48>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bffe:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c002:	e7cf      	b.n	800bfa4 <SDMMC_CmdSetRelAdd+0x48>
    *pRCA = (uint16_t)(response_r1 >> 16);
 800c004:	0c1b      	lsrs	r3, r3, #16
 800c006:	800b      	strh	r3, [r1, #0]
    return SDMMC_ERROR_NONE;
 800c008:	e7cc      	b.n	800bfa4 <SDMMC_CmdSetRelAdd+0x48>
 800c00a:	bf00      	nop
 800c00c:	2400000c 	.word	0x2400000c
 800c010:	10624dd3 	.word	0x10624dd3
 800c014:	fffee0c0 	.word	0xfffee0c0
 800c018:	002000c5 	.word	0x002000c5

0800c01c <SDMMC_CmdSendStatus>:
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c01c:	4a4f      	ldr	r2, [pc, #316]	@ (800c15c <SDMMC_CmdSendStatus+0x140>)
{
 800c01e:	4684      	mov	ip, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c020:	4b4f      	ldr	r3, [pc, #316]	@ (800c160 <SDMMC_CmdSendStatus+0x144>)
 800c022:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 800c024:	f8cc 1008 	str.w	r1, [ip, #8]
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c028:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c02c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800c030:	484c      	ldr	r0, [pc, #304]	@ (800c164 <SDMMC_CmdSendStatus+0x148>)
 800c032:	f241 130d 	movw	r3, #4365	@ 0x110d
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c036:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c038:	4008      	ands	r0, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c03a:	f241 3188 	movw	r1, #5000	@ 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c03e:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c040:	fb01 f202 	mul.w	r2, r1, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c044:	f8cc 300c 	str.w	r3, [ip, #12]
    if (count-- == 0U)
 800c048:	1e53      	subs	r3, r2, #1
 800c04a:	b14a      	cbz	r2, 800c060 <SDMMC_CmdSendStatus+0x44>
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c04c:	4946      	ldr	r1, [pc, #280]	@ (800c168 <SDMMC_CmdSendStatus+0x14c>)
    sta_reg = SDMMCx->STA;
 800c04e:	f8dc 2034 	ldr.w	r2, [ip, #52]	@ 0x34
    if (count-- == 0U)
 800c052:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c054:	420a      	tst	r2, r1
 800c056:	d001      	beq.n	800c05c <SDMMC_CmdSendStatus+0x40>
 800c058:	0492      	lsls	r2, r2, #18
 800c05a:	d504      	bpl.n	800c066 <SDMMC_CmdSendStatus+0x4a>
    if (count-- == 0U)
 800c05c:	1c58      	adds	r0, r3, #1
 800c05e:	d1f6      	bne.n	800c04e <SDMMC_CmdSendStatus+0x32>
      return SDMMC_ERROR_TIMEOUT;
 800c060:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800c064:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c066:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c06a:	075b      	lsls	r3, r3, #29
 800c06c:	d443      	bmi.n	800c0f6 <SDMMC_CmdSendStatus+0xda>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c06e:	f8dc 3034 	ldr.w	r3, [ip, #52]	@ 0x34
 800c072:	07d8      	lsls	r0, r3, #31
 800c074:	d409      	bmi.n	800c08a <SDMMC_CmdSendStatus+0x6e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c076:	4b3d      	ldr	r3, [pc, #244]	@ (800c16c <SDMMC_CmdSendStatus+0x150>)
 800c078:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c07c:	f8dc 3010 	ldr.w	r3, [ip, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c080:	b2db      	uxtb	r3, r3
 800c082:	2b0d      	cmp	r3, #13
 800c084:	d005      	beq.n	800c092 <SDMMC_CmdSendStatus+0x76>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c086:	2001      	movs	r0, #1
 800c088:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c08a:	2301      	movs	r3, #1
 800c08c:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c090:	e7f9      	b.n	800c086 <SDMMC_CmdSendStatus+0x6a>
  return (*(__IO uint32_t *) tmp);
 800c092:	f8dc 3014 	ldr.w	r3, [ip, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c096:	4836      	ldr	r0, [pc, #216]	@ (800c170 <SDMMC_CmdSendStatus+0x154>)
 800c098:	4018      	ands	r0, r3
 800c09a:	b358      	cbz	r0, 800c0f4 <SDMMC_CmdSendStatus+0xd8>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	db2f      	blt.n	800c100 <SDMMC_CmdSendStatus+0xe4>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c0a0:	0059      	lsls	r1, r3, #1
 800c0a2:	d430      	bmi.n	800c106 <SDMMC_CmdSendStatus+0xea>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c0a4:	009a      	lsls	r2, r3, #2
 800c0a6:	d430      	bmi.n	800c10a <SDMMC_CmdSendStatus+0xee>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c0a8:	00d9      	lsls	r1, r3, #3
 800c0aa:	d430      	bmi.n	800c10e <SDMMC_CmdSendStatus+0xf2>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c0ac:	011a      	lsls	r2, r3, #4
 800c0ae:	d431      	bmi.n	800c114 <SDMMC_CmdSendStatus+0xf8>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c0b0:	0159      	lsls	r1, r3, #5
 800c0b2:	d432      	bmi.n	800c11a <SDMMC_CmdSendStatus+0xfe>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c0b4:	01da      	lsls	r2, r3, #7
 800c0b6:	d433      	bmi.n	800c120 <SDMMC_CmdSendStatus+0x104>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c0b8:	0219      	lsls	r1, r3, #8
 800c0ba:	d434      	bmi.n	800c126 <SDMMC_CmdSendStatus+0x10a>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c0bc:	025a      	lsls	r2, r3, #9
 800c0be:	d435      	bmi.n	800c12c <SDMMC_CmdSendStatus+0x110>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c0c0:	0299      	lsls	r1, r3, #10
 800c0c2:	d43f      	bmi.n	800c144 <SDMMC_CmdSendStatus+0x128>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c0c4:	02da      	lsls	r2, r3, #11
 800c0c6:	d43a      	bmi.n	800c13e <SDMMC_CmdSendStatus+0x122>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c0c8:	0359      	lsls	r1, r3, #13
 800c0ca:	d435      	bmi.n	800c138 <SDMMC_CmdSendStatus+0x11c>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c0cc:	039a      	lsls	r2, r3, #14
 800c0ce:	d430      	bmi.n	800c132 <SDMMC_CmdSendStatus+0x116>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c0d0:	03d9      	lsls	r1, r3, #15
 800c0d2:	d440      	bmi.n	800c156 <SDMMC_CmdSendStatus+0x13a>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c0d4:	041a      	lsls	r2, r3, #16
 800c0d6:	d43b      	bmi.n	800c150 <SDMMC_CmdSendStatus+0x134>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c0d8:	0459      	lsls	r1, r3, #17
 800c0da:	d436      	bmi.n	800c14a <SDMMC_CmdSendStatus+0x12e>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c0dc:	049a      	lsls	r2, r3, #18
 800c0de:	d407      	bmi.n	800c0f0 <SDMMC_CmdSendStatus+0xd4>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c0e0:	f013 0f08 	tst.w	r3, #8
 800c0e4:	bf0c      	ite	eq
 800c0e6:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800c0ea:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800c0ee:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800c0f0:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
}
 800c0f4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c0f6:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c0f8:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c0fa:	f8cc 3038 	str.w	r3, [ip, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c0fe:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c100:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800c104:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c106:	2040      	movs	r0, #64	@ 0x40
 800c108:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c10a:	2080      	movs	r0, #128	@ 0x80
 800c10c:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c10e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c112:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c114:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c118:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c11a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800c11e:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c120:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c124:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c126:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800c12a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c12c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c130:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c132:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800c136:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c138:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800c13c:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 800c13e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800c142:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c144:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800c148:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c14a:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c14e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c150:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c154:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c156:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c15a:	4770      	bx	lr
 800c15c:	2400000c 	.word	0x2400000c
 800c160:	10624dd3 	.word	0x10624dd3
 800c164:	fffee0c0 	.word	0xfffee0c0
 800c168:	00200045 	.word	0x00200045
 800c16c:	002000c5 	.word	0x002000c5
 800c170:	fdffe008 	.word	0xfdffe008

0800c174 <SDMMC_CmdStatusRegister>:
{
 800c174:	4601      	mov	r1, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c176:	4a4c      	ldr	r2, [pc, #304]	@ (800c2a8 <SDMMC_CmdStatusRegister+0x134>)
 800c178:	4b4c      	ldr	r3, [pc, #304]	@ (800c2ac <SDMMC_CmdStatusRegister+0x138>)
 800c17a:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c17c:	484c      	ldr	r0, [pc, #304]	@ (800c2b0 <SDMMC_CmdStatusRegister+0x13c>)
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c17e:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c182:	f241 130d 	movw	r3, #4365	@ 0x110d
{
 800c186:	b410      	push	{r4}
  SDMMCx->ARG = Command->Argument;
 800c188:	2400      	movs	r4, #0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c18a:	0a52      	lsrs	r2, r2, #9
  SDMMCx->ARG = Command->Argument;
 800c18c:	608c      	str	r4, [r1, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c18e:	68cc      	ldr	r4, [r1, #12]
 800c190:	4020      	ands	r0, r4
 800c192:	4303      	orrs	r3, r0
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800c194:	f241 3088 	movw	r0, #5000	@ 0x1388
 800c198:	fb00 f202 	mul.w	r2, r0, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800c19c:	60cb      	str	r3, [r1, #12]
    if (count-- == 0U)
 800c19e:	b14a      	cbz	r2, 800c1b4 <SDMMC_CmdStatusRegister+0x40>
 800c1a0:	1e53      	subs	r3, r2, #1
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800c1a2:	4844      	ldr	r0, [pc, #272]	@ (800c2b4 <SDMMC_CmdStatusRegister+0x140>)
    sta_reg = SDMMCx->STA;
 800c1a4:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
    if (count-- == 0U)
 800c1a6:	3b01      	subs	r3, #1
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800c1a8:	4202      	tst	r2, r0
 800c1aa:	d001      	beq.n	800c1b0 <SDMMC_CmdStatusRegister+0x3c>
 800c1ac:	0492      	lsls	r2, r2, #18
 800c1ae:	d506      	bpl.n	800c1be <SDMMC_CmdStatusRegister+0x4a>
    if (count-- == 0U)
 800c1b0:	1c5c      	adds	r4, r3, #1
 800c1b2:	d1f7      	bne.n	800c1a4 <SDMMC_CmdStatusRegister+0x30>
      return SDMMC_ERROR_TIMEOUT;
 800c1b4:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800c1b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1bc:	4770      	bx	lr
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c1be:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800c1c0:	075c      	lsls	r4, r3, #29
 800c1c2:	d43c      	bmi.n	800c23e <SDMMC_CmdStatusRegister+0xca>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c1c4:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 800c1c6:	07d8      	lsls	r0, r3, #31
 800c1c8:	d407      	bmi.n	800c1da <SDMMC_CmdStatusRegister+0x66>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c1ca:	4b3b      	ldr	r3, [pc, #236]	@ (800c2b8 <SDMMC_CmdStatusRegister+0x144>)
 800c1cc:	638b      	str	r3, [r1, #56]	@ 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800c1ce:	690b      	ldr	r3, [r1, #16]
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	2b0d      	cmp	r3, #13
 800c1d4:	d004      	beq.n	800c1e0 <SDMMC_CmdStatusRegister+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1d6:	2001      	movs	r0, #1
 800c1d8:	e7ee      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c1da:	2301      	movs	r3, #1
 800c1dc:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1de:	e7fa      	b.n	800c1d6 <SDMMC_CmdStatusRegister+0x62>
  return (*(__IO uint32_t *) tmp);
 800c1e0:	694b      	ldr	r3, [r1, #20]
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c1e2:	4836      	ldr	r0, [pc, #216]	@ (800c2bc <SDMMC_CmdStatusRegister+0x148>)
 800c1e4:	4018      	ands	r0, r3
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d0e6      	beq.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	db2b      	blt.n	800c246 <SDMMC_CmdStatusRegister+0xd2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c1ee:	005a      	lsls	r2, r3, #1
 800c1f0:	d42c      	bmi.n	800c24c <SDMMC_CmdStatusRegister+0xd8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c1f2:	009c      	lsls	r4, r3, #2
 800c1f4:	d42c      	bmi.n	800c250 <SDMMC_CmdStatusRegister+0xdc>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c1f6:	00d9      	lsls	r1, r3, #3
 800c1f8:	d42c      	bmi.n	800c254 <SDMMC_CmdStatusRegister+0xe0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c1fa:	011a      	lsls	r2, r3, #4
 800c1fc:	d42d      	bmi.n	800c25a <SDMMC_CmdStatusRegister+0xe6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c1fe:	015c      	lsls	r4, r3, #5
 800c200:	d42e      	bmi.n	800c260 <SDMMC_CmdStatusRegister+0xec>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c202:	01d9      	lsls	r1, r3, #7
 800c204:	d42f      	bmi.n	800c266 <SDMMC_CmdStatusRegister+0xf2>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c206:	021a      	lsls	r2, r3, #8
 800c208:	d430      	bmi.n	800c26c <SDMMC_CmdStatusRegister+0xf8>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c20a:	025c      	lsls	r4, r3, #9
 800c20c:	d431      	bmi.n	800c272 <SDMMC_CmdStatusRegister+0xfe>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c20e:	0299      	lsls	r1, r3, #10
 800c210:	d43b      	bmi.n	800c28a <SDMMC_CmdStatusRegister+0x116>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c212:	02da      	lsls	r2, r3, #11
 800c214:	d436      	bmi.n	800c284 <SDMMC_CmdStatusRegister+0x110>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c216:	035c      	lsls	r4, r3, #13
 800c218:	d431      	bmi.n	800c27e <SDMMC_CmdStatusRegister+0x10a>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c21a:	0399      	lsls	r1, r3, #14
 800c21c:	d42c      	bmi.n	800c278 <SDMMC_CmdStatusRegister+0x104>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c21e:	03da      	lsls	r2, r3, #15
 800c220:	d43f      	bmi.n	800c2a2 <SDMMC_CmdStatusRegister+0x12e>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c222:	041c      	lsls	r4, r3, #16
 800c224:	d43a      	bmi.n	800c29c <SDMMC_CmdStatusRegister+0x128>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c226:	0459      	lsls	r1, r3, #17
 800c228:	d435      	bmi.n	800c296 <SDMMC_CmdStatusRegister+0x122>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c22a:	049a      	lsls	r2, r3, #18
 800c22c:	d430      	bmi.n	800c290 <SDMMC_CmdStatusRegister+0x11c>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c22e:	f013 0f08 	tst.w	r3, #8
 800c232:	bf0c      	ite	eq
 800c234:	f44f 3080 	moveq.w	r0, #65536	@ 0x10000
 800c238:	f44f 0000 	movne.w	r0, #8388608	@ 0x800000
 800c23c:	e7bc      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c23e:	2304      	movs	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c240:	4618      	mov	r0, r3
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c242:	638b      	str	r3, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c244:	e7b8      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c246:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800c24a:	e7b5      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c24c:	2040      	movs	r0, #64	@ 0x40
 800c24e:	e7b3      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c250:	2080      	movs	r0, #128	@ 0x80
 800c252:	e7b1      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c254:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800c258:	e7ae      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c25a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800c25e:	e7ab      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c260:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800c264:	e7a8      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c266:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800c26a:	e7a5      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c26c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800c270:	e7a2      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c272:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800c276:	e79f      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c278:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800c27c:	e79c      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c27e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800c282:	e799      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CC_ERR;
 800c284:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800c288:	e796      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c28a:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800c28e:	e793      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_ERASE_RESET;
 800c290:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800c294:	e790      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c296:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800c29a:	e78d      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c29c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c2a0:	e78a      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c2a2:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800c2a6:	e787      	b.n	800c1b8 <SDMMC_CmdStatusRegister+0x44>
 800c2a8:	2400000c 	.word	0x2400000c
 800c2ac:	10624dd3 	.word	0x10624dd3
 800c2b0:	fffee0c0 	.word	0xfffee0c0
 800c2b4:	00200045 	.word	0x00200045
 800c2b8:	002000c5 	.word	0x002000c5
 800c2bc:	fdffe008 	.word	0xfdffe008

0800c2c0 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800c2c0:	2000      	movs	r0, #0
 800c2c2:	4770      	bx	lr

0800c2c4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c2c4:	b510      	push	{r4, lr}
 800c2c6:	4694      	mov	ip, r2
 800c2c8:	b082      	sub	sp, #8
 800c2ca:	461c      	mov	r4, r3
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c2cc:	460a      	mov	r2, r1
 800c2ce:	4663      	mov	r3, ip
 800c2d0:	4601      	mov	r1, r0
 800c2d2:	9400      	str	r4, [sp, #0]
 800c2d4:	4803      	ldr	r0, [pc, #12]	@ (800c2e4 <BSP_SD_ReadBlocks+0x20>)
 800c2d6:	f7fd fc51 	bl	8009b7c <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800c2da:	3800      	subs	r0, #0
 800c2dc:	bf18      	it	ne
 800c2de:	2001      	movne	r0, #1
 800c2e0:	b002      	add	sp, #8
 800c2e2:	bd10      	pop	{r4, pc}
 800c2e4:	240002a0 	.word	0x240002a0

0800c2e8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c2e8:	b510      	push	{r4, lr}
 800c2ea:	4694      	mov	ip, r2
 800c2ec:	b082      	sub	sp, #8
 800c2ee:	461c      	mov	r4, r3
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c2f0:	460a      	mov	r2, r1
 800c2f2:	4663      	mov	r3, ip
 800c2f4:	4601      	mov	r1, r0
 800c2f6:	9400      	str	r4, [sp, #0]
 800c2f8:	4803      	ldr	r0, [pc, #12]	@ (800c308 <BSP_SD_WriteBlocks+0x20>)
 800c2fa:	f7fd fd23 	bl	8009d44 <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;
}
 800c2fe:	3800      	subs	r0, #0
 800c300:	bf18      	it	ne
 800c302:	2001      	movne	r0, #1
 800c304:	b002      	add	sp, #8
 800c306:	bd10      	pop	{r4, pc}
 800c308:	240002a0 	.word	0x240002a0

0800c30c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c30c:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c30e:	4803      	ldr	r0, [pc, #12]	@ (800c31c <BSP_SD_GetCardState+0x10>)
 800c310:	f7fe fa04 	bl	800a71c <HAL_SD_GetCardState>
}
 800c314:	3804      	subs	r0, #4
 800c316:	bf18      	it	ne
 800c318:	2001      	movne	r0, #1
 800c31a:	bd08      	pop	{r3, pc}
 800c31c:	240002a0 	.word	0x240002a0

0800c320 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c320:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c322:	4801      	ldr	r0, [pc, #4]	@ (800c328 <BSP_SD_GetCardInfo+0x8>)
 800c324:	f7fe b8ba 	b.w	800a49c <HAL_SD_GetCardInfo>
 800c328:	240002a0 	.word	0x240002a0

0800c32c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c32c:	b500      	push	{lr}
  __IO uint8_t status = SD_PRESENT;
 800c32e:	2301      	movs	r3, #1
{
 800c330:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 800c332:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c336:	f000 f821 	bl	800c37c <BSP_PlatformIsDetected>
 800c33a:	b908      	cbnz	r0, 800c340 <BSP_SD_IsDetected+0x14>
  {
    status = SD_NOT_PRESENT;
 800c33c:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 800c340:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800c344:	b003      	add	sp, #12
 800c346:	f85d fb04 	ldr.w	pc, [sp], #4
 800c34a:	bf00      	nop

0800c34c <BSP_SD_Init>:
{
 800c34c:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c34e:	f7ff ffed 	bl	800c32c <BSP_SD_IsDetected>
 800c352:	2801      	cmp	r0, #1
 800c354:	d001      	beq.n	800c35a <BSP_SD_Init+0xe>
    return MSD_ERROR_SD_NOT_PRESENT;
 800c356:	2002      	movs	r0, #2
}
 800c358:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd1);
 800c35a:	4807      	ldr	r0, [pc, #28]	@ (800c378 <BSP_SD_Init+0x2c>)
 800c35c:	f7fe f97c 	bl	800a658 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800c360:	2800      	cmp	r0, #0
 800c362:	d1f9      	bne.n	800c358 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c364:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c368:	4803      	ldr	r0, [pc, #12]	@ (800c378 <BSP_SD_Init+0x2c>)
 800c36a:	f7fe f8ab 	bl	800a4c4 <HAL_SD_ConfigWideBusOperation>
 800c36e:	3800      	subs	r0, #0
 800c370:	bf18      	it	ne
 800c372:	2001      	movne	r0, #1
}
 800c374:	bd08      	pop	{r3, pc}
 800c376:	bf00      	nop
 800c378:	240002a0 	.word	0x240002a0

0800c37c <BSP_PlatformIsDetected>:
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c37c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800c380:	4803      	ldr	r0, [pc, #12]	@ (800c390 <BSP_PlatformIsDetected+0x14>)
uint8_t	BSP_PlatformIsDetected(void) {
 800c382:	b508      	push	{r3, lr}
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c384:	f7f9 fb40 	bl	8005a08 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
}
 800c388:	fab0 f080 	clz	r0, r0
 800c38c:	0940      	lsrs	r0, r0, #5
 800c38e:	bd08      	pop	{r3, pc}
 800c390:	58020000 	.word	0x58020000

0800c394 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c394:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;
 800c396:	4c0a      	ldr	r4, [pc, #40]	@ (800c3c0 <SD_initialize+0x2c>)
 800c398:	2501      	movs	r5, #1
 800c39a:	7025      	strb	r5, [r4, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c39c:	f7ff ffd6 	bl	800c34c <BSP_SD_Init>
 800c3a0:	b108      	cbz	r0, 800c3a6 <SD_initialize+0x12>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c3a2:	7820      	ldrb	r0, [r4, #0]
}
 800c3a4:	bd38      	pop	{r3, r4, r5, pc}
  Stat = STA_NOINIT;
 800c3a6:	7025      	strb	r5, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 800c3a8:	f7ff ffb0 	bl	800c30c <BSP_SD_GetCardState>
 800c3ac:	b918      	cbnz	r0, 800c3b6 <SD_initialize+0x22>
    Stat &= ~STA_NOINIT;
 800c3ae:	7823      	ldrb	r3, [r4, #0]
 800c3b0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c3b4:	7023      	strb	r3, [r4, #0]
  return Stat;
 800c3b6:	7823      	ldrb	r3, [r4, #0]
 800c3b8:	b2db      	uxtb	r3, r3
    Stat = SD_CheckStatus(lun);
 800c3ba:	7023      	strb	r3, [r4, #0]
  return Stat;
 800c3bc:	7820      	ldrb	r0, [r4, #0]
}
 800c3be:	bd38      	pop	{r3, r4, r5, pc}
 800c3c0:	24000018 	.word	0x24000018

0800c3c4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c3c4:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	4c05      	ldr	r4, [pc, #20]	@ (800c3e0 <SD_status+0x1c>)
 800c3ca:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 800c3cc:	f7ff ff9e 	bl	800c30c <BSP_SD_GetCardState>
 800c3d0:	b918      	cbnz	r0, 800c3da <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 800c3d2:	7823      	ldrb	r3, [r4, #0]
 800c3d4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800c3d8:	7023      	strb	r3, [r4, #0]
  return Stat;
 800c3da:	7820      	ldrb	r0, [r4, #0]
  return SD_CheckStatus(lun);
}
 800c3dc:	bd10      	pop	{r4, pc}
 800c3de:	bf00      	nop
 800c3e0:	24000018 	.word	0x24000018

0800c3e4 <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c3e4:	4b16      	ldr	r3, [pc, #88]	@ (800c440 <SD_ioctl+0x5c>)
{
 800c3e6:	b530      	push	{r4, r5, lr}
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c3e8:	7818      	ldrb	r0, [r3, #0]
{
 800c3ea:	b08b      	sub	sp, #44	@ 0x2c
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c3ec:	f010 0401 	ands.w	r4, r0, #1
 800c3f0:	d106      	bne.n	800c400 <SD_ioctl+0x1c>
 800c3f2:	4615      	mov	r5, r2

  switch (cmd)
 800c3f4:	2903      	cmp	r1, #3
 800c3f6:	d820      	bhi.n	800c43a <SD_ioctl+0x56>
 800c3f8:	e8df f001 	tbb	[pc, r1]
 800c3fc:	06170f03 	.word	0x06170f03
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c400:	2403      	movs	r4, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 800c402:	4620      	mov	r0, r4
 800c404:	b00b      	add	sp, #44	@ 0x2c
 800c406:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800c408:	a801      	add	r0, sp, #4
 800c40a:	f7ff ff89 	bl	800c320 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c40e:	9b08      	ldr	r3, [sp, #32]
}
 800c410:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800c412:	0a5b      	lsrs	r3, r3, #9
 800c414:	602b      	str	r3, [r5, #0]
}
 800c416:	b00b      	add	sp, #44	@ 0x2c
 800c418:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800c41a:	a801      	add	r0, sp, #4
 800c41c:	f7ff ff80 	bl	800c320 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c420:	9b07      	ldr	r3, [sp, #28]
}
 800c422:	4620      	mov	r0, r4
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c424:	602b      	str	r3, [r5, #0]
}
 800c426:	b00b      	add	sp, #44	@ 0x2c
 800c428:	bd30      	pop	{r4, r5, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800c42a:	a801      	add	r0, sp, #4
 800c42c:	f7ff ff78 	bl	800c320 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c430:	9b08      	ldr	r3, [sp, #32]
}
 800c432:	4620      	mov	r0, r4
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c434:	802b      	strh	r3, [r5, #0]
}
 800c436:	b00b      	add	sp, #44	@ 0x2c
 800c438:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 800c43a:	2404      	movs	r4, #4
 800c43c:	e7e1      	b.n	800c402 <SD_ioctl+0x1e>
 800c43e:	bf00      	nop
 800c440:	24000018 	.word	0x24000018

0800c444 <SD_read>:
{
 800c444:	b508      	push	{r3, lr}
 800c446:	4608      	mov	r0, r1
 800c448:	4611      	mov	r1, r2
 800c44a:	461a      	mov	r2, r3
  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800c44c:	f04f 33ff 	mov.w	r3, #4294967295
 800c450:	f7ff ff38 	bl	800c2c4 <BSP_SD_ReadBlocks>
 800c454:	b108      	cbz	r0, 800c45a <SD_read+0x16>
  DRESULT res = RES_ERROR;
 800c456:	2001      	movs	r0, #1
}
 800c458:	bd08      	pop	{r3, pc}
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c45a:	f7ff ff57 	bl	800c30c <BSP_SD_GetCardState>
 800c45e:	2800      	cmp	r0, #0
 800c460:	d0fa      	beq.n	800c458 <SD_read+0x14>
 800c462:	f7ff ff53 	bl	800c30c <BSP_SD_GetCardState>
 800c466:	2800      	cmp	r0, #0
 800c468:	d1f7      	bne.n	800c45a <SD_read+0x16>
 800c46a:	e7f5      	b.n	800c458 <SD_read+0x14>

0800c46c <SD_write>:
{
 800c46c:	b508      	push	{r3, lr}
 800c46e:	4608      	mov	r0, r1
 800c470:	4611      	mov	r1, r2
 800c472:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800c474:	f04f 33ff 	mov.w	r3, #4294967295
 800c478:	f7ff ff36 	bl	800c2e8 <BSP_SD_WriteBlocks>
 800c47c:	b108      	cbz	r0, 800c482 <SD_write+0x16>
  DRESULT res = RES_ERROR;
 800c47e:	2001      	movs	r0, #1
}
 800c480:	bd08      	pop	{r3, pc}
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c482:	f7ff ff43 	bl	800c30c <BSP_SD_GetCardState>
 800c486:	2800      	cmp	r0, #0
 800c488:	d0fa      	beq.n	800c480 <SD_write+0x14>
 800c48a:	f7ff ff3f 	bl	800c30c <BSP_SD_GetCardState>
 800c48e:	2800      	cmp	r0, #0
 800c490:	d1f7      	bne.n	800c482 <SD_write+0x16>
 800c492:	e7f5      	b.n	800c480 <SD_write+0x14>

0800c494 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c494:	4b03      	ldr	r3, [pc, #12]	@ (800c4a4 <disk_status+0x10>)
 800c496:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 800c49a:	4403      	add	r3, r0
 800c49c:	6852      	ldr	r2, [r2, #4]
 800c49e:	7a18      	ldrb	r0, [r3, #8]
 800c4a0:	6853      	ldr	r3, [r2, #4]
 800c4a2:	4718      	bx	r3
 800c4a4:	240ac800 	.word	0x240ac800

0800c4a8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c4a8:	b538      	push	{r3, r4, r5, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800c4aa:	4d09      	ldr	r5, [pc, #36]	@ (800c4d0 <disk_initialize+0x28>)
 800c4ac:	5c2b      	ldrb	r3, [r5, r0]
 800c4ae:	b10b      	cbz	r3, 800c4b4 <disk_initialize+0xc>
  DSTATUS stat = RES_OK;
 800c4b0:	2000      	movs	r0, #0
    {
      disk.is_initialized[pdrv] = 1;
    }
  }
  return stat;
}
 800c4b2:	bd38      	pop	{r3, r4, r5, pc}
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c4b4:	eb05 0280 	add.w	r2, r5, r0, lsl #2
 800c4b8:	182b      	adds	r3, r5, r0
 800c4ba:	4604      	mov	r4, r0
 800c4bc:	6852      	ldr	r2, [r2, #4]
 800c4be:	7a18      	ldrb	r0, [r3, #8]
 800c4c0:	6813      	ldr	r3, [r2, #0]
 800c4c2:	4798      	blx	r3
    if(stat == RES_OK)
 800c4c4:	2800      	cmp	r0, #0
 800c4c6:	d1f4      	bne.n	800c4b2 <disk_initialize+0xa>
      disk.is_initialized[pdrv] = 1;
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	552b      	strb	r3, [r5, r4]
 800c4cc:	e7f0      	b.n	800c4b0 <disk_initialize+0x8>
 800c4ce:	bf00      	nop
 800c4d0:	240ac800 	.word	0x240ac800

0800c4d4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c4d4:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c4d6:	4c05      	ldr	r4, [pc, #20]	@ (800c4ec <disk_read+0x18>)
 800c4d8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800c4dc:	4404      	add	r4, r0
 800c4de:	686d      	ldr	r5, [r5, #4]
 800c4e0:	7a20      	ldrb	r0, [r4, #8]
 800c4e2:	68ac      	ldr	r4, [r5, #8]
 800c4e4:	46a4      	mov	ip, r4
  return res;
}
 800c4e6:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c4e8:	4760      	bx	ip
 800c4ea:	bf00      	nop
 800c4ec:	240ac800 	.word	0x240ac800

0800c4f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c4f0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c4f2:	4c05      	ldr	r4, [pc, #20]	@ (800c508 <disk_write+0x18>)
 800c4f4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 800c4f8:	4404      	add	r4, r0
 800c4fa:	686d      	ldr	r5, [r5, #4]
 800c4fc:	7a20      	ldrb	r0, [r4, #8]
 800c4fe:	68ec      	ldr	r4, [r5, #12]
 800c500:	46a4      	mov	ip, r4
  return res;
}
 800c502:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c504:	4760      	bx	ip
 800c506:	bf00      	nop
 800c508:	240ac800 	.word	0x240ac800

0800c50c <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800c50c:	4b04      	ldr	r3, [pc, #16]	@ (800c520 <disk_ioctl+0x14>)
 800c50e:	eb03 0c00 	add.w	ip, r3, r0
 800c512:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800c516:	685b      	ldr	r3, [r3, #4]
 800c518:	f89c 0008 	ldrb.w	r0, [ip, #8]
 800c51c:	691b      	ldr	r3, [r3, #16]
 800c51e:	4718      	bx	r3
 800c520:	240ac800 	.word	0x240ac800

0800c524 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c524:	4602      	mov	r2, r0
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 800c526:	4b28      	ldr	r3, [pc, #160]	@ (800c5c8 <inc_lock+0xa4>)
{
 800c528:	b4f0      	push	{r4, r5, r6, r7}
		if (Files[i].fs == dp->obj.fs &&
 800c52a:	6818      	ldr	r0, [r3, #0]
 800c52c:	6814      	ldr	r4, [r2, #0]
 800c52e:	4284      	cmp	r4, r0
 800c530:	d022      	beq.n	800c578 <inc_lock+0x54>
 800c532:	691d      	ldr	r5, [r3, #16]
 800c534:	42a5      	cmp	r5, r4
 800c536:	d005      	beq.n	800c544 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c538:	b370      	cbz	r0, 800c598 <inc_lock+0x74>
 800c53a:	2d00      	cmp	r5, #0
 800c53c:	d040      	beq.n	800c5c0 <inc_lock+0x9c>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c53e:	2000      	movs	r0, #0
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */

	return i + 1;
}
 800c540:	bcf0      	pop	{r4, r5, r6, r7}
 800c542:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 800c544:	695e      	ldr	r6, [r3, #20]
 800c546:	6897      	ldr	r7, [r2, #8]
 800c548:	42be      	cmp	r6, r7
 800c54a:	d1f5      	bne.n	800c538 <inc_lock+0x14>
			Files[i].clu == dp->obj.sclust &&
 800c54c:	699e      	ldr	r6, [r3, #24]
 800c54e:	6957      	ldr	r7, [r2, #20]
 800c550:	42be      	cmp	r6, r7
 800c552:	d1f1      	bne.n	800c538 <inc_lock+0x14>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c554:	f04f 0c01 	mov.w	ip, #1
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c558:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 800c55c:	ea4f 150c 	mov.w	r5, ip, lsl #4
 800c560:	8992      	ldrh	r2, [r2, #12]
 800c562:	b1a1      	cbz	r1, 800c58e <inc_lock+0x6a>
 800c564:	2a00      	cmp	r2, #0
 800c566:	d1ea      	bne.n	800c53e <inc_lock+0x1a>
	return i + 1;
 800c568:	f10c 0001 	add.w	r0, ip, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c56c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c570:	442b      	add	r3, r5
}
 800c572:	bcf0      	pop	{r4, r5, r6, r7}
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c574:	819a      	strh	r2, [r3, #12]
}
 800c576:	4770      	bx	lr
		if (Files[i].fs == dp->obj.fs &&
 800c578:	6895      	ldr	r5, [r2, #8]
 800c57a:	685e      	ldr	r6, [r3, #4]
 800c57c:	42ae      	cmp	r6, r5
 800c57e:	d1d8      	bne.n	800c532 <inc_lock+0xe>
			Files[i].clu == dp->obj.sclust &&
 800c580:	6955      	ldr	r5, [r2, #20]
 800c582:	689e      	ldr	r6, [r3, #8]
 800c584:	42ae      	cmp	r6, r5
 800c586:	d1d4      	bne.n	800c532 <inc_lock+0xe>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c588:	f04f 0c00 	mov.w	ip, #0
 800c58c:	e7e4      	b.n	800c558 <inc_lock+0x34>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c58e:	3201      	adds	r2, #1
	return i + 1;
 800c590:	f10c 0001 	add.w	r0, ip, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800c594:	b292      	uxth	r2, r2
 800c596:	e7eb      	b.n	800c570 <inc_lock+0x4c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c598:	4684      	mov	ip, r0
 800c59a:	2001      	movs	r0, #1
		Files[i].fs = dp->obj.fs;
 800c59c:	ea4f 150c 	mov.w	r5, ip, lsl #4
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c5a0:	2900      	cmp	r1, #0
		Files[i].fs = dp->obj.fs;
 800c5a2:	eb03 110c 	add.w	r1, r3, ip, lsl #4
 800c5a6:	515c      	str	r4, [r3, r5]
		Files[i].clu = dp->obj.sclust;
 800c5a8:	6894      	ldr	r4, [r2, #8]
 800c5aa:	6952      	ldr	r2, [r2, #20]
 800c5ac:	e9c1 4201 	strd	r4, r2, [r1, #4]
		Files[i].ctr = 0;
 800c5b0:	f04f 0200 	mov.w	r2, #0
 800c5b4:	818a      	strh	r2, [r1, #12]
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800c5b6:	bf14      	ite	ne
 800c5b8:	f44f 7280 	movne.w	r2, #256	@ 0x100
 800c5bc:	2201      	moveq	r2, #1
 800c5be:	e7d7      	b.n	800c570 <inc_lock+0x4c>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c5c0:	2002      	movs	r0, #2
 800c5c2:	f04f 0c01 	mov.w	ip, #1
 800c5c6:	e7e9      	b.n	800c59c <inc_lock+0x78>
 800c5c8:	240ac7d8 	.word	0x240ac7d8

0800c5cc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c5cc:	b570      	push	{r4, r5, r6, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c5ce:	f04f 36ff 	mov.w	r6, #4294967295
 800c5d2:	2300      	movs	r3, #0
{
 800c5d4:	4604      	mov	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800c5d6:	42b1      	cmp	r1, r6
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c5d8:	70c3      	strb	r3, [r0, #3]
 800c5da:	62c6      	str	r6, [r0, #44]	@ 0x2c
	if (sector != fs->winsect) {	/* Window offset changed? */
 800c5dc:	d122      	bne.n	800c624 <check_fs+0x58>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c5de:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c5e2:	f8b4 222e 	ldrh.w	r2, [r4, #558]	@ 0x22e
 800c5e6:	429a      	cmp	r2, r3
 800c5e8:	d11a      	bne.n	800c620 <check_fs+0x54>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c5ea:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800c5ee:	2be9      	cmp	r3, #233	@ 0xe9
 800c5f0:	d007      	beq.n	800c602 <check_fs+0x36>
 800c5f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800c5f4:	4a13      	ldr	r2, [pc, #76]	@ (800c644 <check_fs+0x78>)
 800c5f6:	f003 13ff 	and.w	r3, r3, #16711935	@ 0xff00ff
 800c5fa:	4293      	cmp	r3, r2
 800c5fc:	d001      	beq.n	800c602 <check_fs+0x36>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c5fe:	2002      	movs	r0, #2
}
 800c600:	bd70      	pop	{r4, r5, r6, pc}
	rv = rv << 8 | ptr[0];
 800c602:	f8d4 3066 	ldr.w	r3, [r4, #102]	@ 0x66
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c606:	4a10      	ldr	r2, [pc, #64]	@ (800c648 <check_fs+0x7c>)
 800c608:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c60c:	4293      	cmp	r3, r2
 800c60e:	d017      	beq.n	800c640 <check_fs+0x74>
	rv = rv << 8 | ptr[0];
 800c610:	f8d4 0082 	ldr.w	r0, [r4, #130]	@ 0x82
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c614:	4b0d      	ldr	r3, [pc, #52]	@ (800c64c <check_fs+0x80>)
 800c616:	1ac0      	subs	r0, r0, r3
 800c618:	bf18      	it	ne
 800c61a:	2001      	movne	r0, #1
 800c61c:	0040      	lsls	r0, r0, #1
}
 800c61e:	bd70      	pop	{r4, r5, r6, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c620:	2003      	movs	r0, #3
}
 800c622:	bd70      	pop	{r4, r5, r6, pc}
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c624:	460d      	mov	r5, r1
 800c626:	460a      	mov	r2, r1
 800c628:	2301      	movs	r3, #1
 800c62a:	f100 0130 	add.w	r1, r0, #48	@ 0x30
 800c62e:	7840      	ldrb	r0, [r0, #1]
 800c630:	f7ff ff50 	bl	800c4d4 <disk_read>
 800c634:	b110      	cbz	r0, 800c63c <check_fs+0x70>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c636:	2004      	movs	r0, #4
			fs->winsect = sector;
 800c638:	62e6      	str	r6, [r4, #44]	@ 0x2c
}
 800c63a:	bd70      	pop	{r4, r5, r6, pc}
			fs->winsect = sector;
 800c63c:	62e5      	str	r5, [r4, #44]	@ 0x2c
	return res;
 800c63e:	e7ce      	b.n	800c5de <check_fs+0x12>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c640:	2000      	movs	r0, #0
}
 800c642:	bd70      	pop	{r4, r5, r6, pc}
 800c644:	009000eb 	.word	0x009000eb
 800c648:	00544146 	.word	0x00544146
 800c64c:	33544146 	.word	0x33544146

0800c650 <sync_fs>:
{
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c652:	78c3      	ldrb	r3, [r0, #3]
{
 800c654:	4604      	mov	r4, r0
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c656:	b95b      	cbnz	r3, 800c670 <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c658:	7823      	ldrb	r3, [r4, #0]
 800c65a:	2b03      	cmp	r3, #3
 800c65c:	d02a      	beq.n	800c6b4 <sync_fs+0x64>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c65e:	2200      	movs	r2, #0
 800c660:	7860      	ldrb	r0, [r4, #1]
 800c662:	4611      	mov	r1, r2
 800c664:	f7ff ff52 	bl	800c50c <disk_ioctl>
 800c668:	3800      	subs	r0, #0
 800c66a:	bf18      	it	ne
 800c66c:	2001      	movne	r0, #1
}
 800c66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wsect = fs->winsect;	/* Current sector number */
 800c670:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c672:	f100 0730 	add.w	r7, r0, #48	@ 0x30
 800c676:	2301      	movs	r3, #1
 800c678:	7840      	ldrb	r0, [r0, #1]
 800c67a:	462a      	mov	r2, r5
 800c67c:	4639      	mov	r1, r7
 800c67e:	f7ff ff37 	bl	800c4f0 <disk_write>
 800c682:	b9a8      	cbnz	r0, 800c6b0 <sync_fs+0x60>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c684:	6a22      	ldr	r2, [r4, #32]
 800c686:	69a3      	ldr	r3, [r4, #24]
 800c688:	1aaa      	subs	r2, r5, r2
			fs->wflag = 0;
 800c68a:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d2e3      	bcs.n	800c658 <sync_fs+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c690:	78a6      	ldrb	r6, [r4, #2]
 800c692:	2e01      	cmp	r6, #1
 800c694:	d801      	bhi.n	800c69a <sync_fs+0x4a>
 800c696:	e7df      	b.n	800c658 <sync_fs+0x8>
					wsect += fs->fsize;
 800c698:	69a3      	ldr	r3, [r4, #24]
 800c69a:	441d      	add	r5, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c69c:	3e01      	subs	r6, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800c69e:	2301      	movs	r3, #1
 800c6a0:	4639      	mov	r1, r7
 800c6a2:	462a      	mov	r2, r5
 800c6a4:	7860      	ldrb	r0, [r4, #1]
 800c6a6:	f7ff ff23 	bl	800c4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c6aa:	2e01      	cmp	r6, #1
 800c6ac:	d1f4      	bne.n	800c698 <sync_fs+0x48>
 800c6ae:	e7d3      	b.n	800c658 <sync_fs+0x8>
			res = FR_DISK_ERR;
 800c6b0:	2001      	movs	r0, #1
}
 800c6b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c6b4:	7925      	ldrb	r5, [r4, #4]
 800c6b6:	2d01      	cmp	r5, #1
 800c6b8:	d1d1      	bne.n	800c65e <sync_fs+0xe>
			mem_set(fs->win, 0, SS(fs));
 800c6ba:	f104 0630 	add.w	r6, r4, #48	@ 0x30
		*d++ = (BYTE)val;
 800c6be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c6c2:	2100      	movs	r1, #0
 800c6c4:	4630      	mov	r0, r6
 800c6c6:	f001 fda1 	bl	800e20c <memset>
	*ptr++ = (BYTE)val; val >>= 8;
 800c6ca:	480f      	ldr	r0, [pc, #60]	@ (800c708 <sync_fs+0xb8>)
	*ptr++ = (BYTE)val; val >>= 8;
 800c6cc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
	*ptr++ = (BYTE)val; val >>= 8;
 800c6d0:	6320      	str	r0, [r4, #48]	@ 0x30
 800c6d2:	f100 50ff 	add.w	r0, r0, #534773760	@ 0x1fe00000
	*ptr++ = (BYTE)val; val >>= 8;
 800c6d6:	f8a4 322e 	strh.w	r3, [r4, #558]	@ 0x22e
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c6da:	462b      	mov	r3, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800c6dc:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
 800c6e0:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800c6e4:	3020      	adds	r0, #32
 800c6e6:	f8c4 2218 	str.w	r2, [r4, #536]	@ 0x218
			fs->winsect = fs->volbase + 1;
 800c6ea:	69e2      	ldr	r2, [r4, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6ec:	f8c4 121c 	str.w	r1, [r4, #540]	@ 0x21c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c6f0:	4631      	mov	r1, r6
			fs->winsect = fs->volbase + 1;
 800c6f2:	3201      	adds	r2, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800c6f4:	f8c4 0214 	str.w	r0, [r4, #532]	@ 0x214
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c6f8:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 800c6fa:	62e2      	str	r2, [r4, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c6fc:	f7ff fef8 	bl	800c4f0 <disk_write>
			fs->fsi_flag = 0;
 800c700:	2300      	movs	r3, #0
 800c702:	7123      	strb	r3, [r4, #4]
 800c704:	e7ab      	b.n	800c65e <sync_fs+0xe>
 800c706:	bf00      	nop
 800c708:	41615252 	.word	0x41615252

0800c70c <move_window>:
{
 800c70c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 800c710:	6ac6      	ldr	r6, [r0, #44]	@ 0x2c
 800c712:	428e      	cmp	r6, r1
 800c714:	d102      	bne.n	800c71c <move_window+0x10>
	FRESULT res = FR_OK;
 800c716:	2000      	movs	r0, #0
}
 800c718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c71c:	4604      	mov	r4, r0
 800c71e:	460d      	mov	r5, r1
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c720:	7840      	ldrb	r0, [r0, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c722:	78e3      	ldrb	r3, [r4, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c724:	f104 0730 	add.w	r7, r4, #48	@ 0x30
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800c728:	b95b      	cbnz	r3, 800c742 <move_window+0x36>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c72a:	2301      	movs	r3, #1
 800c72c:	4639      	mov	r1, r7
 800c72e:	462a      	mov	r2, r5
 800c730:	f7ff fed0 	bl	800c4d4 <disk_read>
 800c734:	b110      	cbz	r0, 800c73c <move_window+0x30>
				res = FR_DISK_ERR;
 800c736:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c738:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 800c73c:	62e5      	str	r5, [r4, #44]	@ 0x2c
}
 800c73e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800c742:	2301      	movs	r3, #1
 800c744:	4632      	mov	r2, r6
 800c746:	4639      	mov	r1, r7
 800c748:	f7ff fed2 	bl	800c4f0 <disk_write>
 800c74c:	b9d0      	cbnz	r0, 800c784 <move_window+0x78>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c74e:	6a22      	ldr	r2, [r4, #32]
 800c750:	69a3      	ldr	r3, [r4, #24]
 800c752:	1ab2      	subs	r2, r6, r2
			fs->wflag = 0;
 800c754:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800c756:	429a      	cmp	r2, r3
 800c758:	d212      	bcs.n	800c780 <move_window+0x74>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c75a:	f894 8002 	ldrb.w	r8, [r4, #2]
 800c75e:	f1b8 0f01 	cmp.w	r8, #1
 800c762:	d801      	bhi.n	800c768 <move_window+0x5c>
 800c764:	e00c      	b.n	800c780 <move_window+0x74>
					wsect += fs->fsize;
 800c766:	69a3      	ldr	r3, [r4, #24]
 800c768:	441e      	add	r6, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c76a:	f108 38ff 	add.w	r8, r8, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 800c76e:	2301      	movs	r3, #1
 800c770:	4639      	mov	r1, r7
 800c772:	4632      	mov	r2, r6
 800c774:	7860      	ldrb	r0, [r4, #1]
 800c776:	f7ff febb 	bl	800c4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c77a:	f1b8 0f01 	cmp.w	r8, #1
 800c77e:	d1f2      	bne.n	800c766 <move_window+0x5a>
 800c780:	7860      	ldrb	r0, [r4, #1]
 800c782:	e7d2      	b.n	800c72a <move_window+0x1e>
			res = FR_DISK_ERR;
 800c784:	2001      	movs	r0, #1
 800c786:	e7c7      	b.n	800c718 <move_window+0xc>

0800c788 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c78c:	2300      	movs	r3, #0
	if (*path) {	/* If the pointer is not a null */
 800c78e:	6804      	ldr	r4, [r0, #0]
	*rfs = 0;
 800c790:	600b      	str	r3, [r1, #0]
	if (*path) {	/* If the pointer is not a null */
 800c792:	b18c      	cbz	r4, 800c7b8 <find_volume+0x30>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c794:	7825      	ldrb	r5, [r4, #0]
 800c796:	2d20      	cmp	r5, #32
 800c798:	d911      	bls.n	800c7be <find_volume+0x36>
 800c79a:	2d3a      	cmp	r5, #58	@ 0x3a
 800c79c:	d00f      	beq.n	800c7be <find_volume+0x36>
 800c79e:	46a4      	mov	ip, r4
 800c7a0:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800c7a4:	2b20      	cmp	r3, #32
 800c7a6:	d90c      	bls.n	800c7c2 <find_volume+0x3a>
 800c7a8:	2b3a      	cmp	r3, #58	@ 0x3a
 800c7aa:	d1f9      	bne.n	800c7a0 <find_volume+0x18>
			i = *tp++ - '0';
 800c7ac:	3401      	adds	r4, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c7ae:	45a4      	cmp	ip, r4
 800c7b0:	d102      	bne.n	800c7b8 <find_volume+0x30>
 800c7b2:	2d30      	cmp	r5, #48	@ 0x30
 800c7b4:	f000 80e1 	beq.w	800c97a <find_volume+0x1f2>
	vol = get_ldnumber(path);
	if (vol < 0) return FR_INVALID_DRIVE;
 800c7b8:	200b      	movs	r0, #11
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
}
 800c7ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c7be:	462b      	mov	r3, r5
 800c7c0:	46a4      	mov	ip, r4
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c7c2:	2b3a      	cmp	r3, #58	@ 0x3a
 800c7c4:	d0f2      	beq.n	800c7ac <find_volume+0x24>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c7c6:	4ba1      	ldr	r3, [pc, #644]	@ (800ca4c <find_volume+0x2c4>)
 800c7c8:	681c      	ldr	r4, [r3, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c7ca:	2c00      	cmp	r4, #0
 800c7cc:	f000 80c6 	beq.w	800c95c <find_volume+0x1d4>
	*rfs = fs;							/* Return pointer to the file system object */
 800c7d0:	600c      	str	r4, [r1, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c7d2:	f002 05fe 	and.w	r5, r2, #254	@ 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c7d6:	7823      	ldrb	r3, [r4, #0]
 800c7d8:	b153      	cbz	r3, 800c7f0 <find_volume+0x68>
		stat = disk_status(fs->drv);
 800c7da:	7860      	ldrb	r0, [r4, #1]
 800c7dc:	f7ff fe5a 	bl	800c494 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c7e0:	07c3      	lsls	r3, r0, #31
 800c7e2:	d405      	bmi.n	800c7f0 <find_volume+0x68>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c7e4:	b115      	cbz	r5, 800c7ec <find_volume+0x64>
 800c7e6:	0747      	lsls	r7, r0, #29
 800c7e8:	f100 80b5 	bmi.w	800c956 <find_volume+0x1ce>
			return FR_OK;				/* The file system object is valid */
 800c7ec:	2000      	movs	r0, #0
 800c7ee:	e08d      	b.n	800c90c <find_volume+0x184>
	fs->fs_type = 0;					/* Clear the file system object */
 800c7f0:	2000      	movs	r0, #0
 800c7f2:	8020      	strh	r0, [r4, #0]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c7f4:	f7ff fe58 	bl	800c4a8 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c7f8:	07c6      	lsls	r6, r0, #31
 800c7fa:	f100 8089 	bmi.w	800c910 <find_volume+0x188>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c7fe:	b115      	cbz	r5, 800c806 <find_volume+0x7e>
 800c800:	0745      	lsls	r5, r0, #29
 800c802:	f100 80a8 	bmi.w	800c956 <find_volume+0x1ce>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c806:	2100      	movs	r1, #0
 800c808:	4620      	mov	r0, r4
 800c80a:	f7ff fedf 	bl	800c5cc <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c80e:	2802      	cmp	r0, #2
 800c810:	f000 8081 	beq.w	800c916 <find_volume+0x18e>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c814:	2804      	cmp	r0, #4
 800c816:	f000 80ac 	beq.w	800c972 <find_volume+0x1ea>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c81a:	2801      	cmp	r0, #1
 800c81c:	d875      	bhi.n	800c90a <find_volume+0x182>
 800c81e:	2500      	movs	r5, #0
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c820:	f8b4 303b 	ldrh.w	r3, [r4, #59]	@ 0x3b
 800c824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c828:	d16f      	bne.n	800c90a <find_volume+0x182>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c82a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c82e:	b901      	cbnz	r1, 800c832 <find_volume+0xaa>
	rv = rv << 8 | ptr[0];
 800c830:	6d61      	ldr	r1, [r4, #84]	@ 0x54
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c832:	f894 2040 	ldrb.w	r2, [r4, #64]	@ 0x40
		fs->fsize = fasize;
 800c836:	61a1      	str	r1, [r4, #24]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c838:	1e53      	subs	r3, r2, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c83a:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c83c:	2b01      	cmp	r3, #1
 800c83e:	d864      	bhi.n	800c90a <find_volume+0x182>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c840:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 800c844:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c846:	2b00      	cmp	r3, #0
 800c848:	d05f      	beq.n	800c90a <find_volume+0x182>
 800c84a:	1e58      	subs	r0, r3, #1
 800c84c:	4218      	tst	r0, r3
 800c84e:	d15c      	bne.n	800c90a <find_volume+0x182>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c850:	f8b4 7041 	ldrh.w	r7, [r4, #65]	@ 0x41
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c854:	0738      	lsls	r0, r7, #28
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c856:	8127      	strh	r7, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c858:	d157      	bne.n	800c90a <find_volume+0x182>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c85a:	f8b4 0043 	ldrh.w	r0, [r4, #67]	@ 0x43
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c85e:	b900      	cbnz	r0, 800c862 <find_volume+0xda>
	rv = rv << 8 | ptr[0];
 800c860:	6d20      	ldr	r0, [r4, #80]	@ 0x50
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c862:	f8b4 c03e 	ldrh.w	ip, [r4, #62]	@ 0x3e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c866:	f1bc 0f00 	cmp.w	ip, #0
 800c86a:	d04e      	beq.n	800c90a <find_volume+0x182>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c86c:	fb01 f202 	mul.w	r2, r1, r2
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c870:	eb0c 1617 	add.w	r6, ip, r7, lsr #4
 800c874:	4416      	add	r6, r2
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c876:	42b0      	cmp	r0, r6
 800c878:	d347      	bcc.n	800c90a <find_volume+0x182>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c87a:	1b80      	subs	r0, r0, r6
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c87c:	4298      	cmp	r0, r3
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c87e:	fbb0 fef3 	udiv	lr, r0, r3
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c882:	d342      	bcc.n	800c90a <find_volume+0x182>
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c884:	eb0c 0305 	add.w	r3, ip, r5
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c888:	f64f 7cf5 	movw	ip, #65525	@ 0xfff5
		fs->database = bsect + sysect;					/* Data start sector */
 800c88c:	442e      	add	r6, r5
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c88e:	f10e 0002 	add.w	r0, lr, #2
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c892:	45e6      	cmp	lr, ip
 800c894:	f240 808f 	bls.w	800c9b6 <find_volume+0x22e>
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c898:	6223      	str	r3, [r4, #32]
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c89a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
		fs->database = bsect + sysect;					/* Data start sector */
 800c89e:	62a6      	str	r6, [r4, #40]	@ 0x28
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c8a0:	433b      	orrs	r3, r7
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c8a2:	6160      	str	r0, [r4, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c8a4:	61e5      	str	r5, [r4, #28]
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c8a6:	d130      	bne.n	800c90a <find_volume+0x182>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c8a8:	0083      	lsls	r3, r0, #2
	rv = rv << 8 | ptr[0];
 800c8aa:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c8ac:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c8b0:	6262      	str	r2, [r4, #36]	@ 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c8b2:	ebb1 2f53 	cmp.w	r1, r3, lsr #9
 800c8b6:	d328      	bcc.n	800c90a <find_volume+0x182>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c8b8:	f8b4 2060 	ldrh.w	r2, [r4, #96]	@ 0x60
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c8bc:	f04f 33ff 	mov.w	r3, #4294967295
		fs->fsi_flag = 0x80;
 800c8c0:	2180      	movs	r1, #128	@ 0x80
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c8c2:	2a01      	cmp	r2, #1
		fs->fsi_flag = 0x80;
 800c8c4:	7121      	strb	r1, [r4, #4]
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c8c6:	e9c4 3303 	strd	r3, r3, [r4, #12]
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c8ca:	f000 809c 	beq.w	800ca06 <find_volume+0x27e>
		fmt = FS_FAT32;
 800c8ce:	2303      	movs	r3, #3
	fs->id = ++Fsid;		/* File system mount ID */
 800c8d0:	495f      	ldr	r1, [pc, #380]	@ (800ca50 <find_volume+0x2c8>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800c8d2:	7023      	strb	r3, [r4, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c8d4:	4a5f      	ldr	r2, [pc, #380]	@ (800ca54 <find_volume+0x2cc>)
	fs->id = ++Fsid;		/* File system mount ID */
 800c8d6:	880b      	ldrh	r3, [r1, #0]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c8d8:	6810      	ldr	r0, [r2, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c8da:	3301      	adds	r3, #1
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c8dc:	42a0      	cmp	r0, r4
	fs->id = ++Fsid;		/* File system mount ID */
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	800b      	strh	r3, [r1, #0]
 800c8e2:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 800c8e4:	f000 808c 	beq.w	800ca00 <find_volume+0x278>
 800c8e8:	6913      	ldr	r3, [r2, #16]
 800c8ea:	429c      	cmp	r4, r3
 800c8ec:	f47f af7e 	bne.w	800c7ec <find_volume+0x64>
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	6113      	str	r3, [r2, #16]
 800c8f4:	e77a      	b.n	800c7ec <find_volume+0x64>
	rv = rv << 8 | ptr[0];
 800c8f6:	f8d4 5226 	ldr.w	r5, [r4, #550]	@ 0x226
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c8fa:	2e00      	cmp	r6, #0
 800c8fc:	d14a      	bne.n	800c994 <find_volume+0x20c>
 800c8fe:	2f00      	cmp	r7, #0
 800c900:	d151      	bne.n	800c9a6 <find_volume+0x21e>
 800c902:	f1b8 0f00 	cmp.w	r8, #0
 800c906:	d13c      	bne.n	800c982 <find_volume+0x1fa>
 800c908:	bb55      	cbnz	r5, 800c960 <find_volume+0x1d8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c90a:	200d      	movs	r0, #13
}
 800c90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c910:	2003      	movs	r0, #3
}
 800c912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c916:	f894 61f2 	ldrb.w	r6, [r4, #498]	@ 0x1f2
 800c91a:	b10e      	cbz	r6, 800c920 <find_volume+0x198>
	rv = rv << 8 | ptr[0];
 800c91c:	f8d4 61f6 	ldr.w	r6, [r4, #502]	@ 0x1f6
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c920:	f894 7202 	ldrb.w	r7, [r4, #514]	@ 0x202
 800c924:	b10f      	cbz	r7, 800c92a <find_volume+0x1a2>
	rv = rv << 8 | ptr[0];
 800c926:	f8d4 7206 	ldr.w	r7, [r4, #518]	@ 0x206
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c92a:	f894 3212 	ldrb.w	r3, [r4, #530]	@ 0x212
 800c92e:	b313      	cbz	r3, 800c976 <find_volume+0x1ee>
	rv = rv << 8 | ptr[0];
 800c930:	f8d4 8216 	ldr.w	r8, [r4, #534]	@ 0x216
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c934:	f894 5222 	ldrb.w	r5, [r4, #546]	@ 0x222
 800c938:	2d00      	cmp	r5, #0
 800c93a:	d1dc      	bne.n	800c8f6 <find_volume+0x16e>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c93c:	bb56      	cbnz	r6, 800c994 <find_volume+0x20c>
 800c93e:	bb8f      	cbnz	r7, 800c9a4 <find_volume+0x21c>
 800c940:	f1b8 0f00 	cmp.w	r8, #0
 800c944:	d0e1      	beq.n	800c90a <find_volume+0x182>
 800c946:	4641      	mov	r1, r8
 800c948:	4620      	mov	r0, r4
 800c94a:	f7ff fe3f 	bl	800c5cc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c94e:	2801      	cmp	r0, #1
 800c950:	d8db      	bhi.n	800c90a <find_volume+0x182>
			bsect = br[i];
 800c952:	4645      	mov	r5, r8
 800c954:	e764      	b.n	800c820 <find_volume+0x98>
				return FR_WRITE_PROTECTED;
 800c956:	200a      	movs	r0, #10
}
 800c958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c95c:	200c      	movs	r0, #12
 800c95e:	e7d5      	b.n	800c90c <find_volume+0x184>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c960:	4629      	mov	r1, r5
 800c962:	4620      	mov	r0, r4
 800c964:	f7ff fe32 	bl	800c5cc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c968:	2801      	cmp	r0, #1
 800c96a:	f67f af59 	bls.w	800c820 <find_volume+0x98>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c96e:	2804      	cmp	r0, #4
 800c970:	d1cb      	bne.n	800c90a <find_volume+0x182>
 800c972:	2001      	movs	r0, #1
 800c974:	e7ca      	b.n	800c90c <find_volume+0x184>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c976:	4698      	mov	r8, r3
 800c978:	e7dc      	b.n	800c934 <find_volume+0x1ac>
					*path = ++tt;
 800c97a:	f10c 0301 	add.w	r3, ip, #1
 800c97e:	6003      	str	r3, [r0, #0]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c980:	e721      	b.n	800c7c6 <find_volume+0x3e>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c982:	4641      	mov	r1, r8
 800c984:	4620      	mov	r0, r4
 800c986:	f7ff fe21 	bl	800c5cc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c98a:	2801      	cmp	r0, #1
 800c98c:	d9e1      	bls.n	800c952 <find_volume+0x1ca>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c98e:	2d00      	cmp	r5, #0
 800c990:	d1e6      	bne.n	800c960 <find_volume+0x1d8>
 800c992:	e7ba      	b.n	800c90a <find_volume+0x182>
 800c994:	4631      	mov	r1, r6
 800c996:	4620      	mov	r0, r4
 800c998:	f7ff fe18 	bl	800c5cc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c99c:	2801      	cmp	r0, #1
 800c99e:	d8ae      	bhi.n	800c8fe <find_volume+0x176>
			bsect = br[i];
 800c9a0:	4635      	mov	r5, r6
 800c9a2:	e73d      	b.n	800c820 <find_volume+0x98>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c9a4:	4635      	mov	r5, r6
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c9a6:	4639      	mov	r1, r7
 800c9a8:	4620      	mov	r0, r4
 800c9aa:	f7ff fe0f 	bl	800c5cc <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c9ae:	2801      	cmp	r0, #1
 800c9b0:	d8a7      	bhi.n	800c902 <find_volume+0x17a>
			bsect = br[i];
 800c9b2:	463d      	mov	r5, r7
 800c9b4:	e734      	b.n	800c820 <find_volume+0x98>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c9b6:	f640 7cf5 	movw	ip, #4085	@ 0xff5
		fs->volbase = bsect;							/* Volume start sector */
 800c9ba:	61e5      	str	r5, [r4, #28]
		fs->database = bsect + sysect;					/* Data start sector */
 800c9bc:	62a6      	str	r6, [r4, #40]	@ 0x28
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c9be:	45e6      	cmp	lr, ip
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c9c0:	6160      	str	r0, [r4, #20]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c9c2:	6223      	str	r3, [r4, #32]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c9c4:	d816      	bhi.n	800c9f4 <find_volume+0x26c>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c9c6:	2f00      	cmp	r7, #0
 800c9c8:	d09f      	beq.n	800c90a <find_volume+0x182>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c9ca:	441a      	add	r2, r3
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c9cc:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800c9d0:	f000 0001 	and.w	r0, r0, #1
 800c9d4:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800c9d8:	2301      	movs	r3, #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c9da:	f200 10ff 	addw	r0, r0, #511	@ 0x1ff
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c9de:	6262      	str	r2, [r4, #36]	@ 0x24
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c9e0:	ebb1 2f50 	cmp.w	r1, r0, lsr #9
 800c9e4:	d391      	bcc.n	800c90a <find_volume+0x182>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c9e6:	f04f 32ff 	mov.w	r2, #4294967295
		fs->fsi_flag = 0x80;
 800c9ea:	2180      	movs	r1, #128	@ 0x80
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c9ec:	e9c4 2203 	strd	r2, r2, [r4, #12]
		fs->fsi_flag = 0x80;
 800c9f0:	7121      	strb	r1, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c9f2:	e76d      	b.n	800c8d0 <find_volume+0x148>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c9f4:	2f00      	cmp	r7, #0
 800c9f6:	d088      	beq.n	800c90a <find_volume+0x182>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c9f8:	441a      	add	r2, r3
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c9fa:	0040      	lsls	r0, r0, #1
 800c9fc:	2302      	movs	r3, #2
 800c9fe:	e7ec      	b.n	800c9da <find_volume+0x252>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ca00:	2300      	movs	r3, #0
 800ca02:	6013      	str	r3, [r2, #0]
 800ca04:	e770      	b.n	800c8e8 <find_volume+0x160>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ca06:	1c69      	adds	r1, r5, #1
 800ca08:	4620      	mov	r0, r4
 800ca0a:	f7ff fe7f 	bl	800c70c <move_window>
 800ca0e:	2800      	cmp	r0, #0
 800ca10:	f47f af5d 	bne.w	800c8ce <find_volume+0x146>
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ca14:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800ca18:	f8b4 122e 	ldrh.w	r1, [r4, #558]	@ 0x22e
			fs->fsi_flag = 0;
 800ca1c:	7120      	strb	r0, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ca1e:	4291      	cmp	r1, r2
 800ca20:	f47f af55 	bne.w	800c8ce <find_volume+0x146>
	rv = rv << 8 | ptr[0];
 800ca24:	6b22      	ldr	r2, [r4, #48]	@ 0x30
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ca26:	4b0c      	ldr	r3, [pc, #48]	@ (800ca58 <find_volume+0x2d0>)
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	f47f af50 	bne.w	800c8ce <find_volume+0x146>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ca2e:	f103 53ff 	add.w	r3, r3, #534773760	@ 0x1fe00000
	rv = rv << 8 | ptr[0];
 800ca32:	f8d4 2214 	ldr.w	r2, [r4, #532]	@ 0x214
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ca36:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800ca3a:	3320      	adds	r3, #32
 800ca3c:	429a      	cmp	r2, r3
 800ca3e:	f47f af46 	bne.w	800c8ce <find_volume+0x146>
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ca42:	e9d4 2386 	ldrd	r2, r3, [r4, #536]	@ 0x218
 800ca46:	e9c4 3203 	strd	r3, r2, [r4, #12]
 800ca4a:	e740      	b.n	800c8ce <find_volume+0x146>
 800ca4c:	240ac7fc 	.word	0x240ac7fc
 800ca50:	240ac7f8 	.word	0x240ac7f8
 800ca54:	240ac7d8 	.word	0x240ac7d8
 800ca58:	41615252 	.word	0x41615252

0800ca5c <put_fat.part.0>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800ca5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		switch (fs->fs_type) {
 800ca60:	f890 9000 	ldrb.w	r9, [r0]
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
 800ca64:	4605      	mov	r5, r0
 800ca66:	460e      	mov	r6, r1
 800ca68:	4614      	mov	r4, r2
		switch (fs->fs_type) {
 800ca6a:	f1b9 0f02 	cmp.w	r9, #2
 800ca6e:	d008      	beq.n	800ca82 <put_fat.part.0+0x26>
 800ca70:	f1b9 0f03 	cmp.w	r9, #3
 800ca74:	d042      	beq.n	800cafc <put_fat.part.0+0xa0>
 800ca76:	f1b9 0f01 	cmp.w	r9, #1
 800ca7a:	d014      	beq.n	800caa6 <put_fat.part.0+0x4a>
 800ca7c:	2002      	movs	r0, #2
}
 800ca7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ca82:	6a01      	ldr	r1, [r0, #32]
 800ca84:	eb01 2116 	add.w	r1, r1, r6, lsr #8
 800ca88:	f7ff fe40 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	d1f6      	bne.n	800ca7e <put_fat.part.0+0x22>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ca90:	0076      	lsls	r6, r6, #1
 800ca92:	f105 0330 	add.w	r3, r5, #48	@ 0x30
 800ca96:	f406 76ff 	and.w	r6, r6, #510	@ 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800ca9a:	559c      	strb	r4, [r3, r6]
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ca9c:	199a      	adds	r2, r3, r6
	*ptr++ = (BYTE)val; val >>= 8;
 800ca9e:	f3c4 2407 	ubfx	r4, r4, #8, #8
	*ptr++ = (BYTE)val;
 800caa2:	7054      	strb	r4, [r2, #1]
			break;
 800caa4:	e03d      	b.n	800cb22 <put_fat.part.0+0xc6>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800caa6:	6a01      	ldr	r1, [r0, #32]
			bc = (UINT)clst; bc += bc / 2;
 800caa8:	eb06 0856 	add.w	r8, r6, r6, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800caac:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800cab0:	f7ff fe2c 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800cab4:	2800      	cmp	r0, #0
 800cab6:	d1e2      	bne.n	800ca7e <put_fat.part.0+0x22>
			p = fs->win + bc++ % SS(fs);
 800cab8:	f108 0701 	add.w	r7, r8, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cabc:	07f2      	lsls	r2, r6, #31
			p = fs->win + bc++ % SS(fs);
 800cabe:	f3c8 0308 	ubfx	r3, r8, #0, #9
 800cac2:	f105 0830 	add.w	r8, r5, #48	@ 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cac6:	ea4f 2157 	mov.w	r1, r7, lsr #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800caca:	d52f      	bpl.n	800cb2c <put_fat.part.0+0xd0>
 800cacc:	f818 2003 	ldrb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cad0:	4628      	mov	r0, r5
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cad2:	f002 020f 	and.w	r2, r2, #15
 800cad6:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 800cada:	f808 2003 	strb.w	r2, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cade:	6a2b      	ldr	r3, [r5, #32]
			fs->wflag = 1;
 800cae0:	f885 9003 	strb.w	r9, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cae4:	4419      	add	r1, r3
 800cae6:	f7ff fe11 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800caea:	2800      	cmp	r0, #0
 800caec:	d1c7      	bne.n	800ca7e <put_fat.part.0+0x22>
			p = fs->win + bc % SS(fs);
 800caee:	f3c7 0208 	ubfx	r2, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800caf2:	f3c4 1307 	ubfx	r3, r4, #4, #8
			p = fs->win + bc % SS(fs);
 800caf6:	4442      	add	r2, r8
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800caf8:	7013      	strb	r3, [r2, #0]
			break;
 800cafa:	e012      	b.n	800cb22 <put_fat.part.0+0xc6>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cafc:	6a01      	ldr	r1, [r0, #32]
 800cafe:	eb01 11d6 	add.w	r1, r1, r6, lsr #7
 800cb02:	f7ff fe03 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800cb06:	2800      	cmp	r0, #0
 800cb08:	d1b9      	bne.n	800ca7e <put_fat.part.0+0x22>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cb0a:	00b6      	lsls	r6, r6, #2
 800cb0c:	f105 0230 	add.w	r2, r5, #48	@ 0x30
 800cb10:	f024 4470 	bic.w	r4, r4, #4026531840	@ 0xf0000000
 800cb14:	f406 76fe 	and.w	r6, r6, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800cb18:	5993      	ldr	r3, [r2, r6]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cb1a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800cb1e:	4323      	orrs	r3, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800cb20:	5193      	str	r3, [r2, r6]
			fs->wflag = 1;
 800cb22:	2301      	movs	r3, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cb24:	2000      	movs	r0, #0
			fs->wflag = 1;
 800cb26:	70eb      	strb	r3, [r5, #3]
}
 800cb28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cb2c:	f808 4003 	strb.w	r4, [r8, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cb30:	4628      	mov	r0, r5
 800cb32:	6a2b      	ldr	r3, [r5, #32]
			fs->wflag = 1;
 800cb34:	f885 9003 	strb.w	r9, [r5, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cb38:	4419      	add	r1, r3
 800cb3a:	f7ff fde7 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800cb3e:	2800      	cmp	r0, #0
 800cb40:	d19d      	bne.n	800ca7e <put_fat.part.0+0x22>
			p = fs->win + bc % SS(fs);
 800cb42:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cb46:	f3c4 2403 	ubfx	r4, r4, #8, #4
 800cb4a:	f818 3007 	ldrb.w	r3, [r8, r7]
			p = fs->win + bc % SS(fs);
 800cb4e:	eb08 0207 	add.w	r2, r8, r7
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800cb52:	f023 030f 	bic.w	r3, r3, #15
 800cb56:	4323      	orrs	r3, r4
 800cb58:	7013      	strb	r3, [r2, #0]
			break;
 800cb5a:	e7e2      	b.n	800cb22 <put_fat.part.0+0xc6>

0800cb5c <get_fat.isra.0>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cb5c:	2901      	cmp	r1, #1
 800cb5e:	d90e      	bls.n	800cb7e <get_fat.isra.0+0x22>
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 800cb60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cb62:	6943      	ldr	r3, [r0, #20]
 800cb64:	460c      	mov	r4, r1
 800cb66:	4605      	mov	r5, r0
 800cb68:	4299      	cmp	r1, r3
 800cb6a:	d206      	bcs.n	800cb7a <get_fat.isra.0+0x1e>
		switch (fs->fs_type) {
 800cb6c:	7803      	ldrb	r3, [r0, #0]
 800cb6e:	2b02      	cmp	r3, #2
 800cb70:	d021      	beq.n	800cbb6 <get_fat.isra.0+0x5a>
 800cb72:	2b03      	cmp	r3, #3
 800cb74:	d010      	beq.n	800cb98 <get_fat.isra.0+0x3c>
 800cb76:	2b01      	cmp	r3, #1
 800cb78:	d003      	beq.n	800cb82 <get_fat.isra.0+0x26>
		val = 1;	/* Internal error */
 800cb7a:	2001      	movs	r0, #1
}
 800cb7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 800cb7e:	2001      	movs	r0, #1
}
 800cb80:	4770      	bx	lr
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cb82:	6a01      	ldr	r1, [r0, #32]
			bc = (UINT)clst; bc += bc / 2;
 800cb84:	eb04 0754 	add.w	r7, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cb88:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800cb8c:	f7ff fdbe 	bl	800c70c <move_window>
 800cb90:	b1f0      	cbz	r0, 800cbd0 <get_fat.isra.0+0x74>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cb92:	f04f 30ff 	mov.w	r0, #4294967295
}
 800cb96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cb98:	6a01      	ldr	r1, [r0, #32]
 800cb9a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800cb9e:	f7ff fdb5 	bl	800c70c <move_window>
 800cba2:	2800      	cmp	r0, #0
 800cba4:	d1f5      	bne.n	800cb92 <get_fat.isra.0+0x36>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cba6:	00a4      	lsls	r4, r4, #2
 800cba8:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800cbac:	4425      	add	r5, r4
 800cbae:	6b28      	ldr	r0, [r5, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cbb0:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
}
 800cbb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cbb6:	6a01      	ldr	r1, [r0, #32]
 800cbb8:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800cbbc:	f7ff fda6 	bl	800c70c <move_window>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	d1e6      	bne.n	800cb92 <get_fat.isra.0+0x36>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cbc4:	0063      	lsls	r3, r4, #1
 800cbc6:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cbca:	442b      	add	r3, r5
 800cbcc:	8e18      	ldrh	r0, [r3, #48]	@ 0x30
}
 800cbce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 800cbd0:	f3c7 0308 	ubfx	r3, r7, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cbd4:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800cbd6:	3701      	adds	r7, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cbd8:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800cbda:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cbdc:	eb01 2157 	add.w	r1, r1, r7, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800cbe0:	f893 6030 	ldrb.w	r6, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cbe4:	f7ff fd92 	bl	800c70c <move_window>
 800cbe8:	2800      	cmp	r0, #0
 800cbea:	d1d2      	bne.n	800cb92 <get_fat.isra.0+0x36>
			wc |= fs->win[bc % SS(fs)] << 8;
 800cbec:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800cbf0:	442f      	add	r7, r5
 800cbf2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800cbf6:	ea46 2003 	orr.w	r0, r6, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cbfa:	07e3      	lsls	r3, r4, #31
 800cbfc:	bf4c      	ite	mi
 800cbfe:	0900      	lsrmi	r0, r0, #4
 800cc00:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
}
 800cc04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc06:	bf00      	nop

0800cc08 <create_chain>:
{
 800cc08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc0c:	4607      	mov	r7, r0
	if (clst == 0) {	/* Create a new chain */
 800cc0e:	4689      	mov	r9, r1
	FATFS *fs = obj->fs;
 800cc10:	f8d0 8000 	ldr.w	r8, [r0]
	if (clst == 0) {	/* Create a new chain */
 800cc14:	2900      	cmp	r1, #0
 800cc16:	f040 80a7 	bne.w	800cd68 <create_chain+0x160>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800cc1a:	f8d8 600c 	ldr.w	r6, [r8, #12]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cc1e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800cc22:	b1c6      	cbz	r6, 800cc56 <create_chain+0x4e>
 800cc24:	429e      	cmp	r6, r3
 800cc26:	d216      	bcs.n	800cc56 <create_chain+0x4e>
			ncl++;							/* Next cluster */
 800cc28:	1c74      	adds	r4, r6, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800cc2a:	42a3      	cmp	r3, r4
 800cc2c:	f200 80b4 	bhi.w	800cd98 <create_chain+0x190>
				if (ncl > scl) return 0;	/* No free cluster */
 800cc30:	2e01      	cmp	r6, #1
 800cc32:	d013      	beq.n	800cc5c <create_chain+0x54>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800cc34:	683d      	ldr	r5, [r7, #0]
				ncl = 2;
 800cc36:	2402      	movs	r4, #2
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cc38:	696b      	ldr	r3, [r5, #20]
 800cc3a:	42a3      	cmp	r3, r4
 800cc3c:	d907      	bls.n	800cc4e <create_chain+0x46>
		switch (fs->fs_type) {
 800cc3e:	782b      	ldrb	r3, [r5, #0]
 800cc40:	2b02      	cmp	r3, #2
 800cc42:	f000 8083 	beq.w	800cd4c <create_chain+0x144>
 800cc46:	2b03      	cmp	r3, #3
 800cc48:	d042      	beq.n	800ccd0 <create_chain+0xc8>
 800cc4a:	2b01      	cmp	r3, #1
 800cc4c:	d00a      	beq.n	800cc64 <create_chain+0x5c>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800cc4e:	2401      	movs	r4, #1
}
 800cc50:	4620      	mov	r0, r4
 800cc52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800cc56:	2b02      	cmp	r3, #2
 800cc58:	f200 809a 	bhi.w	800cd90 <create_chain+0x188>
				if (ncl > scl) return 0;	/* No free cluster */
 800cc5c:	2400      	movs	r4, #0
}
 800cc5e:	4620      	mov	r0, r4
 800cc60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc64:	6a29      	ldr	r1, [r5, #32]
			bc = (UINT)clst; bc += bc / 2;
 800cc66:	eb04 0b54 	add.w	fp, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc6a:	4628      	mov	r0, r5
 800cc6c:	eb01 215b 	add.w	r1, r1, fp, lsr #9
 800cc70:	f7ff fd4c 	bl	800c70c <move_window>
 800cc74:	bb38      	cbnz	r0, 800ccc6 <create_chain+0xbe>
			wc = fs->win[bc++ % SS(fs)];
 800cc76:	f3cb 0308 	ubfx	r3, fp, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc7a:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800cc7c:	f10b 0b01 	add.w	fp, fp, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc80:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800cc82:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc84:	eb01 215b 	add.w	r1, r1, fp, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800cc88:	f893 a030 	ldrb.w	sl, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc8c:	f7ff fd3e 	bl	800c70c <move_window>
 800cc90:	b9c8      	cbnz	r0, 800ccc6 <create_chain+0xbe>
			wc |= fs->win[bc % SS(fs)] << 8;
 800cc92:	f3cb 0b08 	ubfx	fp, fp, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cc96:	07e2      	lsls	r2, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800cc98:	44ab      	add	fp, r5
 800cc9a:	f89b 3030 	ldrb.w	r3, [fp, #48]	@ 0x30
 800cc9e:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cca2:	bf4c      	ite	mi
 800cca4:	091b      	lsrmi	r3, r3, #4
 800cca6:	f3c3 030b 	ubfxpl	r3, r3, #0, #12
			if (cs == 0) break;				/* Found a free cluster */
 800ccaa:	b313      	cbz	r3, 800ccf2 <create_chain+0xea>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d0ce      	beq.n	800cc4e <create_chain+0x46>
			if (ncl == scl) return 0;		/* No free cluster */
 800ccb0:	42a6      	cmp	r6, r4
 800ccb2:	d0d3      	beq.n	800cc5c <create_chain+0x54>
			ncl++;							/* Next cluster */
 800ccb4:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ccb6:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800ccba:	429c      	cmp	r4, r3
 800ccbc:	d2b8      	bcs.n	800cc30 <create_chain+0x28>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ccbe:	683d      	ldr	r5, [r7, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ccc0:	e7ba      	b.n	800cc38 <create_chain+0x30>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ccc2:	2801      	cmp	r0, #1
 800ccc4:	d1c3      	bne.n	800cc4e <create_chain+0x46>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ccc6:	f04f 34ff 	mov.w	r4, #4294967295
}
 800ccca:	4620      	mov	r0, r4
 800cccc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ccd0:	6a29      	ldr	r1, [r5, #32]
 800ccd2:	4628      	mov	r0, r5
 800ccd4:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800ccd8:	f7ff fd18 	bl	800c70c <move_window>
 800ccdc:	2800      	cmp	r0, #0
 800ccde:	d1f2      	bne.n	800ccc6 <create_chain+0xbe>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cce0:	00a3      	lsls	r3, r4, #2
 800cce2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800cce6:	442b      	add	r3, r5
 800cce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ccea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
			if (cs == 0) break;				/* Found a free cluster */
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d1dc      	bne.n	800ccac <create_chain+0xa4>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ccf2:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800ccf6:	42a3      	cmp	r3, r4
 800ccf8:	d9a9      	bls.n	800cc4e <create_chain+0x46>
 800ccfa:	f04f 32ff 	mov.w	r2, #4294967295
 800ccfe:	4621      	mov	r1, r4
 800cd00:	4640      	mov	r0, r8
 800cd02:	f7ff feab 	bl	800ca5c <put_fat.part.0>
		if (res == FR_OK && clst != 0) {
 800cd06:	b970      	cbnz	r0, 800cd26 <create_chain+0x11e>
 800cd08:	f1b9 0f00 	cmp.w	r9, #0
 800cd0c:	d00b      	beq.n	800cd26 <create_chain+0x11e>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cd0e:	f1b9 0f01 	cmp.w	r9, #1
 800cd12:	d09c      	beq.n	800cc4e <create_chain+0x46>
 800cd14:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800cd18:	4599      	cmp	r9, r3
 800cd1a:	d298      	bcs.n	800cc4e <create_chain+0x46>
 800cd1c:	4622      	mov	r2, r4
 800cd1e:	4649      	mov	r1, r9
 800cd20:	4640      	mov	r0, r8
 800cd22:	f7ff fe9b 	bl	800ca5c <put_fat.part.0>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800cd26:	2800      	cmp	r0, #0
 800cd28:	d1cb      	bne.n	800ccc2 <create_chain+0xba>
		fs->last_clst = ncl;
 800cd2a:	f8c8 400c 	str.w	r4, [r8, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800cd2e:	e9d8 2304 	ldrd	r2, r3, [r8, #16]
 800cd32:	3b02      	subs	r3, #2
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d802      	bhi.n	800cd3e <create_chain+0x136>
 800cd38:	3a01      	subs	r2, #1
 800cd3a:	f8c8 2010 	str.w	r2, [r8, #16]
		fs->fsi_flag |= 1;
 800cd3e:	f898 3004 	ldrb.w	r3, [r8, #4]
 800cd42:	f043 0301 	orr.w	r3, r3, #1
 800cd46:	f888 3004 	strb.w	r3, [r8, #4]
 800cd4a:	e781      	b.n	800cc50 <create_chain+0x48>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cd4c:	6a29      	ldr	r1, [r5, #32]
 800cd4e:	4628      	mov	r0, r5
 800cd50:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800cd54:	f7ff fcda 	bl	800c70c <move_window>
 800cd58:	2800      	cmp	r0, #0
 800cd5a:	d1b4      	bne.n	800ccc6 <create_chain+0xbe>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800cd5c:	0063      	lsls	r3, r4, #1
 800cd5e:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800cd62:	442b      	add	r3, r5
 800cd64:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
			break;
 800cd66:	e7a0      	b.n	800ccaa <create_chain+0xa2>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800cd68:	4640      	mov	r0, r8
 800cd6a:	f7ff fef7 	bl	800cb5c <get_fat.isra.0>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800cd6e:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800cd70:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800cd72:	f67f af6c 	bls.w	800cc4e <create_chain+0x46>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800cd76:	1c41      	adds	r1, r0, #1
 800cd78:	d0a5      	beq.n	800ccc6 <create_chain+0xbe>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800cd7a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 800cd7e:	4283      	cmp	r3, r0
 800cd80:	f63f af66 	bhi.w	800cc50 <create_chain+0x48>
			ncl++;							/* Next cluster */
 800cd84:	f109 0401 	add.w	r4, r9, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800cd88:	42a3      	cmp	r3, r4
 800cd8a:	d807      	bhi.n	800cd9c <create_chain+0x194>
 800cd8c:	464e      	mov	r6, r9
 800cd8e:	e74f      	b.n	800cc30 <create_chain+0x28>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800cd90:	683d      	ldr	r5, [r7, #0]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800cd92:	2601      	movs	r6, #1
			ncl++;							/* Next cluster */
 800cd94:	2402      	movs	r4, #2
 800cd96:	e74f      	b.n	800cc38 <create_chain+0x30>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800cd98:	4645      	mov	r5, r8
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cd9a:	e74d      	b.n	800cc38 <create_chain+0x30>
 800cd9c:	2c01      	cmp	r4, #1
 800cd9e:	683d      	ldr	r5, [r7, #0]
 800cda0:	f67f af55 	bls.w	800cc4e <create_chain+0x46>
 800cda4:	464e      	mov	r6, r9
 800cda6:	e747      	b.n	800cc38 <create_chain+0x30>

0800cda8 <dir_sdi.constprop.0>:
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800cda8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	dp->dptr = ofs;				/* Set current offset */
 800cdac:	2300      	movs	r3, #0
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800cdae:	6884      	ldr	r4, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 800cdb0:	4606      	mov	r6, r0
	FATFS *fs = dp->obj.fs;
 800cdb2:	6807      	ldr	r7, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 800cdb4:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800cdb6:	b98c      	cbnz	r4, 800cddc <dir_sdi.constprop.0+0x34>
 800cdb8:	783b      	ldrb	r3, [r7, #0]
 800cdba:	2b02      	cmp	r3, #2
 800cdbc:	d80a      	bhi.n	800cdd4 <dir_sdi.constprop.0+0x2c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800cdbe:	893b      	ldrh	r3, [r7, #8]
 800cdc0:	b18b      	cbz	r3, 800cde6 <dir_sdi.constprop.0+0x3e>
		dp->sect = fs->dirbase;
 800cdc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	dp->clust = clst;					/* Current cluster# */
 800cdc4:	e9c6 4306 	strd	r4, r3, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800cdc8:	b16b      	cbz	r3, 800cde6 <dir_sdi.constprop.0+0x3e>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cdca:	3730      	adds	r7, #48	@ 0x30
	return FR_OK;
 800cdcc:	2000      	movs	r0, #0
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800cdce:	6237      	str	r7, [r6, #32]
}
 800cdd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		clst = fs->dirbase;
 800cdd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d0f1      	beq.n	800cdbe <dir_sdi.constprop.0+0x16>
 800cdda:	461c      	mov	r4, r3
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800cddc:	897b      	ldrh	r3, [r7, #10]
		while (ofs >= csz) {				/* Follow cluster chain */
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d15c      	bne.n	800ce9c <dir_sdi.constprop.0+0xf4>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cde2:	2c01      	cmp	r4, #1
 800cde4:	d102      	bne.n	800cdec <dir_sdi.constprop.0+0x44>
		return FR_INT_ERR;
 800cde6:	2002      	movs	r0, #2
}
 800cde8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdec:	463d      	mov	r5, r7
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cdee:	696b      	ldr	r3, [r5, #20]
 800cdf0:	42a3      	cmp	r3, r4
 800cdf2:	d9f8      	bls.n	800cde6 <dir_sdi.constprop.0+0x3e>
		switch (fs->fs_type) {
 800cdf4:	782b      	ldrb	r3, [r5, #0]
 800cdf6:	2b02      	cmp	r3, #2
 800cdf8:	d025      	beq.n	800ce46 <dir_sdi.constprop.0+0x9e>
 800cdfa:	2b03      	cmp	r3, #3
 800cdfc:	d00d      	beq.n	800ce1a <dir_sdi.constprop.0+0x72>
 800cdfe:	2b01      	cmp	r3, #1
 800ce00:	d1f1      	bne.n	800cde6 <dir_sdi.constprop.0+0x3e>
			bc = (UINT)clst; bc += bc / 2;
 800ce02:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce06:	6a29      	ldr	r1, [r5, #32]
 800ce08:	4628      	mov	r0, r5
 800ce0a:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800ce0e:	f7ff fc7d 	bl	800c70c <move_window>
 800ce12:	b330      	cbz	r0, 800ce62 <dir_sdi.constprop.0+0xba>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ce14:	2001      	movs	r0, #1
}
 800ce16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ce1a:	6a29      	ldr	r1, [r5, #32]
 800ce1c:	4628      	mov	r0, r5
 800ce1e:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800ce22:	f7ff fc73 	bl	800c70c <move_window>
 800ce26:	2800      	cmp	r0, #0
 800ce28:	d1f4      	bne.n	800ce14 <dir_sdi.constprop.0+0x6c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ce2a:	00a3      	lsls	r3, r4, #2
 800ce2c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800ce30:	442b      	add	r3, r5
 800ce32:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800ce34:	f024 4470 	bic.w	r4, r4, #4026531840	@ 0xf0000000
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ce38:	2c01      	cmp	r4, #1
 800ce3a:	d9d4      	bls.n	800cde6 <dir_sdi.constprop.0+0x3e>
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	429c      	cmp	r4, r3
 800ce40:	d2d1      	bcs.n	800cde6 <dir_sdi.constprop.0+0x3e>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ce42:	6835      	ldr	r5, [r6, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ce44:	e7d3      	b.n	800cdee <dir_sdi.constprop.0+0x46>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ce46:	6a29      	ldr	r1, [r5, #32]
 800ce48:	4628      	mov	r0, r5
 800ce4a:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800ce4e:	f7ff fc5d 	bl	800c70c <move_window>
 800ce52:	2800      	cmp	r0, #0
 800ce54:	d1de      	bne.n	800ce14 <dir_sdi.constprop.0+0x6c>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ce56:	0063      	lsls	r3, r4, #1
 800ce58:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ce5c:	442b      	add	r3, r5
 800ce5e:	8e1c      	ldrh	r4, [r3, #48]	@ 0x30
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ce60:	e7ea      	b.n	800ce38 <dir_sdi.constprop.0+0x90>
			wc = fs->win[bc++ % SS(fs)];
 800ce62:	f3c8 0308 	ubfx	r3, r8, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce66:	6a29      	ldr	r1, [r5, #32]
			wc = fs->win[bc++ % SS(fs)];
 800ce68:	f108 0801 	add.w	r8, r8, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce6c:	4628      	mov	r0, r5
			wc = fs->win[bc++ % SS(fs)];
 800ce6e:	442b      	add	r3, r5
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce70:	eb01 2158 	add.w	r1, r1, r8, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800ce74:	f893 9030 	ldrb.w	r9, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800ce78:	f7ff fc48 	bl	800c70c <move_window>
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	d1c9      	bne.n	800ce14 <dir_sdi.constprop.0+0x6c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ce80:	f3c8 0808 	ubfx	r8, r8, #0, #9
 800ce84:	44a8      	add	r8, r5
 800ce86:	f898 3030 	ldrb.w	r3, [r8, #48]	@ 0x30
 800ce8a:	ea49 2903 	orr.w	r9, r9, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ce8e:	07e3      	lsls	r3, r4, #31
 800ce90:	bf4c      	ite	mi
 800ce92:	ea4f 1419 	movmi.w	r4, r9, lsr #4
 800ce96:	f3c9 040b 	ubfxpl	r4, r9, #0, #12
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ce9a:	e7cd      	b.n	800ce38 <dir_sdi.constprop.0+0x90>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ce9c:	697a      	ldr	r2, [r7, #20]
	clst -= 2;
 800ce9e:	1ea1      	subs	r1, r4, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cea0:	3a02      	subs	r2, #2
 800cea2:	4291      	cmp	r1, r2
 800cea4:	d203      	bcs.n	800ceae <dir_sdi.constprop.0+0x106>
	return clst * fs->csize + fs->database;
 800cea6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cea8:	fb01 2303 	mla	r3, r1, r3, r2
 800ceac:	e78a      	b.n	800cdc4 <dir_sdi.constprop.0+0x1c>
		dp->sect = fs->dirbase;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	e9c6 4306 	strd	r4, r3, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ceb4:	e797      	b.n	800cde6 <dir_sdi.constprop.0+0x3e>
 800ceb6:	bf00      	nop

0800ceb8 <follow_path>:
{
 800ceb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cebc:	780a      	ldrb	r2, [r1, #0]
{
 800cebe:	b085      	sub	sp, #20
 800cec0:	468b      	mov	fp, r1
 800cec2:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cec4:	2a2f      	cmp	r2, #47	@ 0x2f
	FATFS *fs = obj->fs;
 800cec6:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cec8:	d001      	beq.n	800cece <follow_path+0x16>
 800ceca:	2a5c      	cmp	r2, #92	@ 0x5c
 800cecc:	d105      	bne.n	800ceda <follow_path+0x22>
 800cece:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
 800ced2:	2b2f      	cmp	r3, #47	@ 0x2f
 800ced4:	d0fb      	beq.n	800cece <follow_path+0x16>
 800ced6:	2b5c      	cmp	r3, #92	@ 0x5c
 800ced8:	d0f9      	beq.n	800cece <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ceda:	2200      	movs	r2, #0
 800cedc:	60a2      	str	r2, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800cede:	f89b 2000 	ldrb.w	r2, [fp]
 800cee2:	2a1f      	cmp	r2, #31
 800cee4:	f240 816b 	bls.w	800d1be <follow_path+0x306>
 800cee8:	465b      	mov	r3, fp
	p = *path; sfn = dp->fn;
 800ceea:	f104 0724 	add.w	r7, r4, #36	@ 0x24
 800ceee:	46ab      	mov	fp, r5
		*d++ = (BYTE)val;
 800cef0:	f04f 3a20 	mov.w	sl, #538976288	@ 0x20202020
 800cef4:	463e      	mov	r6, r7
 800cef6:	461d      	mov	r5, r3
 800cef8:	2320      	movs	r3, #32
 800cefa:	f242 0220 	movw	r2, #8224	@ 0x2020
 800cefe:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
 800cf02:	f8c4 a028 	str.w	sl, [r4, #40]	@ 0x28
 800cf06:	85a2      	strh	r2, [r4, #44]	@ 0x2c
 800cf08:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
		c = (BYTE)p[si++];
 800cf0c:	782b      	ldrb	r3, [r5, #0]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cf0e:	2b20      	cmp	r3, #32
 800cf10:	d95f      	bls.n	800cfd2 <follow_path+0x11a>
 800cf12:	46ae      	mov	lr, r5
	si = i = 0; ni = 8;
 800cf14:	2700      	movs	r7, #0
 800cf16:	f04f 0c08 	mov.w	ip, #8
		c = (BYTE)p[si++];
 800cf1a:	2001      	movs	r0, #1
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cf1c:	2b2f      	cmp	r3, #47	@ 0x2f
 800cf1e:	d066      	beq.n	800cfee <follow_path+0x136>
 800cf20:	2b5c      	cmp	r3, #92	@ 0x5c
 800cf22:	d064      	beq.n	800cfee <follow_path+0x136>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cf24:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf26:	d001      	beq.n	800cf2c <follow_path+0x74>
 800cf28:	4567      	cmp	r7, ip
 800cf2a:	d345      	bcc.n	800cfb8 <follow_path+0x100>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cf2c:	f1bc 0f0b 	cmp.w	ip, #11
 800cf30:	d04f      	beq.n	800cfd2 <follow_path+0x11a>
 800cf32:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf34:	d14d      	bne.n	800cfd2 <follow_path+0x11a>
			i = 8; ni = 11;				/* Goto extension */
 800cf36:	2708      	movs	r7, #8
 800cf38:	f04f 0c0b 	mov.w	ip, #11
		c = (BYTE)p[si++];
 800cf3c:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
 800cf40:	3001      	adds	r0, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cf42:	2b20      	cmp	r3, #32
 800cf44:	d8ea      	bhi.n	800cf1c <follow_path+0x64>
	*path = p + si;						/* Return pointer to the next segment */
 800cf46:	4405      	add	r5, r0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cf48:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 800cf4c:	2ae5      	cmp	r2, #229	@ 0xe5
 800cf4e:	d102      	bne.n	800cf56 <follow_path+0x9e>
 800cf50:	2205      	movs	r2, #5
 800cf52:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cf56:	2b20      	cmp	r3, #32
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cf58:	4620      	mov	r0, r4
	FATFS *fs = dp->obj.fs;
 800cf5a:	f8d4 8000 	ldr.w	r8, [r4]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cf5e:	bf8c      	ite	hi
 800cf60:	2300      	movhi	r3, #0
 800cf62:	2301      	movls	r3, #1
 800cf64:	009b      	lsls	r3, r3, #2
 800cf66:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cf6a:	f7ff ff1d 	bl	800cda8 <dir_sdi.constprop.0>
	if (res != FR_OK) return res;
 800cf6e:	4602      	mov	r2, r0
 800cf70:	2800      	cmp	r0, #0
 800cf72:	f040 80cc 	bne.w	800d10e <follow_path+0x256>
		res = move_window(fs, dp->sect);
 800cf76:	69e7      	ldr	r7, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cf78:	f108 0930 	add.w	r9, r8, #48	@ 0x30
 800cf7c:	e9cd b600 	strd	fp, r6, [sp]
 800cf80:	46ab      	mov	fp, r5
	if (sector != fs->winsect) {	/* Window offset changed? */
 800cf82:	f8d8 602c 	ldr.w	r6, [r8, #44]	@ 0x2c
 800cf86:	42b7      	cmp	r7, r6
 800cf88:	d046      	beq.n	800d018 <follow_path+0x160>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cf8a:	f898 3003 	ldrb.w	r3, [r8, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800cf8e:	f898 0001 	ldrb.w	r0, [r8, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	f040 80c1 	bne.w	800d11a <follow_path+0x262>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cf98:	2301      	movs	r3, #1
 800cf9a:	463a      	mov	r2, r7
 800cf9c:	4649      	mov	r1, r9
 800cf9e:	f7ff fa99 	bl	800c4d4 <disk_read>
 800cfa2:	2800      	cmp	r0, #0
 800cfa4:	d036      	beq.n	800d014 <follow_path+0x15c>
				res = FR_DISK_ERR;
 800cfa6:	2201      	movs	r2, #1
			fs->winsect = sector;
 800cfa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800cfac:	4610      	mov	r0, r2
			fs->winsect = sector;
 800cfae:	f8c8 302c 	str.w	r3, [r8, #44]	@ 0x2c
}
 800cfb2:	b005      	add	sp, #20
 800cfb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (c >= 0x80) {				/* Extended character? */
 800cfb8:	061a      	lsls	r2, r3, #24
 800cfba:	d502      	bpl.n	800cfc2 <follow_path+0x10a>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cfbc:	3b80      	subs	r3, #128	@ 0x80
 800cfbe:	4a89      	ldr	r2, [pc, #548]	@ (800d1e4 <follow_path+0x32c>)
 800cfc0:	5cd3      	ldrb	r3, [r2, r3]
	while (*str && *str != chr) str++;
 800cfc2:	2222      	movs	r2, #34	@ 0x22
 800cfc4:	4988      	ldr	r1, [pc, #544]	@ (800d1e8 <follow_path+0x330>)
 800cfc6:	e002      	b.n	800cfce <follow_path+0x116>
 800cfc8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cfcc:	b132      	cbz	r2, 800cfdc <follow_path+0x124>
 800cfce:	4293      	cmp	r3, r2
 800cfd0:	d1fa      	bne.n	800cfc8 <follow_path+0x110>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cfd2:	2206      	movs	r2, #6
}
 800cfd4:	4610      	mov	r0, r2
 800cfd6:	b005      	add	sp, #20
 800cfd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cfdc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800cfe0:	2a19      	cmp	r2, #25
 800cfe2:	d801      	bhi.n	800cfe8 <follow_path+0x130>
 800cfe4:	3b20      	subs	r3, #32
 800cfe6:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 800cfe8:	55f3      	strb	r3, [r6, r7]
 800cfea:	3701      	adds	r7, #1
 800cfec:	e7a6      	b.n	800cf3c <follow_path+0x84>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cfee:	5c2a      	ldrb	r2, [r5, r0]
 800cff0:	1829      	adds	r1, r5, r0
 800cff2:	2a2f      	cmp	r2, #47	@ 0x2f
 800cff4:	d002      	beq.n	800cffc <follow_path+0x144>
 800cff6:	2a5c      	cmp	r2, #92	@ 0x5c
 800cff8:	f040 80ec 	bne.w	800d1d4 <follow_path+0x31c>
 800cffc:	1c42      	adds	r2, r0, #1
 800cffe:	442a      	add	r2, r5
 800d000:	4615      	mov	r5, r2
 800d002:	f812 1b01 	ldrb.w	r1, [r2], #1
 800d006:	292f      	cmp	r1, #47	@ 0x2f
 800d008:	d0fa      	beq.n	800d000 <follow_path+0x148>
 800d00a:	295c      	cmp	r1, #92	@ 0x5c
 800d00c:	d0f8      	beq.n	800d000 <follow_path+0x148>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d00e:	2f00      	cmp	r7, #0
 800d010:	d19a      	bne.n	800cf48 <follow_path+0x90>
 800d012:	e7de      	b.n	800cfd2 <follow_path+0x11a>
			fs->winsect = sector;
 800d014:	f8c8 702c 	str.w	r7, [r8, #44]	@ 0x2c
		c = dp->dir[DIR_Name];
 800d018:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d01a:	781a      	ldrb	r2, [r3, #0]
 800d01c:	2a00      	cmp	r2, #0
 800d01e:	d075      	beq.n	800d10c <follow_path+0x254>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d020:	7ad9      	ldrb	r1, [r3, #11]
 800d022:	f001 023f 	and.w	r2, r1, #63	@ 0x3f
 800d026:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d028:	7ada      	ldrb	r2, [r3, #11]
 800d02a:	f012 0208 	ands.w	r2, r2, #8
 800d02e:	d01b      	beq.n	800d068 <follow_path+0x1b0>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d030:	6966      	ldr	r6, [r4, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d032:	69e7      	ldr	r7, [r4, #28]
	FATFS *fs = dp->obj.fs;
 800d034:	6825      	ldr	r5, [r4, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d036:	3620      	adds	r6, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d038:	2f00      	cmp	r7, #0
 800d03a:	d067      	beq.n	800d10c <follow_path+0x254>
 800d03c:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
 800d040:	d264      	bcs.n	800d10c <follow_path+0x254>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d042:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800d046:	b953      	cbnz	r3, 800d05e <follow_path+0x1a6>
		dp->sect++;				/* Next sector */
 800d048:	3701      	adds	r7, #1
		if (!dp->clust) {		/* Static table */
 800d04a:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 800d04c:	61e7      	str	r7, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800d04e:	2900      	cmp	r1, #0
 800d050:	f040 8087 	bne.w	800d162 <follow_path+0x2aa>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d054:	892a      	ldrh	r2, [r5, #8]
 800d056:	ebb2 1f56 	cmp.w	r2, r6, lsr #5
 800d05a:	f240 809f 	bls.w	800d19c <follow_path+0x2e4>
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d05e:	3530      	adds	r5, #48	@ 0x30
	dp->dptr = ofs;						/* Current entry */
 800d060:	6166      	str	r6, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d062:	441d      	add	r5, r3
 800d064:	6225      	str	r5, [r4, #32]
	} while (res == FR_OK);
 800d066:	e78c      	b.n	800cf82 <follow_path+0xca>
	} while (--cnt && r == 0);
 800d068:	f894 5024 	ldrb.w	r5, [r4, #36]	@ 0x24
 800d06c:	7818      	ldrb	r0, [r3, #0]
 800d06e:	4285      	cmp	r5, r0
 800d070:	d1de      	bne.n	800d030 <follow_path+0x178>
 800d072:	785d      	ldrb	r5, [r3, #1]
 800d074:	f894 0025 	ldrb.w	r0, [r4, #37]	@ 0x25
 800d078:	4285      	cmp	r5, r0
 800d07a:	d1d9      	bne.n	800d030 <follow_path+0x178>
 800d07c:	f894 5026 	ldrb.w	r5, [r4, #38]	@ 0x26
 800d080:	7898      	ldrb	r0, [r3, #2]
 800d082:	4285      	cmp	r5, r0
 800d084:	d1d4      	bne.n	800d030 <follow_path+0x178>
 800d086:	f894 5027 	ldrb.w	r5, [r4, #39]	@ 0x27
 800d08a:	78d8      	ldrb	r0, [r3, #3]
 800d08c:	4285      	cmp	r5, r0
 800d08e:	d1cf      	bne.n	800d030 <follow_path+0x178>
 800d090:	791d      	ldrb	r5, [r3, #4]
 800d092:	f894 0028 	ldrb.w	r0, [r4, #40]	@ 0x28
 800d096:	4285      	cmp	r5, r0
 800d098:	d1ca      	bne.n	800d030 <follow_path+0x178>
 800d09a:	795d      	ldrb	r5, [r3, #5]
 800d09c:	f894 0029 	ldrb.w	r0, [r4, #41]	@ 0x29
 800d0a0:	4285      	cmp	r5, r0
 800d0a2:	d1c5      	bne.n	800d030 <follow_path+0x178>
 800d0a4:	799d      	ldrb	r5, [r3, #6]
 800d0a6:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
 800d0aa:	4285      	cmp	r5, r0
 800d0ac:	d1c0      	bne.n	800d030 <follow_path+0x178>
 800d0ae:	79dd      	ldrb	r5, [r3, #7]
 800d0b0:	f894 002b 	ldrb.w	r0, [r4, #43]	@ 0x2b
 800d0b4:	4285      	cmp	r5, r0
 800d0b6:	d1bb      	bne.n	800d030 <follow_path+0x178>
 800d0b8:	7a1d      	ldrb	r5, [r3, #8]
 800d0ba:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 800d0be:	4285      	cmp	r5, r0
 800d0c0:	d1b6      	bne.n	800d030 <follow_path+0x178>
 800d0c2:	7a5d      	ldrb	r5, [r3, #9]
 800d0c4:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 800d0c8:	4285      	cmp	r5, r0
 800d0ca:	d1b1      	bne.n	800d030 <follow_path+0x178>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d0cc:	7a98      	ldrb	r0, [r3, #10]
 800d0ce:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 800d0d2:	4298      	cmp	r0, r3
 800d0d4:	d1ac      	bne.n	800d030 <follow_path+0x178>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d0d6:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
 800d0da:	465d      	mov	r5, fp
 800d0dc:	9e01      	ldr	r6, [sp, #4]
 800d0de:	0758      	lsls	r0, r3, #29
 800d0e0:	f8dd b000 	ldr.w	fp, [sp]
 800d0e4:	f53f af76 	bmi.w	800cfd4 <follow_path+0x11c>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d0e8:	06cb      	lsls	r3, r1, #27
 800d0ea:	d553      	bpl.n	800d194 <follow_path+0x2dc>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d0ec:	6962      	ldr	r2, [r4, #20]
 800d0ee:	f10b 0330 	add.w	r3, fp, #48	@ 0x30
	if (fs->fs_type == FS_FAT32) {
 800d0f2:	f89b 1000 	ldrb.w	r1, [fp]
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d0f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
	if (fs->fs_type == FS_FAT32) {
 800d0fa:	2903      	cmp	r1, #3
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d0fc:	4413      	add	r3, r2
	cl = ld_word(dir + DIR_FstClusLO);
 800d0fe:	8b5a      	ldrh	r2, [r3, #26]
	if (fs->fs_type == FS_FAT32) {
 800d100:	d102      	bne.n	800d108 <follow_path+0x250>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d102:	8a9b      	ldrh	r3, [r3, #20]
 800d104:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d108:	60a2      	str	r2, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d10a:	e6f5      	b.n	800cef8 <follow_path+0x40>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d10c:	2204      	movs	r2, #4
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d10e:	2a04      	cmp	r2, #4
			ns = dp->fn[NSFLAG];
 800d110:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d114:	f47f af5e 	bne.w	800cfd4 <follow_path+0x11c>
 800d118:	e03a      	b.n	800d190 <follow_path+0x2d8>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d11a:	2301      	movs	r3, #1
 800d11c:	4632      	mov	r2, r6
 800d11e:	4649      	mov	r1, r9
 800d120:	f7ff f9e6 	bl	800c4f0 <disk_write>
 800d124:	bbc0      	cbnz	r0, 800d198 <follow_path+0x2e0>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d126:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800d12a:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800d12e:	1ab2      	subs	r2, r6, r2
			fs->wflag = 0;
 800d130:	f888 0003 	strb.w	r0, [r8, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d134:	429a      	cmp	r2, r3
 800d136:	d211      	bcs.n	800d15c <follow_path+0x2a4>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d138:	f898 5002 	ldrb.w	r5, [r8, #2]
 800d13c:	2d01      	cmp	r5, #1
 800d13e:	d802      	bhi.n	800d146 <follow_path+0x28e>
 800d140:	e00c      	b.n	800d15c <follow_path+0x2a4>
					wsect += fs->fsize;
 800d142:	f8d8 3018 	ldr.w	r3, [r8, #24]
 800d146:	441e      	add	r6, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d148:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800d14a:	2301      	movs	r3, #1
 800d14c:	4649      	mov	r1, r9
 800d14e:	4632      	mov	r2, r6
 800d150:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d154:	f7ff f9cc 	bl	800c4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d158:	2d01      	cmp	r5, #1
 800d15a:	d1f2      	bne.n	800d142 <follow_path+0x28a>
 800d15c:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d160:	e71a      	b.n	800cf98 <follow_path+0xe0>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d162:	896a      	ldrh	r2, [r5, #10]
 800d164:	3a01      	subs	r2, #1
 800d166:	ea12 2256 	ands.w	r2, r2, r6, lsr #9
 800d16a:	f47f af78 	bne.w	800d05e <follow_path+0x1a6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d16e:	4628      	mov	r0, r5
 800d170:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800d174:	f7ff fcf2 	bl	800cb5c <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d178:	2801      	cmp	r0, #1
 800d17a:	d91e      	bls.n	800d1ba <follow_path+0x302>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d17c:	1c47      	adds	r7, r0, #1
 800d17e:	d00b      	beq.n	800d198 <follow_path+0x2e0>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d180:	6969      	ldr	r1, [r5, #20]
 800d182:	9b02      	ldr	r3, [sp, #8]
 800d184:	4288      	cmp	r0, r1
 800d186:	d30d      	bcc.n	800d1a4 <follow_path+0x2ec>
			ns = dp->fn[NSFLAG];
 800d188:	9a03      	ldr	r2, [sp, #12]
 800d18a:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
						dp->sect = 0; return FR_NO_FILE;
 800d18e:	61e2      	str	r2, [r4, #28]
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d190:	075a      	lsls	r2, r3, #29
 800d192:	d424      	bmi.n	800d1de <follow_path+0x326>
 800d194:	2205      	movs	r2, #5
 800d196:	e71d      	b.n	800cfd4 <follow_path+0x11c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d198:	2201      	movs	r2, #1
 800d19a:	e7b8      	b.n	800d10e <follow_path+0x256>
			ns = dp->fn[NSFLAG];
 800d19c:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
				dp->sect = 0; return FR_NO_FILE;
 800d1a0:	61e1      	str	r1, [r4, #28]
			if (res != FR_OK) {				/* Failed to find the object */
 800d1a2:	e7f5      	b.n	800d190 <follow_path+0x2d8>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d1a4:	3902      	subs	r1, #2
				dp->clust = clst;		/* Initialize data for new cluster */
 800d1a6:	61a0      	str	r0, [r4, #24]
	clst -= 2;
 800d1a8:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d1aa:	4288      	cmp	r0, r1
 800d1ac:	d210      	bcs.n	800d1d0 <follow_path+0x318>
	return clst * fs->csize + fs->database;
 800d1ae:	896a      	ldrh	r2, [r5, #10]
 800d1b0:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
 800d1b2:	fb00 7702 	mla	r7, r0, r2, r7
				dp->sect = clust2sect(fs, clst);
 800d1b6:	61e7      	str	r7, [r4, #28]
 800d1b8:	e751      	b.n	800d05e <follow_path+0x1a6>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d1ba:	2202      	movs	r2, #2
 800d1bc:	e7a7      	b.n	800d10e <follow_path+0x256>
		dp->fn[NSFLAG] = NS_NONAME;
 800d1be:	2380      	movs	r3, #128	@ 0x80
		res = dir_sdi(dp, 0);
 800d1c0:	4620      	mov	r0, r4
		dp->fn[NSFLAG] = NS_NONAME;
 800d1c2:	f884 302f 	strb.w	r3, [r4, #47]	@ 0x2f
}
 800d1c6:	b005      	add	sp, #20
 800d1c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 800d1cc:	f7ff bdec 	b.w	800cda8 <dir_sdi.constprop.0>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d1d0:	461f      	mov	r7, r3
 800d1d2:	e7f0      	b.n	800d1b6 <follow_path+0x2fe>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d1d4:	460d      	mov	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d1d6:	2f00      	cmp	r7, #0
 800d1d8:	f47f aeb6 	bne.w	800cf48 <follow_path+0x90>
 800d1dc:	e6f9      	b.n	800cfd2 <follow_path+0x11a>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d1de:	2204      	movs	r2, #4
	return res;
 800d1e0:	e6f8      	b.n	800cfd4 <follow_path+0x11c>
 800d1e2:	bf00      	nop
 800d1e4:	0800edf0 	.word	0x0800edf0
 800d1e8:	0800ede0 	.word	0x0800ede0

0800d1ec <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d1ec:	2901      	cmp	r1, #1
{
 800d1ee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1f2:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 800d1f4:	6806      	ldr	r6, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d1f6:	d909      	bls.n	800d20c <remove_chain+0x20>
 800d1f8:	6973      	ldr	r3, [r6, #20]
 800d1fa:	428b      	cmp	r3, r1
 800d1fc:	d906      	bls.n	800d20c <remove_chain+0x20>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d1fe:	4605      	mov	r5, r0
 800d200:	4611      	mov	r1, r2
 800d202:	b932      	cbnz	r2, 800d212 <remove_chain+0x26>
 800d204:	46b1      	mov	r9, r6
			fs->wflag = 1;
 800d206:	2701      	movs	r7, #1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d208:	429c      	cmp	r4, r3
 800d20a:	d312      	bcc.n	800d232 <remove_chain+0x46>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d20c:	2002      	movs	r0, #2
}
 800d20e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d212:	4293      	cmp	r3, r2
 800d214:	d9fa      	bls.n	800d20c <remove_chain+0x20>
 800d216:	2a01      	cmp	r2, #1
 800d218:	d0f8      	beq.n	800d20c <remove_chain+0x20>
 800d21a:	f04f 32ff 	mov.w	r2, #4294967295
 800d21e:	4630      	mov	r0, r6
 800d220:	f7ff fc1c 	bl	800ca5c <put_fat.part.0>
		if (res != FR_OK) return res;
 800d224:	2800      	cmp	r0, #0
 800d226:	d1f2      	bne.n	800d20e <remove_chain+0x22>
 800d228:	f8d5 9000 	ldr.w	r9, [r5]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d22c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800d230:	e7e9      	b.n	800d206 <remove_chain+0x1a>
		switch (fs->fs_type) {
 800d232:	f899 3000 	ldrb.w	r3, [r9]
 800d236:	2b02      	cmp	r3, #2
 800d238:	f000 8098 	beq.w	800d36c <remove_chain+0x180>
 800d23c:	2b03      	cmp	r3, #3
 800d23e:	d010      	beq.n	800d262 <remove_chain+0x76>
 800d240:	2b01      	cmp	r3, #1
 800d242:	d1e3      	bne.n	800d20c <remove_chain+0x20>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d244:	f8d9 1020 	ldr.w	r1, [r9, #32]
			bc = (UINT)clst; bc += bc / 2;
 800d248:	eb04 0854 	add.w	r8, r4, r4, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d24c:	4648      	mov	r0, r9
 800d24e:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800d252:	f7ff fa5b 	bl	800c70c <move_window>
 800d256:	2800      	cmp	r0, #0
 800d258:	f000 80b3 	beq.w	800d3c2 <remove_chain+0x1d6>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d25c:	2001      	movs	r0, #1
}
 800d25e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d262:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800d266:	4648      	mov	r0, r9
 800d268:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800d26c:	f7ff fa4e 	bl	800c70c <move_window>
 800d270:	2800      	cmp	r0, #0
 800d272:	d1f3      	bne.n	800d25c <remove_chain+0x70>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d274:	00a3      	lsls	r3, r4, #2
 800d276:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800d27a:	444b      	add	r3, r9
 800d27c:	f8d3 8030 	ldr.w	r8, [r3, #48]	@ 0x30
		if (nxt == 0) break;				/* Empty cluster? */
 800d280:	f038 4870 	bics.w	r8, r8, #4026531840	@ 0xf0000000
 800d284:	f000 80bb 	beq.w	800d3fe <remove_chain+0x212>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d288:	f1b8 0f01 	cmp.w	r8, #1
 800d28c:	d0be      	beq.n	800d20c <remove_chain+0x20>
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d28e:	6973      	ldr	r3, [r6, #20]
 800d290:	429c      	cmp	r4, r3
 800d292:	d2bb      	bcs.n	800d20c <remove_chain+0x20>
		switch (fs->fs_type) {
 800d294:	f896 9000 	ldrb.w	r9, [r6]
 800d298:	f1b9 0f02 	cmp.w	r9, #2
 800d29c:	d02e      	beq.n	800d2fc <remove_chain+0x110>
 800d29e:	f1b9 0f03 	cmp.w	r9, #3
 800d2a2:	d04c      	beq.n	800d33e <remove_chain+0x152>
 800d2a4:	f1b9 0f01 	cmp.w	r9, #1
 800d2a8:	d1b0      	bne.n	800d20c <remove_chain+0x20>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d2aa:	6a31      	ldr	r1, [r6, #32]
			bc = (UINT)clst; bc += bc / 2;
 800d2ac:	eb04 0a54 	add.w	sl, r4, r4, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d2b0:	4630      	mov	r0, r6
 800d2b2:	eb01 215a 	add.w	r1, r1, sl, lsr #9
 800d2b6:	f7ff fa29 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	d1a7      	bne.n	800d20e <remove_chain+0x22>
			p = fs->win + bc++ % SS(fs);
 800d2be:	f10a 0b01 	add.w	fp, sl, #1
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d2c2:	07e1      	lsls	r1, r4, #31
			p = fs->win + bc++ % SS(fs);
 800d2c4:	f3ca 0308 	ubfx	r3, sl, #0, #9
 800d2c8:	f106 0a30 	add.w	sl, r6, #48	@ 0x30
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d2cc:	ea4f 225b 	mov.w	r2, fp, lsr #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d2d0:	d561      	bpl.n	800d396 <remove_chain+0x1aa>
 800d2d2:	f81a 1003 	ldrb.w	r1, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d2d6:	4630      	mov	r0, r6
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d2d8:	f001 010f 	and.w	r1, r1, #15
 800d2dc:	f80a 1003 	strb.w	r1, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d2e0:	6a31      	ldr	r1, [r6, #32]
			fs->wflag = 1;
 800d2e2:	f886 9003 	strb.w	r9, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d2e6:	4411      	add	r1, r2
 800d2e8:	f7ff fa10 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800d2ec:	2800      	cmp	r0, #0
 800d2ee:	d18e      	bne.n	800d20e <remove_chain+0x22>
			p = fs->win + bc % SS(fs);
 800d2f0:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 800d2f4:	eb0a 030b 	add.w	r3, sl, fp
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d2f8:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) return res;
 800d2fa:	e00c      	b.n	800d316 <remove_chain+0x12a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d2fc:	6a31      	ldr	r1, [r6, #32]
 800d2fe:	4630      	mov	r0, r6
 800d300:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800d304:	f7ff fa02 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800d308:	2800      	cmp	r0, #0
 800d30a:	d180      	bne.n	800d20e <remove_chain+0x22>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d30c:	0064      	lsls	r4, r4, #1
 800d30e:	f404 74ff 	and.w	r4, r4, #510	@ 0x1fe
	*ptr++ = (BYTE)val; val >>= 8;
 800d312:	4434      	add	r4, r6
 800d314:	8620      	strh	r0, [r4, #48]	@ 0x30
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d316:	6972      	ldr	r2, [r6, #20]
 800d318:	6933      	ldr	r3, [r6, #16]
 800d31a:	1e91      	subs	r1, r2, #2
			fs->wflag = 1;
 800d31c:	70f7      	strb	r7, [r6, #3]
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d31e:	428b      	cmp	r3, r1
 800d320:	d205      	bcs.n	800d32e <remove_chain+0x142>
			fs->free_clst++;
 800d322:	3301      	adds	r3, #1
 800d324:	6133      	str	r3, [r6, #16]
			fs->fsi_flag |= 1;
 800d326:	7933      	ldrb	r3, [r6, #4]
 800d328:	f043 0301 	orr.w	r3, r3, #1
 800d32c:	7133      	strb	r3, [r6, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d32e:	4542      	cmp	r2, r8
 800d330:	d965      	bls.n	800d3fe <remove_chain+0x212>
 800d332:	f8d5 9000 	ldr.w	r9, [r5]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d336:	4644      	mov	r4, r8
 800d338:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800d33c:	e764      	b.n	800d208 <remove_chain+0x1c>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d33e:	6a31      	ldr	r1, [r6, #32]
 800d340:	4630      	mov	r0, r6
 800d342:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800d346:	f7ff f9e1 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800d34a:	2800      	cmp	r0, #0
 800d34c:	f47f af5f 	bne.w	800d20e <remove_chain+0x22>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d350:	00a4      	lsls	r4, r4, #2
 800d352:	f106 0230 	add.w	r2, r6, #48	@ 0x30
 800d356:	f404 74fe 	and.w	r4, r4, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800d35a:	5911      	ldr	r1, [r2, r4]
	*ptr++ = (BYTE)val; val >>= 8;
 800d35c:	5310      	strh	r0, [r2, r4]
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d35e:	4422      	add	r2, r4
	*ptr++ = (BYTE)val; val >>= 8;
 800d360:	0e0b      	lsrs	r3, r1, #24
 800d362:	7090      	strb	r0, [r2, #2]
 800d364:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
	*ptr++ = (BYTE)val;
 800d368:	70d3      	strb	r3, [r2, #3]
			if (res != FR_OK) return res;
 800d36a:	e7d4      	b.n	800d316 <remove_chain+0x12a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d36c:	f8d9 1020 	ldr.w	r1, [r9, #32]
 800d370:	4648      	mov	r0, r9
 800d372:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800d376:	f7ff f9c9 	bl	800c70c <move_window>
 800d37a:	2800      	cmp	r0, #0
 800d37c:	f47f af6e 	bne.w	800d25c <remove_chain+0x70>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d380:	0063      	lsls	r3, r4, #1
 800d382:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d386:	444b      	add	r3, r9
 800d388:	f8b3 8030 	ldrh.w	r8, [r3, #48]	@ 0x30
		if (nxt == 0) break;				/* Empty cluster? */
 800d38c:	f1b8 0f00 	cmp.w	r8, #0
 800d390:	f47f af7a 	bne.w	800d288 <remove_chain+0x9c>
 800d394:	e033      	b.n	800d3fe <remove_chain+0x212>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d396:	f80a 0003 	strb.w	r0, [sl, r3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d39a:	4630      	mov	r0, r6
 800d39c:	6a31      	ldr	r1, [r6, #32]
			fs->wflag = 1;
 800d39e:	f886 9003 	strb.w	r9, [r6, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d3a2:	4411      	add	r1, r2
 800d3a4:	f7ff f9b2 	bl	800c70c <move_window>
			if (res != FR_OK) break;
 800d3a8:	2800      	cmp	r0, #0
 800d3aa:	f47f af30 	bne.w	800d20e <remove_chain+0x22>
			p = fs->win + bc % SS(fs);
 800d3ae:	f3cb 0b08 	ubfx	fp, fp, #0, #9
 800d3b2:	f81a 000b 	ldrb.w	r0, [sl, fp]
 800d3b6:	eb0a 030b 	add.w	r3, sl, fp
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d3ba:	f000 00f0 	and.w	r0, r0, #240	@ 0xf0
 800d3be:	7018      	strb	r0, [r3, #0]
			if (res != FR_OK) return res;
 800d3c0:	e7a9      	b.n	800d316 <remove_chain+0x12a>
			wc = fs->win[bc++ % SS(fs)];
 800d3c2:	f3c8 0308 	ubfx	r3, r8, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3c6:	f8d9 1020 	ldr.w	r1, [r9, #32]
			wc = fs->win[bc++ % SS(fs)];
 800d3ca:	f108 0801 	add.w	r8, r8, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3ce:	4648      	mov	r0, r9
			wc = fs->win[bc++ % SS(fs)];
 800d3d0:	444b      	add	r3, r9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3d2:	eb01 2158 	add.w	r1, r1, r8, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800d3d6:	f893 a030 	ldrb.w	sl, [r3, #48]	@ 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d3da:	f7ff f997 	bl	800c70c <move_window>
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	f47f af3c 	bne.w	800d25c <remove_chain+0x70>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d3e4:	f3c8 0808 	ubfx	r8, r8, #0, #9
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d3e8:	07e0      	lsls	r0, r4, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800d3ea:	44c8      	add	r8, r9
 800d3ec:	f898 3030 	ldrb.w	r3, [r8, #48]	@ 0x30
 800d3f0:	ea4a 2803 	orr.w	r8, sl, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d3f4:	d505      	bpl.n	800d402 <remove_chain+0x216>
		if (nxt == 0) break;				/* Empty cluster? */
 800d3f6:	ea5f 1818 	movs.w	r8, r8, lsr #4
 800d3fa:	f47f af45 	bne.w	800d288 <remove_chain+0x9c>
	return FR_OK;
 800d3fe:	2000      	movs	r0, #0
 800d400:	e705      	b.n	800d20e <remove_chain+0x22>
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d402:	f3c8 080b 	ubfx	r8, r8, #0, #12
		if (nxt == 0) break;				/* Empty cluster? */
 800d406:	f1b8 0f00 	cmp.w	r8, #0
 800d40a:	f47f af3d 	bne.w	800d288 <remove_chain+0x9c>
 800d40e:	e7f6      	b.n	800d3fe <remove_chain+0x212>

0800d410 <dir_register>:
{
 800d410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d414:	b085      	sub	sp, #20
 800d416:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 800d418:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 800d41a:	f7ff fcc5 	bl	800cda8 <dir_sdi.constprop.0>
	if (res == FR_OK) {
 800d41e:	2800      	cmp	r0, #0
 800d420:	f040 80b2 	bne.w	800d588 <dir_register+0x178>
	if (sector != fs->winsect) {	/* Window offset changed? */
 800d424:	f8d6 b02c 	ldr.w	fp, [r6, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d428:	f106 0330 	add.w	r3, r6, #48	@ 0x30
			res = move_window(fs, dp->sect);
 800d42c:	f8d4 a01c 	ldr.w	sl, [r4, #28]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d430:	9300      	str	r3, [sp, #0]
 800d432:	465b      	mov	r3, fp
 800d434:	46d3      	mov	fp, sl
 800d436:	469a      	mov	sl, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800d438:	45d3      	cmp	fp, sl
 800d43a:	d014      	beq.n	800d466 <dir_register+0x56>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d43c:	78f3      	ldrb	r3, [r6, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d43e:	7870      	ldrb	r0, [r6, #1]
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d440:	2b00      	cmp	r3, #0
 800d442:	d15c      	bne.n	800d4fe <dir_register+0xee>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d444:	2301      	movs	r3, #1
 800d446:	465a      	mov	r2, fp
 800d448:	9900      	ldr	r1, [sp, #0]
 800d44a:	f7ff f843 	bl	800c4d4 <disk_read>
 800d44e:	b138      	cbz	r0, 800d460 <dir_register+0x50>
			fs->winsect = sector;
 800d450:	f04f 33ff 	mov.w	r3, #4294967295
 800d454:	62f3      	str	r3, [r6, #44]	@ 0x2c
				res = FR_DISK_ERR;
 800d456:	2501      	movs	r5, #1
}
 800d458:	4628      	mov	r0, r5
 800d45a:	b005      	add	sp, #20
 800d45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			fs->winsect = sector;
 800d460:	46da      	mov	sl, fp
 800d462:	f8c6 b02c 	str.w	fp, [r6, #44]	@ 0x2c
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d466:	6a23      	ldr	r3, [r4, #32]
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	2be5      	cmp	r3, #229	@ 0xe5
 800d46c:	d000      	beq.n	800d470 <dir_register+0x60>
 800d46e:	bb2b      	cbnz	r3, 800d4bc <dir_register+0xac>
		res = move_window(fs, dp->sect);
 800d470:	69e1      	ldr	r1, [r4, #28]
 800d472:	4630      	mov	r0, r6
 800d474:	f7ff f94a 	bl	800c70c <move_window>
		if (res == FR_OK) {
 800d478:	4605      	mov	r5, r0
 800d47a:	2800      	cmp	r0, #0
 800d47c:	d1ec      	bne.n	800d458 <dir_register+0x48>
		*d++ = (BYTE)val;
 800d47e:	2220      	movs	r2, #32
 800d480:	4601      	mov	r1, r0
 800d482:	6a20      	ldr	r0, [r4, #32]
 800d484:	f000 fec2 	bl	800e20c <memset>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d488:	6a23      	ldr	r3, [r4, #32]
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800d48a:	f104 0225 	add.w	r2, r4, #37	@ 0x25
 800d48e:	1a9a      	subs	r2, r3, r2
 800d490:	2a02      	cmp	r2, #2
 800d492:	f240 80db 	bls.w	800d64c <dir_register+0x23c>
			*d++ = *s++;
 800d496:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d498:	601a      	str	r2, [r3, #0]
 800d49a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800d49c:	605a      	str	r2, [r3, #4]
 800d49e:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
}
 800d4a2:	4628      	mov	r0, r5
			*d++ = *s++;
 800d4a4:	721a      	strb	r2, [r3, #8]
 800d4a6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 800d4aa:	725a      	strb	r2, [r3, #9]
			fs->wflag = 1;
 800d4ac:	2201      	movs	r2, #1
			*d++ = *s++;
 800d4ae:	f894 102e 	ldrb.w	r1, [r4, #46]	@ 0x2e
 800d4b2:	7299      	strb	r1, [r3, #10]
			fs->wflag = 1;
 800d4b4:	70f2      	strb	r2, [r6, #3]
}
 800d4b6:	b005      	add	sp, #20
 800d4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d4bc:	6965      	ldr	r5, [r4, #20]
	FATFS *fs = dp->obj.fs;
 800d4be:	6827      	ldr	r7, [r4, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d4c0:	3520      	adds	r5, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d4c2:	f8d4 b01c 	ldr.w	fp, [r4, #28]
 800d4c6:	f5b5 1f00 	cmp.w	r5, #2097152	@ 0x200000
 800d4ca:	d265      	bcs.n	800d598 <dir_register+0x188>
 800d4cc:	f1bb 0f00 	cmp.w	fp, #0
 800d4d0:	d062      	beq.n	800d598 <dir_register+0x188>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d4d2:	f3c5 0908 	ubfx	r9, r5, #0, #9
 800d4d6:	f1b9 0f00 	cmp.w	r9, #0
 800d4da:	d109      	bne.n	800d4f0 <dir_register+0xe0>
		dp->sect++;				/* Next sector */
 800d4dc:	f10b 0b01 	add.w	fp, fp, #1
		if (!dp->clust) {		/* Static table */
 800d4e0:	69a1      	ldr	r1, [r4, #24]
		dp->sect++;				/* Next sector */
 800d4e2:	f8c4 b01c 	str.w	fp, [r4, #28]
		if (!dp->clust) {		/* Static table */
 800d4e6:	bb51      	cbnz	r1, 800d53e <dir_register+0x12e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d4e8:	893b      	ldrh	r3, [r7, #8]
 800d4ea:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 800d4ee:	d952      	bls.n	800d596 <dir_register+0x186>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d4f0:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d4f4:	eb08 0309 	add.w	r3, r8, r9
	dp->dptr = ofs;						/* Current entry */
 800d4f8:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d4fa:	6223      	str	r3, [r4, #32]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d4fc:	e79c      	b.n	800d438 <dir_register+0x28>
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d4fe:	2301      	movs	r3, #1
 800d500:	4652      	mov	r2, sl
 800d502:	9900      	ldr	r1, [sp, #0]
 800d504:	f7fe fff4 	bl	800c4f0 <disk_write>
 800d508:	2800      	cmp	r0, #0
 800d50a:	d1a4      	bne.n	800d456 <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d50c:	6a33      	ldr	r3, [r6, #32]
			fs->wflag = 0;
 800d50e:	70f0      	strb	r0, [r6, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d510:	ebaa 0103 	sub.w	r1, sl, r3
 800d514:	69b3      	ldr	r3, [r6, #24]
 800d516:	4299      	cmp	r1, r3
 800d518:	d20f      	bcs.n	800d53a <dir_register+0x12a>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d51a:	78b5      	ldrb	r5, [r6, #2]
 800d51c:	2d01      	cmp	r5, #1
 800d51e:	d90c      	bls.n	800d53a <dir_register+0x12a>
 800d520:	9f00      	ldr	r7, [sp, #0]
 800d522:	e000      	b.n	800d526 <dir_register+0x116>
					wsect += fs->fsize;
 800d524:	69b3      	ldr	r3, [r6, #24]
 800d526:	449a      	add	sl, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d528:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800d52a:	2301      	movs	r3, #1
 800d52c:	4639      	mov	r1, r7
 800d52e:	4652      	mov	r2, sl
 800d530:	7870      	ldrb	r0, [r6, #1]
 800d532:	f7fe ffdd 	bl	800c4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d536:	2d01      	cmp	r5, #1
 800d538:	d1f4      	bne.n	800d524 <dir_register+0x114>
 800d53a:	7870      	ldrb	r0, [r6, #1]
 800d53c:	e782      	b.n	800d444 <dir_register+0x34>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d53e:	897b      	ldrh	r3, [r7, #10]
 800d540:	3b01      	subs	r3, #1
 800d542:	ea13 2355 	ands.w	r3, r3, r5, lsr #9
 800d546:	d1d3      	bne.n	800d4f0 <dir_register+0xe0>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d548:	4638      	mov	r0, r7
 800d54a:	f7ff fb07 	bl	800cb5c <get_fat.isra.0>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d54e:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d550:	4682      	mov	sl, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d552:	d979      	bls.n	800d648 <dir_register+0x238>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d554:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d558:	f43f af7d 	beq.w	800d456 <dir_register+0x46>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d55c:	697b      	ldr	r3, [r7, #20]
 800d55e:	4298      	cmp	r0, r3
 800d560:	d21c      	bcs.n	800d59c <dir_register+0x18c>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d562:	3b02      	subs	r3, #2
	clst -= 2;
 800d564:	f1a0 0b02 	sub.w	fp, r0, #2
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d568:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d56c:	455b      	cmp	r3, fp
				dp->clust = clst;		/* Initialize data for new cluster */
 800d56e:	f8c4 a018 	str.w	sl, [r4, #24]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d572:	f240 8084 	bls.w	800d67e <dir_register+0x26e>
	return clst * fs->csize + fs->database;
 800d576:	897a      	ldrh	r2, [r7, #10]
 800d578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d57a:	fb0b 3b02 	mla	fp, fp, r2, r3
	if (sector != fs->winsect) {	/* Window offset changed? */
 800d57e:	f8d6 a02c 	ldr.w	sl, [r6, #44]	@ 0x2c
				dp->sect = clust2sect(fs, clst);
 800d582:	f8c4 b01c 	str.w	fp, [r4, #28]
 800d586:	e7b5      	b.n	800d4f4 <dir_register+0xe4>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d588:	2804      	cmp	r0, #4
 800d58a:	4605      	mov	r5, r0
 800d58c:	d004      	beq.n	800d598 <dir_register+0x188>
}
 800d58e:	4628      	mov	r0, r5
 800d590:	b005      	add	sp, #20
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				dp->sect = 0; return FR_NO_FILE;
 800d596:	61e1      	str	r1, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d598:	2507      	movs	r5, #7
	return res;
 800d59a:	e75d      	b.n	800d458 <dir_register+0x48>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d59c:	69a1      	ldr	r1, [r4, #24]
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f7ff fb32 	bl	800cc08 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d5a4:	4682      	mov	sl, r0
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	d0f6      	beq.n	800d598 <dir_register+0x188>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d5aa:	2801      	cmp	r0, #1
 800d5ac:	d04c      	beq.n	800d648 <dir_register+0x238>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d5ae:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d5b2:	f43f af50 	beq.w	800d456 <dir_register+0x46>
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d5b6:	78fb      	ldrb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d5b8:	f107 0830 	add.w	r8, r7, #48	@ 0x30
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d16a      	bne.n	800d696 <dir_register+0x286>
		*d++ = (BYTE)val;
 800d5c0:	2100      	movs	r1, #0
 800d5c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d5c6:	4640      	mov	r0, r8
	clst -= 2;
 800d5c8:	f1aa 0b02 	sub.w	fp, sl, #2
		*d++ = (BYTE)val;
 800d5cc:	f000 fe1e 	bl	800e20c <memset>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d5d0:	697b      	ldr	r3, [r7, #20]
	return clst * fs->csize + fs->database;
 800d5d2:	8979      	ldrh	r1, [r7, #10]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d5d4:	3b02      	subs	r3, #2
 800d5d6:	459b      	cmp	fp, r3
 800d5d8:	f080 8086 	bcs.w	800d6e8 <dir_register+0x2d8>
	return clst * fs->csize + fs->database;
 800d5dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5de:	fb0b 2201 	mla	r2, fp, r1, r2
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d5e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d5e4:	2900      	cmp	r1, #0
 800d5e6:	d054      	beq.n	800d692 <dir_register+0x282>
 800d5e8:	2100      	movs	r1, #0
 800d5ea:	9403      	str	r4, [sp, #12]
 800d5ec:	4614      	mov	r4, r2
 800d5ee:	e9cd 6501 	strd	r6, r5, [sp, #4]
 800d5f2:	460e      	mov	r6, r1
						fs->wflag = 1;
 800d5f4:	f04f 0301 	mov.w	r3, #1
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d5f8:	4622      	mov	r2, r4
 800d5fa:	4641      	mov	r1, r8
 800d5fc:	7878      	ldrb	r0, [r7, #1]
						fs->wflag = 1;
 800d5fe:	70fb      	strb	r3, [r7, #3]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d600:	2301      	movs	r3, #1
 800d602:	f7fe ff75 	bl	800c4f0 <disk_write>
 800d606:	2800      	cmp	r0, #0
 800d608:	f47f af25 	bne.w	800d456 <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d60c:	6a3b      	ldr	r3, [r7, #32]
			fs->wflag = 0;
 800d60e:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d610:	1ae1      	subs	r1, r4, r3
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	4299      	cmp	r1, r3
 800d616:	d20e      	bcs.n	800d636 <dir_register+0x226>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d618:	78bd      	ldrb	r5, [r7, #2]
 800d61a:	2d01      	cmp	r5, #1
 800d61c:	d801      	bhi.n	800d622 <dir_register+0x212>
 800d61e:	e00a      	b.n	800d636 <dir_register+0x226>
					wsect += fs->fsize;
 800d620:	69bb      	ldr	r3, [r7, #24]
 800d622:	441c      	add	r4, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d624:	3d01      	subs	r5, #1
					disk_write(fs->drv, fs->win, wsect, 1);
 800d626:	2301      	movs	r3, #1
 800d628:	4641      	mov	r1, r8
 800d62a:	4622      	mov	r2, r4
 800d62c:	7878      	ldrb	r0, [r7, #1]
 800d62e:	f7fe ff5f 	bl	800c4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d632:	2d01      	cmp	r5, #1
 800d634:	d1f4      	bne.n	800d620 <dir_register+0x210>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d636:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d638:	1c73      	adds	r3, r6, #1
 800d63a:	8979      	ldrh	r1, [r7, #10]
 800d63c:	1c44      	adds	r4, r0, #1
 800d63e:	428b      	cmp	r3, r1
 800d640:	62fc      	str	r4, [r7, #44]	@ 0x2c
 800d642:	d21f      	bcs.n	800d684 <dir_register+0x274>
 800d644:	461e      	mov	r6, r3
 800d646:	e7d5      	b.n	800d5f4 <dir_register+0x1e4>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d648:	2502      	movs	r5, #2
 800d64a:	e705      	b.n	800d458 <dir_register+0x48>
			*d++ = *s++;
 800d64c:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 800d650:	701a      	strb	r2, [r3, #0]
 800d652:	f894 2025 	ldrb.w	r2, [r4, #37]	@ 0x25
 800d656:	705a      	strb	r2, [r3, #1]
 800d658:	f894 2026 	ldrb.w	r2, [r4, #38]	@ 0x26
 800d65c:	709a      	strb	r2, [r3, #2]
 800d65e:	f894 2027 	ldrb.w	r2, [r4, #39]	@ 0x27
 800d662:	70da      	strb	r2, [r3, #3]
 800d664:	f894 2028 	ldrb.w	r2, [r4, #40]	@ 0x28
 800d668:	711a      	strb	r2, [r3, #4]
 800d66a:	f894 2029 	ldrb.w	r2, [r4, #41]	@ 0x29
 800d66e:	715a      	strb	r2, [r3, #5]
 800d670:	f894 202a 	ldrb.w	r2, [r4, #42]	@ 0x2a
 800d674:	719a      	strb	r2, [r3, #6]
 800d676:	f894 202b 	ldrb.w	r2, [r4, #43]	@ 0x2b
 800d67a:	71da      	strb	r2, [r3, #7]
 800d67c:	e70f      	b.n	800d49e <dir_register+0x8e>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d67e:	f04f 0b00 	mov.w	fp, #0
 800d682:	e77c      	b.n	800d57e <dir_register+0x16e>
					fs->winsect -= n;							/* Restore window offset */
 800d684:	4631      	mov	r1, r6
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d686:	697b      	ldr	r3, [r7, #20]
					fs->winsect -= n;							/* Restore window offset */
 800d688:	9d02      	ldr	r5, [sp, #8]
 800d68a:	9e01      	ldr	r6, [sp, #4]
 800d68c:	1a42      	subs	r2, r0, r1
 800d68e:	9c03      	ldr	r4, [sp, #12]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d690:	3b02      	subs	r3, #2
					fs->winsect -= n;							/* Restore window offset */
 800d692:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d694:	e76a      	b.n	800d56c <dir_register+0x15c>
		wsect = fs->winsect;	/* Current sector number */
 800d696:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d698:	2301      	movs	r3, #1
 800d69a:	4641      	mov	r1, r8
 800d69c:	7878      	ldrb	r0, [r7, #1]
 800d69e:	9201      	str	r2, [sp, #4]
 800d6a0:	f7fe ff26 	bl	800c4f0 <disk_write>
 800d6a4:	2800      	cmp	r0, #0
 800d6a6:	f47f aed6 	bne.w	800d456 <dir_register+0x46>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d6aa:	6a3b      	ldr	r3, [r7, #32]
 800d6ac:	9a01      	ldr	r2, [sp, #4]
			fs->wflag = 0;
 800d6ae:	70f8      	strb	r0, [r7, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d6b0:	1ad1      	subs	r1, r2, r3
 800d6b2:	69bb      	ldr	r3, [r7, #24]
 800d6b4:	4299      	cmp	r1, r3
 800d6b6:	d283      	bcs.n	800d5c0 <dir_register+0x1b0>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d6b8:	f897 b002 	ldrb.w	fp, [r7, #2]
 800d6bc:	f1bb 0f01 	cmp.w	fp, #1
 800d6c0:	f67f af7e 	bls.w	800d5c0 <dir_register+0x1b0>
 800d6c4:	9401      	str	r4, [sp, #4]
 800d6c6:	4614      	mov	r4, r2
 800d6c8:	e000      	b.n	800d6cc <dir_register+0x2bc>
					wsect += fs->fsize;
 800d6ca:	69bb      	ldr	r3, [r7, #24]
 800d6cc:	441c      	add	r4, r3
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d6ce:	f10b 3bff 	add.w	fp, fp, #4294967295
					disk_write(fs->drv, fs->win, wsect, 1);
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	4641      	mov	r1, r8
 800d6d6:	4622      	mov	r2, r4
 800d6d8:	7878      	ldrb	r0, [r7, #1]
 800d6da:	f7fe ff09 	bl	800c4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d6de:	f1bb 0f01 	cmp.w	fp, #1
 800d6e2:	d1f2      	bne.n	800d6ca <dir_register+0x2ba>
 800d6e4:	9c01      	ldr	r4, [sp, #4]
 800d6e6:	e76b      	b.n	800d5c0 <dir_register+0x1b0>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	e77a      	b.n	800d5e2 <dir_register+0x1d2>

0800d6ec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d6ec:	b510      	push	{r4, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	e9cd 1000 	strd	r1, r0, [sp]
	if (*path) {	/* If the pointer is not a null */
 800d6f4:	b1a1      	cbz	r1, 800d720 <f_mount+0x34>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d6f6:	f891 c000 	ldrb.w	ip, [r1]
 800d6fa:	f1bc 0f20 	cmp.w	ip, #32
 800d6fe:	d912      	bls.n	800d726 <f_mount+0x3a>
 800d700:	f1bc 0f3a 	cmp.w	ip, #58	@ 0x3a
 800d704:	d00f      	beq.n	800d726 <f_mount+0x3a>
 800d706:	4608      	mov	r0, r1
 800d708:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800d70c:	2b20      	cmp	r3, #32
 800d70e:	d90c      	bls.n	800d72a <f_mount+0x3e>
 800d710:	2b3a      	cmp	r3, #58	@ 0x3a
 800d712:	d1f9      	bne.n	800d708 <f_mount+0x1c>
			i = *tp++ - '0';
 800d714:	3101      	adds	r1, #1
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d716:	4288      	cmp	r0, r1
 800d718:	d102      	bne.n	800d720 <f_mount+0x34>
 800d71a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d71e:	d006      	beq.n	800d72e <f_mount+0x42>
	const TCHAR *rp = path;


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
	if (vol < 0) return FR_INVALID_DRIVE;
 800d720:	200b      	movs	r0, #11

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 800d722:	b002      	add	sp, #8
 800d724:	bd10      	pop	{r4, pc}
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d726:	4663      	mov	r3, ip
 800d728:	4608      	mov	r0, r1
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d72a:	2b3a      	cmp	r3, #58	@ 0x3a
 800d72c:	d0f2      	beq.n	800d714 <f_mount+0x28>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d72e:	4913      	ldr	r1, [pc, #76]	@ (800d77c <f_mount+0x90>)
 800d730:	680b      	ldr	r3, [r1, #0]
	if (cfs) {
 800d732:	b143      	cbz	r3, 800d746 <f_mount+0x5a>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d734:	4812      	ldr	r0, [pc, #72]	@ (800d780 <f_mount+0x94>)
 800d736:	6804      	ldr	r4, [r0, #0]
 800d738:	42a3      	cmp	r3, r4
 800d73a:	d019      	beq.n	800d770 <f_mount+0x84>
 800d73c:	6904      	ldr	r4, [r0, #16]
 800d73e:	429c      	cmp	r4, r3
 800d740:	d013      	beq.n	800d76a <f_mount+0x7e>
		cfs->fs_type = 0;				/* Clear old fs object */
 800d742:	2000      	movs	r0, #0
 800d744:	7018      	strb	r0, [r3, #0]
	if (fs) {
 800d746:	9b01      	ldr	r3, [sp, #4]
 800d748:	b15b      	cbz	r3, 800d762 <f_mount+0x76>
		fs->fs_type = 0;				/* Clear new fs object */
 800d74a:	2000      	movs	r0, #0
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d74c:	2a01      	cmp	r2, #1
	FatFs[vol] = fs;					/* Register new fs object */
 800d74e:	600b      	str	r3, [r1, #0]
		fs->fs_type = 0;				/* Clear new fs object */
 800d750:	7018      	strb	r0, [r3, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d752:	d107      	bne.n	800d764 <f_mount+0x78>
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d754:	4602      	mov	r2, r0
 800d756:	a901      	add	r1, sp, #4
 800d758:	4668      	mov	r0, sp
 800d75a:	f7ff f815 	bl	800c788 <find_volume>
}
 800d75e:	b002      	add	sp, #8
 800d760:	bd10      	pop	{r4, pc}
	FatFs[vol] = fs;					/* Register new fs object */
 800d762:	600b      	str	r3, [r1, #0]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d764:	2000      	movs	r0, #0
}
 800d766:	b002      	add	sp, #8
 800d768:	bd10      	pop	{r4, pc}
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d76a:	2400      	movs	r4, #0
 800d76c:	6104      	str	r4, [r0, #16]
 800d76e:	e7e8      	b.n	800d742 <f_mount+0x56>
 800d770:	2400      	movs	r4, #0
 800d772:	6004      	str	r4, [r0, #0]
 800d774:	6904      	ldr	r4, [r0, #16]
 800d776:	429c      	cmp	r4, r3
 800d778:	d1e3      	bne.n	800d742 <f_mount+0x56>
 800d77a:	e7f6      	b.n	800d76a <f_mount+0x7e>
 800d77c:	240ac7fc 	.word	0x240ac7fc
 800d780:	240ac7d8 	.word	0x240ac7d8

0800d784 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d788:	b090      	sub	sp, #64	@ 0x40
 800d78a:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d036      	beq.n	800d7fe <f_open+0x7a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d790:	f002 073f 	and.w	r7, r2, #63	@ 0x3f
	res = find_volume(&path, &fs, mode);
 800d794:	4616      	mov	r6, r2
 800d796:	4604      	mov	r4, r0
 800d798:	a903      	add	r1, sp, #12
 800d79a:	a801      	add	r0, sp, #4
 800d79c:	463a      	mov	r2, r7
 800d79e:	f7fe fff3 	bl	800c788 <find_volume>
	if (res == FR_OK) {
 800d7a2:	4605      	mov	r5, r0
 800d7a4:	b128      	cbz	r0, 800d7b2 <f_open+0x2e>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	6023      	str	r3, [r4, #0]

	LEAVE_FF(fs, res);
}
 800d7aa:	4628      	mov	r0, r5
 800d7ac:	b010      	add	sp, #64	@ 0x40
 800d7ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		dj.obj.fs = fs;
 800d7b2:	f8dd 800c 	ldr.w	r8, [sp, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d7b6:	a804      	add	r0, sp, #16
 800d7b8:	9901      	ldr	r1, [sp, #4]
		dj.obj.fs = fs;
 800d7ba:	f8cd 8010 	str.w	r8, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d7be:	f7ff fb7b 	bl	800ceb8 <follow_path>
		if (res == FR_OK) {
 800d7c2:	b9a8      	cbnz	r0, 800d7f0 <f_open+0x6c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d7c4:	f99d 303f 	ldrsb.w	r3, [sp, #63]	@ 0x3f
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	db1d      	blt.n	800d808 <f_open+0x84>
		if (Files[i].fs) {	/* Existing entry */
 800d7cc:	4ba8      	ldr	r3, [pc, #672]	@ (800da70 <f_open+0x2ec>)
 800d7ce:	f006 0c3e 	and.w	ip, r6, #62	@ 0x3e
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d7d2:	9a04      	ldr	r2, [sp, #16]
		if (Files[i].fs) {	/* Existing entry */
 800d7d4:	6818      	ldr	r0, [r3, #0]
 800d7d6:	2800      	cmp	r0, #0
 800d7d8:	f000 8109 	beq.w	800d9ee <f_open+0x26a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d7dc:	4290      	cmp	r0, r2
 800d7de:	d060      	beq.n	800d8a2 <f_open+0x11e>
		if (Files[i].fs) {	/* Existing entry */
 800d7e0:	6919      	ldr	r1, [r3, #16]
 800d7e2:	2900      	cmp	r1, #0
 800d7e4:	d06d      	beq.n	800d8c2 <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d7e6:	4291      	cmp	r1, r2
 800d7e8:	f000 8116 	beq.w	800da18 <f_open+0x294>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d7ec:	2512      	movs	r5, #18
 800d7ee:	e7da      	b.n	800d7a6 <f_open+0x22>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d7f0:	f016 0f1c 	tst.w	r6, #28
 800d7f4:	d001      	beq.n	800d7fa <f_open+0x76>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d7f6:	2804      	cmp	r0, #4
 800d7f8:	d008      	beq.n	800d80c <f_open+0x88>
 800d7fa:	4605      	mov	r5, r0
 800d7fc:	e7d3      	b.n	800d7a6 <f_open+0x22>
	if (!fp) return FR_INVALID_OBJECT;
 800d7fe:	2509      	movs	r5, #9
}
 800d800:	4628      	mov	r0, r5
 800d802:	b010      	add	sp, #64	@ 0x40
 800d804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				res = FR_INVALID_NAME;
 800d808:	2506      	movs	r5, #6
 800d80a:	e7cc      	b.n	800d7a6 <f_open+0x22>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800d80c:	4b98      	ldr	r3, [pc, #608]	@ (800da70 <f_open+0x2ec>)
 800d80e:	681a      	ldr	r2, [r3, #0]
 800d810:	2a00      	cmp	r2, #0
 800d812:	f000 80f9 	beq.w	800da08 <f_open+0x284>
 800d816:	691b      	ldr	r3, [r3, #16]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d1e7      	bne.n	800d7ec <f_open+0x68>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d81c:	a804      	add	r0, sp, #16
 800d81e:	f7ff fdf7 	bl	800d410 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d822:	4603      	mov	r3, r0
 800d824:	2800      	cmp	r0, #0
 800d826:	f040 811c 	bne.w	800da62 <f_open+0x2de>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d82a:	f047 0708 	orr.w	r7, r7, #8
				dw = GET_FATTIME();
 800d82e:	f7fe fd47 	bl	800c2c0 <get_fattime>
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d832:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d836:	2320      	movs	r3, #32
	*ptr++ = (BYTE)val; val >>= 8;
 800d838:	f8c9 000e 	str.w	r0, [r9, #14]
 800d83c:	f8c9 0016 	str.w	r0, [r9, #22]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d840:	f889 300b 	strb.w	r3, [r9, #11]
	if (fs->fs_type == FS_FAT32) {
 800d844:	f898 3000 	ldrb.w	r3, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 800d848:	f8b9 601a 	ldrh.w	r6, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800d84c:	2b03      	cmp	r3, #3
 800d84e:	d103      	bne.n	800d858 <f_open+0xd4>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d850:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 800d854:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
	*ptr++ = (BYTE)val; val >>= 8;
 800d858:	2300      	movs	r3, #0
 800d85a:	f8a9 301a 	strh.w	r3, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800d85e:	f898 2000 	ldrb.w	r2, [r8]
 800d862:	2a03      	cmp	r2, #3
	*ptr++ = (BYTE)val; val >>= 8;
 800d864:	f04f 0200 	mov.w	r2, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800d868:	bf08      	it	eq
 800d86a:	f8a9 3014 	strheq.w	r3, [r9, #20]
					fs->wflag = 1;
 800d86e:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val; val >>= 8;
 800d870:	f8c9 201c 	str.w	r2, [r9, #28]
					fs->wflag = 1;
 800d874:	f888 3003 	strb.w	r3, [r8, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 800d878:	2e00      	cmp	r6, #0
 800d87a:	f040 80de 	bne.w	800da3a <f_open+0x2b6>
				mode |= FA_MODIFIED;
 800d87e:	f047 0740 	orr.w	r7, r7, #64	@ 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d882:	2f01      	cmp	r7, #1
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d884:	f8d8 302c 	ldr.w	r3, [r8, #44]	@ 0x2c
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d888:	a804      	add	r0, sp, #16
 800d88a:	bf94      	ite	ls
 800d88c:	2100      	movls	r1, #0
 800d88e:	2101      	movhi	r1, #1
			fp->dir_ptr = dj.dir;
 800d890:	e9c4 3909 	strd	r3, r9, [r4, #36]	@ 0x24
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d894:	f7fe fe46 	bl	800c524 <inc_lock>
 800d898:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d89a:	2800      	cmp	r0, #0
 800d89c:	d143      	bne.n	800d926 <f_open+0x1a2>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d89e:	2502      	movs	r5, #2
 800d8a0:	e781      	b.n	800d7a6 <f_open+0x22>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d8a2:	685a      	ldr	r2, [r3, #4]
 800d8a4:	f8dd e018 	ldr.w	lr, [sp, #24]
 800d8a8:	4572      	cmp	r2, lr
 800d8aa:	f000 80b9 	beq.w	800da20 <f_open+0x29c>
		if (Files[i].fs) {	/* Existing entry */
 800d8ae:	691a      	ldr	r2, [r3, #16]
 800d8b0:	b13a      	cbz	r2, 800d8c2 <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d8b2:	4282      	cmp	r2, r0
 800d8b4:	d19a      	bne.n	800d7ec <f_open+0x68>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d8b6:	4628      	mov	r0, r5
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d8b8:	695a      	ldr	r2, [r3, #20]
 800d8ba:	4572      	cmp	r2, lr
 800d8bc:	d00d      	beq.n	800d8da <f_open+0x156>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	d094      	beq.n	800d7ec <f_open+0x68>
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d8c2:	f016 0f1c 	tst.w	r6, #28
 800d8c6:	d018      	beq.n	800d8fa <f_open+0x176>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d8c8:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800d8cc:	f013 0f11 	tst.w	r3, #17
 800d8d0:	d120      	bne.n	800d914 <f_open+0x190>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d8d2:	0773      	lsls	r3, r6, #29
 800d8d4:	d520      	bpl.n	800d918 <f_open+0x194>
 800d8d6:	2508      	movs	r5, #8
 800d8d8:	e765      	b.n	800d7a6 <f_open+0x22>
				Files[i].clu == dp->obj.sclust &&
 800d8da:	6999      	ldr	r1, [r3, #24]
 800d8dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d8de:	4291      	cmp	r1, r2
 800d8e0:	d1ed      	bne.n	800d8be <f_open+0x13a>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800d8e2:	2201      	movs	r2, #1
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800d8e4:	f1bc 0f00 	cmp.w	ip, #0
 800d8e8:	d105      	bne.n	800d8f6 <f_open+0x172>
 800d8ea:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800d8ee:	899b      	ldrh	r3, [r3, #12]
 800d8f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d8f4:	d1e5      	bne.n	800d8c2 <f_open+0x13e>
 800d8f6:	2510      	movs	r5, #16
 800d8f8:	e755      	b.n	800d7a6 <f_open+0x22>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d8fa:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800d8fe:	06d8      	lsls	r0, r3, #27
 800d900:	d40f      	bmi.n	800d922 <f_open+0x19e>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d902:	07b2      	lsls	r2, r6, #30
 800d904:	d501      	bpl.n	800d90a <f_open+0x186>
 800d906:	07db      	lsls	r3, r3, #31
 800d908:	d404      	bmi.n	800d914 <f_open+0x190>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d90a:	0730      	lsls	r0, r6, #28
			fp->dir_ptr = dj.dir;
 800d90c:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d910:	d5b7      	bpl.n	800d882 <f_open+0xfe>
 800d912:	e7b4      	b.n	800d87e <f_open+0xfa>
					res = FR_DENIED;
 800d914:	2507      	movs	r5, #7
 800d916:	e746      	b.n	800d7a6 <f_open+0x22>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d918:	0736      	lsls	r6, r6, #28
			fp->dir_ptr = dj.dir;
 800d91a:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d91e:	d5b0      	bpl.n	800d882 <f_open+0xfe>
 800d920:	e785      	b.n	800d82e <f_open+0xaa>
					res = FR_NO_FILE;
 800d922:	2504      	movs	r5, #4
 800d924:	e73f      	b.n	800d7a6 <f_open+0x22>
	if (fs->fs_type == FS_FAT32) {
 800d926:	f898 3000 	ldrb.w	r3, [r8]
	cl = ld_word(dir + DIR_FstClusLO);
 800d92a:	f8b9 601a 	ldrh.w	r6, [r9, #26]
	if (fs->fs_type == FS_FAT32) {
 800d92e:	2b03      	cmp	r3, #3
 800d930:	d103      	bne.n	800d93a <f_open+0x1b6>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d932:	f8b9 3014 	ldrh.w	r3, [r9, #20]
 800d936:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d93a:	2100      	movs	r1, #0
			fp->obj.id = fs->id;
 800d93c:	f8b8 3006 	ldrh.w	r3, [r8, #6]
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d940:	60a6      	str	r6, [r4, #8]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d942:	f104 0a30 	add.w	sl, r4, #48	@ 0x30
	rv = rv << 8 | ptr[0];
 800d946:	f8d9 901c 	ldr.w	r9, [r9, #28]
		*d++ = (BYTE)val;
 800d94a:	f44f 7200 	mov.w	r2, #512	@ 0x200
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d94e:	62e1      	str	r1, [r4, #44]	@ 0x2c
		*d++ = (BYTE)val;
 800d950:	4650      	mov	r0, sl
			fp->err = 0;			/* Clear error flag */
 800d952:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d954:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d956:	61a1      	str	r1, [r4, #24]
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d958:	f8c4 8000 	str.w	r8, [r4]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d95c:	f8c4 900c 	str.w	r9, [r4, #12]
			fp->obj.id = fs->id;
 800d960:	80a3      	strh	r3, [r4, #4]
			fp->flag = mode;		/* Set file access mode */
 800d962:	7527      	strb	r7, [r4, #20]
		*d++ = (BYTE)val;
 800d964:	f000 fc52 	bl	800e20c <memset>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d968:	06b9      	lsls	r1, r7, #26
 800d96a:	f57f af1e 	bpl.w	800d7aa <f_open+0x26>
 800d96e:	f1b9 0f00 	cmp.w	r9, #0
 800d972:	f43f af1a 	beq.w	800d7aa <f_open+0x26>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d976:	f8b8 300a 	ldrh.w	r3, [r8, #10]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d97a:	f8c4 9018 	str.w	r9, [r4, #24]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d97e:	ebb9 2f43 	cmp.w	r9, r3, lsl #9
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d982:	ea4f 2743 	mov.w	r7, r3, lsl #9
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d986:	d96e      	bls.n	800da66 <f_open+0x2e2>
					clst = get_fat(&fp->obj, clst);
 800d988:	4631      	mov	r1, r6
 800d98a:	6820      	ldr	r0, [r4, #0]
 800d98c:	f7ff f8e6 	bl	800cb5c <get_fat.isra.0>
					if (clst <= 1) res = FR_INT_ERR;
 800d990:	2801      	cmp	r0, #1
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d992:	eba9 0907 	sub.w	r9, r9, r7
					clst = get_fat(&fp->obj, clst);
 800d996:	4606      	mov	r6, r0
					if (clst <= 1) res = FR_INT_ERR;
 800d998:	d934      	bls.n	800da04 <f_open+0x280>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d99a:	1c42      	adds	r2, r0, #1
 800d99c:	d001      	beq.n	800d9a2 <f_open+0x21e>
 800d99e:	454f      	cmp	r7, r9
 800d9a0:	d3f2      	bcc.n	800d988 <f_open+0x204>
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d9a2:	1c73      	adds	r3, r6, #1
				fp->clust = clst;
 800d9a4:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d9a6:	d020      	beq.n	800d9ea <f_open+0x266>
 800d9a8:	f3c9 0308 	ubfx	r3, r9, #0, #9
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	f43f aefc 	beq.w	800d7aa <f_open+0x26>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d9b2:	f8d8 3014 	ldr.w	r3, [r8, #20]
	clst -= 2;
 800d9b6:	3e02      	subs	r6, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d9b8:	3b02      	subs	r3, #2
 800d9ba:	429e      	cmp	r6, r3
 800d9bc:	f4bf af6f 	bcs.w	800d89e <f_open+0x11a>
	return clst * fs->csize + fs->database;
 800d9c0:	f8b8 300a 	ldrh.w	r3, [r8, #10]
 800d9c4:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 800d9c8:	fb06 2203 	mla	r2, r6, r3, r2
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d9cc:	2a00      	cmp	r2, #0
 800d9ce:	f43f af66 	beq.w	800d89e <f_open+0x11a>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d9d2:	eb02 2259 	add.w	r2, r2, r9, lsr #9
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d9d6:	4651      	mov	r1, sl
 800d9d8:	2301      	movs	r3, #1
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d9da:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d9dc:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d9e0:	f7fe fd78 	bl	800c4d4 <disk_read>
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	f43f aee0 	beq.w	800d7aa <f_open+0x26>
 800d9ea:	2501      	movs	r5, #1
 800d9ec:	e6db      	b.n	800d7a6 <f_open+0x22>
		if (Files[i].fs) {	/* Existing entry */
 800d9ee:	6919      	ldr	r1, [r3, #16]
 800d9f0:	2900      	cmp	r1, #0
 800d9f2:	f43f af66 	beq.w	800d8c2 <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800d9f6:	4291      	cmp	r1, r2
 800d9f8:	f47f af63 	bne.w	800d8c2 <f_open+0x13e>
			be = 1;
 800d9fc:	2001      	movs	r0, #1
 800d9fe:	f8dd e018 	ldr.w	lr, [sp, #24]
 800da02:	e759      	b.n	800d8b8 <f_open+0x134>
				fp->clust = clst;
 800da04:	61e0      	str	r0, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800da06:	e74a      	b.n	800d89e <f_open+0x11a>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800da08:	a804      	add	r0, sp, #16
 800da0a:	f7ff fd01 	bl	800d410 <dir_register>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800da0e:	2800      	cmp	r0, #0
 800da10:	f43f af0b 	beq.w	800d82a <f_open+0xa6>
 800da14:	4605      	mov	r5, r0
 800da16:	e6c6      	b.n	800d7a6 <f_open+0x22>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800da18:	4628      	mov	r0, r5
 800da1a:	f8dd e018 	ldr.w	lr, [sp, #24]
 800da1e:	e74b      	b.n	800d8b8 <f_open+0x134>
				Files[i].clu == dp->obj.sclust &&
 800da20:	689a      	ldr	r2, [r3, #8]
 800da22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da24:	4291      	cmp	r1, r2
 800da26:	d020      	beq.n	800da6a <f_open+0x2e6>
		if (Files[i].fs) {	/* Existing entry */
 800da28:	691a      	ldr	r2, [r3, #16]
 800da2a:	2a00      	cmp	r2, #0
 800da2c:	f43f af49 	beq.w	800d8c2 <f_open+0x13e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800da30:	4290      	cmp	r0, r2
 800da32:	f47f aedb 	bne.w	800d7ec <f_open+0x68>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800da36:	2000      	movs	r0, #0
 800da38:	e73e      	b.n	800d8b8 <f_open+0x134>
						res = remove_chain(&dj.obj, cl, 0);
 800da3a:	4631      	mov	r1, r6
 800da3c:	a804      	add	r0, sp, #16
						dw = fs->winsect;
 800da3e:	f8d8 a02c 	ldr.w	sl, [r8, #44]	@ 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 800da42:	f7ff fbd3 	bl	800d1ec <remove_chain>
						if (res == FR_OK) {
 800da46:	2800      	cmp	r0, #0
 800da48:	f47f aed7 	bne.w	800d7fa <f_open+0x76>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800da4c:	3e01      	subs	r6, #1
							res = move_window(fs, dw);
 800da4e:	4651      	mov	r1, sl
 800da50:	4640      	mov	r0, r8
 800da52:	f7fe fe5b 	bl	800c70c <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800da56:	f8c8 600c 	str.w	r6, [r8, #12]
		if (res == FR_OK) {
 800da5a:	4603      	mov	r3, r0
 800da5c:	2800      	cmp	r0, #0
 800da5e:	f43f af0e 	beq.w	800d87e <f_open+0xfa>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800da62:	461d      	mov	r5, r3
 800da64:	e69f      	b.n	800d7a6 <f_open+0x22>
				fp->clust = clst;
 800da66:	61e6      	str	r6, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800da68:	e79e      	b.n	800d9a8 <f_open+0x224>
	for (i = be = 0; i < _FS_LOCK; i++) {
 800da6a:	462a      	mov	r2, r5
 800da6c:	e73a      	b.n	800d8e4 <f_open+0x160>
 800da6e:	bf00      	nop
 800da70:	240ac7d8 	.word	0x240ac7d8

0800da74 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800da74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da78:	461f      	mov	r7, r3
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 800da7a:	2300      	movs	r3, #0
{
 800da7c:	b083      	sub	sp, #12
	*br = 0;	/* Clear read byte counter */
 800da7e:	603b      	str	r3, [r7, #0]
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800da80:	b150      	cbz	r0, 800da98 <f_read+0x24>
 800da82:	6803      	ldr	r3, [r0, #0]
 800da84:	4604      	mov	r4, r0
 800da86:	b13b      	cbz	r3, 800da98 <f_read+0x24>
 800da88:	4691      	mov	r9, r2
 800da8a:	781a      	ldrb	r2, [r3, #0]
 800da8c:	b122      	cbz	r2, 800da98 <f_read+0x24>
 800da8e:	460e      	mov	r6, r1
 800da90:	88da      	ldrh	r2, [r3, #6]
 800da92:	8881      	ldrh	r1, [r0, #4]
 800da94:	4291      	cmp	r1, r2
 800da96:	d004      	beq.n	800daa2 <f_read+0x2e>
	FRESULT res = FR_INVALID_OBJECT;
 800da98:	2509      	movs	r5, #9
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 800da9a:	4628      	mov	r0, r5
 800da9c:	b003      	add	sp, #12
 800da9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800daa2:	7858      	ldrb	r0, [r3, #1]
 800daa4:	f7fe fcf6 	bl	800c494 <disk_status>
 800daa8:	07c2      	lsls	r2, r0, #31
 800daaa:	d4f5      	bmi.n	800da98 <f_read+0x24>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800daac:	7d65      	ldrb	r5, [r4, #21]
 800daae:	2d00      	cmp	r5, #0
 800dab0:	d1f3      	bne.n	800da9a <f_read+0x26>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800dab2:	7d23      	ldrb	r3, [r4, #20]
 800dab4:	f013 0b01 	ands.w	fp, r3, #1
 800dab8:	f000 80d9 	beq.w	800dc6e <f_read+0x1fa>
	remain = fp->obj.objsize - fp->fptr;
 800dabc:	69a0      	ldr	r0, [r4, #24]
 800dabe:	68e3      	ldr	r3, [r4, #12]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800dac0:	f8d4 a000 	ldr.w	sl, [r4]
	remain = fp->obj.objsize - fp->fptr;
 800dac4:	eba3 0800 	sub.w	r8, r3, r0
 800dac8:	45c8      	cmp	r8, r9
 800daca:	bf28      	it	cs
 800dacc:	46c8      	movcs	r8, r9
	for ( ;  btr;								/* Repeat until all data read */
 800dace:	f1b8 0f00 	cmp.w	r8, #0
 800dad2:	d0e2      	beq.n	800da9a <f_read+0x26>
 800dad4:	9500      	str	r5, [sp, #0]
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800dad6:	f3c0 0c08 	ubfx	ip, r0, #0, #9
 800dada:	f1bc 0f00 	cmp.w	ip, #0
 800dade:	d152      	bne.n	800db86 <f_read+0x112>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800dae0:	f8ba 200a 	ldrh.w	r2, [sl, #10]
 800dae4:	0a43      	lsrs	r3, r0, #9
 800dae6:	3a01      	subs	r2, #1
			if (csect == 0) {					/* On the cluster boundary? */
 800dae8:	ea12 2250 	ands.w	r2, r2, r0, lsr #9
 800daec:	d036      	beq.n	800db5c <f_read+0xe8>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800daee:	69e0      	ldr	r0, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800daf0:	f8da 3014 	ldr.w	r3, [sl, #20]
	clst -= 2;
 800daf4:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800daf6:	3b02      	subs	r3, #2
 800daf8:	4298      	cmp	r0, r3
 800dafa:	d23d      	bcs.n	800db78 <f_read+0x104>
	return clst * fs->csize + fs->database;
 800dafc:	f8ba 100a 	ldrh.w	r1, [sl, #10]
 800db00:	f8da 3028 	ldr.w	r3, [sl, #40]	@ 0x28
 800db04:	fb01 3300 	mla	r3, r1, r0, r3
			if (!sect) ABORT(fs, FR_INT_ERR);
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d035      	beq.n	800db78 <f_read+0x104>
			if (cc) {							/* Read maximum contiguous sectors directly */
 800db0c:	f5b8 7f00 	cmp.w	r8, #512	@ 0x200
			sect += csect;
 800db10:	eb02 0903 	add.w	r9, r2, r3
			if (cc) {							/* Read maximum contiguous sectors directly */
 800db14:	d378      	bcc.n	800dc08 <f_read+0x194>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800db16:	eb02 2058 	add.w	r0, r2, r8, lsr #9
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800db1a:	ea4f 2558 	mov.w	r5, r8, lsr #9
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800db1e:	4288      	cmp	r0, r1
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800db20:	f89a 0001 	ldrb.w	r0, [sl, #1]
					cc = fs->csize - csect;
 800db24:	bf88      	it	hi
 800db26:	1a8d      	subhi	r5, r1, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800db28:	464a      	mov	r2, r9
 800db2a:	4631      	mov	r1, r6
 800db2c:	462b      	mov	r3, r5
 800db2e:	f7fe fcd1 	bl	800c4d4 <disk_read>
 800db32:	2800      	cmp	r0, #0
 800db34:	f040 8094 	bne.w	800dc60 <f_read+0x1ec>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800db38:	f994 2014 	ldrsb.w	r2, [r4, #20]
 800db3c:	2a00      	cmp	r2, #0
 800db3e:	f2c0 80ad 	blt.w	800dc9c <f_read+0x228>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800db42:	026a      	lsls	r2, r5, #9
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800db44:	69a0      	ldr	r0, [r4, #24]
	for ( ;  btr;								/* Repeat until all data read */
 800db46:	ebb8 0802 	subs.w	r8, r8, r2
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	4416      	add	r6, r2
 800db4e:	4410      	add	r0, r2
 800db50:	4413      	add	r3, r2
 800db52:	61a0      	str	r0, [r4, #24]
 800db54:	603b      	str	r3, [r7, #0]
	for ( ;  btr;								/* Repeat until all data read */
 800db56:	d1be      	bne.n	800dad6 <f_read+0x62>
 800db58:	9d00      	ldr	r5, [sp, #0]
 800db5a:	e79e      	b.n	800da9a <f_read+0x26>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800db5c:	2800      	cmp	r0, #0
 800db5e:	d16b      	bne.n	800dc38 <f_read+0x1c4>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800db60:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800db62:	2801      	cmp	r0, #1
 800db64:	d908      	bls.n	800db78 <f_read+0x104>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800db66:	1c43      	adds	r3, r0, #1
 800db68:	d07a      	beq.n	800dc60 <f_read+0x1ec>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800db6a:	f8da 3014 	ldr.w	r3, [sl, #20]
				fp->clust = clst;				/* Update current cluster */
 800db6e:	61e0      	str	r0, [r4, #28]
	clst -= 2;
 800db70:	3802      	subs	r0, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800db72:	3b02      	subs	r3, #2
 800db74:	4298      	cmp	r0, r3
 800db76:	d3c1      	bcc.n	800dafc <f_read+0x88>
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800db78:	2302      	movs	r3, #2
 800db7a:	461d      	mov	r5, r3
 800db7c:	7563      	strb	r3, [r4, #21]
}
 800db7e:	4628      	mov	r0, r5
 800db80:	b003      	add	sp, #12
 800db82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800db86:	f104 0130 	add.w	r1, r4, #48	@ 0x30
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800db8a:	f5cc 7300 	rsb	r3, ip, #512	@ 0x200
 800db8e:	4543      	cmp	r3, r8
 800db90:	bf28      	it	cs
 800db92:	4643      	movcs	r3, r8
 800db94:	461a      	mov	r2, r3
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800db96:	eb01 030c 	add.w	r3, r1, ip
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800db9a:	1e50      	subs	r0, r2, #1
 800db9c:	2805      	cmp	r0, #5
 800db9e:	d905      	bls.n	800dbac <f_read+0x138>
 800dba0:	f10c 0c01 	add.w	ip, ip, #1
 800dba4:	4461      	add	r1, ip
 800dba6:	1a71      	subs	r1, r6, r1
 800dba8:	2902      	cmp	r1, #2
 800dbaa:	d809      	bhi.n	800dbc0 <f_read+0x14c>
 800dbac:	1e71      	subs	r1, r6, #1
 800dbae:	eb03 0c02 	add.w	ip, r3, r2
			*d++ = *s++;
 800dbb2:	f813 0b01 	ldrb.w	r0, [r3], #1
		} while (--cnt);
 800dbb6:	4563      	cmp	r3, ip
			*d++ = *s++;
 800dbb8:	f801 0f01 	strb.w	r0, [r1, #1]!
		} while (--cnt);
 800dbbc:	d1f9      	bne.n	800dbb2 <f_read+0x13e>
 800dbbe:	e7c1      	b.n	800db44 <f_read+0xd0>
 800dbc0:	f022 0e03 	bic.w	lr, r2, #3
 800dbc4:	4619      	mov	r1, r3
 800dbc6:	4630      	mov	r0, r6
 800dbc8:	449e      	add	lr, r3
			*d++ = *s++;
 800dbca:	f851 5b04 	ldr.w	r5, [r1], #4
 800dbce:	4571      	cmp	r1, lr
 800dbd0:	f840 5b04 	str.w	r5, [r0], #4
		} while (--cnt);
 800dbd4:	d1f9      	bne.n	800dbca <f_read+0x156>
 800dbd6:	f022 0103 	bic.w	r1, r2, #3
 800dbda:	0795      	lsls	r5, r2, #30
 800dbdc:	f002 0003 	and.w	r0, r2, #3
 800dbe0:	eb06 0c01 	add.w	ip, r6, r1
 800dbe4:	eb03 0e01 	add.w	lr, r3, r1
 800dbe8:	d0ac      	beq.n	800db44 <f_read+0xd0>
			*d++ = *s++;
 800dbea:	5c5b      	ldrb	r3, [r3, r1]
		} while (--cnt);
 800dbec:	2801      	cmp	r0, #1
			*d++ = *s++;
 800dbee:	5473      	strb	r3, [r6, r1]
		} while (--cnt);
 800dbf0:	d0a8      	beq.n	800db44 <f_read+0xd0>
			*d++ = *s++;
 800dbf2:	f89e 3001 	ldrb.w	r3, [lr, #1]
		} while (--cnt);
 800dbf6:	2802      	cmp	r0, #2
			*d++ = *s++;
 800dbf8:	f88c 3001 	strb.w	r3, [ip, #1]
		} while (--cnt);
 800dbfc:	d0a2      	beq.n	800db44 <f_read+0xd0>
			*d++ = *s++;
 800dbfe:	f89e 3002 	ldrb.w	r3, [lr, #2]
 800dc02:	f88c 3002 	strb.w	r3, [ip, #2]
		} while (--cnt);
 800dc06:	e79d      	b.n	800db44 <f_read+0xd0>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800dc08:	6a22      	ldr	r2, [r4, #32]
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800dc0a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800dc0e:	454a      	cmp	r2, r9
 800dc10:	d00c      	beq.n	800dc2c <f_read+0x1b8>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800dc12:	f994 3014 	ldrsb.w	r3, [r4, #20]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc16:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	db30      	blt.n	800dc80 <f_read+0x20c>
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800dc1e:	2301      	movs	r3, #1
 800dc20:	464a      	mov	r2, r9
 800dc22:	9101      	str	r1, [sp, #4]
 800dc24:	f7fe fc56 	bl	800c4d4 <disk_read>
 800dc28:	9901      	ldr	r1, [sp, #4]
 800dc2a:	b9c8      	cbnz	r0, 800dc60 <f_read+0x1ec>
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dc2c:	69a3      	ldr	r3, [r4, #24]
			fp->sect = sect;
 800dc2e:	f8c4 9020 	str.w	r9, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dc32:	f3c3 0c08 	ubfx	ip, r3, #0, #9
 800dc36:	e7a8      	b.n	800db8a <f_read+0x116>
					if (fp->cltbl) {
 800dc38:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	FATFS *fs = fp->obj.fs;
 800dc3a:	6821      	ldr	r1, [r4, #0]
					if (fp->cltbl) {
 800dc3c:	b1c8      	cbz	r0, 800dc72 <f_read+0x1fe>
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800dc3e:	8949      	ldrh	r1, [r1, #10]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800dc40:	3004      	adds	r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800dc42:	fbb3 f3f1 	udiv	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800dc46:	6801      	ldr	r1, [r0, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800dc48:	b929      	cbnz	r1, 800dc56 <f_read+0x1e2>
 800dc4a:	e795      	b.n	800db78 <f_read+0x104>
		cl -= ncl; tbl++;		/* Next fragment */
 800dc4c:	1a5b      	subs	r3, r3, r1
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800dc4e:	f850 1f08 	ldr.w	r1, [r0, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800dc52:	2900      	cmp	r1, #0
 800dc54:	d090      	beq.n	800db78 <f_read+0x104>
		if (cl < ncl) break;	/* In this fragment? */
 800dc56:	428b      	cmp	r3, r1
 800dc58:	d2f8      	bcs.n	800dc4c <f_read+0x1d8>
	return cl + *tbl;	/* Return the cluster number */
 800dc5a:	6840      	ldr	r0, [r0, #4]
 800dc5c:	4418      	add	r0, r3
 800dc5e:	e780      	b.n	800db62 <f_read+0xee>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dc60:	465d      	mov	r5, fp
 800dc62:	2301      	movs	r3, #1
}
 800dc64:	4628      	mov	r0, r5
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dc66:	7563      	strb	r3, [r4, #21]
}
 800dc68:	b003      	add	sp, #12
 800dc6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800dc6e:	2507      	movs	r5, #7
 800dc70:	e713      	b.n	800da9a <f_read+0x26>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800dc72:	4608      	mov	r0, r1
 800dc74:	69e1      	ldr	r1, [r4, #28]
 800dc76:	9201      	str	r2, [sp, #4]
 800dc78:	f7fe ff70 	bl	800cb5c <get_fat.isra.0>
 800dc7c:	9a01      	ldr	r2, [sp, #4]
 800dc7e:	e770      	b.n	800db62 <f_read+0xee>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dc80:	2301      	movs	r3, #1
 800dc82:	9101      	str	r1, [sp, #4]
 800dc84:	f7fe fc34 	bl	800c4f0 <disk_write>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	d1e9      	bne.n	800dc60 <f_read+0x1ec>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dc8c:	7d23      	ldrb	r3, [r4, #20]
 800dc8e:	9901      	ldr	r1, [sp, #4]
 800dc90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc94:	7523      	strb	r3, [r4, #20]
 800dc96:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800dc9a:	e7c0      	b.n	800dc1e <f_read+0x1aa>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800dc9c:	6a22      	ldr	r2, [r4, #32]
 800dc9e:	eba2 0209 	sub.w	r2, r2, r9
 800dca2:	42aa      	cmp	r2, r5
 800dca4:	f4bf af4d 	bcs.w	800db42 <f_read+0xce>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800dca8:	eb06 2242 	add.w	r2, r6, r2, lsl #9
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800dcac:	f104 0131 	add.w	r1, r4, #49	@ 0x31
 800dcb0:	1a51      	subs	r1, r2, r1
 800dcb2:	2902      	cmp	r1, #2
 800dcb4:	d90a      	bls.n	800dccc <f_read+0x258>
 800dcb6:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800dcba:	f502 7c00 	add.w	ip, r2, #512	@ 0x200
			*d++ = *s++;
 800dcbe:	f851 3b04 	ldr.w	r3, [r1], #4
 800dcc2:	f842 3b04 	str.w	r3, [r2], #4
		} while (--cnt);
 800dcc6:	4562      	cmp	r2, ip
 800dcc8:	d1f9      	bne.n	800dcbe <f_read+0x24a>
 800dcca:	e73a      	b.n	800db42 <f_read+0xce>
 800dccc:	3a01      	subs	r2, #1
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800dcce:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800dcd2:	f504 7c0c 	add.w	ip, r4, #560	@ 0x230
			*d++ = *s++;
 800dcd6:	f811 3b01 	ldrb.w	r3, [r1], #1
		} while (--cnt);
 800dcda:	458c      	cmp	ip, r1
			*d++ = *s++;
 800dcdc:	f802 3f01 	strb.w	r3, [r2, #1]!
		} while (--cnt);
 800dce0:	d1f9      	bne.n	800dcd6 <f_read+0x262>
 800dce2:	e72e      	b.n	800db42 <f_read+0xce>

0800dce4 <f_close>:
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dce4:	b158      	cbz	r0, 800dcfe <f_close+0x1a>
 800dce6:	6803      	ldr	r3, [r0, #0]
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800dce8:	b570      	push	{r4, r5, r6, lr}
 800dcea:	4604      	mov	r4, r0
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dcec:	b12b      	cbz	r3, 800dcfa <f_close+0x16>
 800dcee:	781a      	ldrb	r2, [r3, #0]
 800dcf0:	b11a      	cbz	r2, 800dcfa <f_close+0x16>
 800dcf2:	8881      	ldrh	r1, [r0, #4]
 800dcf4:	88da      	ldrh	r2, [r3, #6]
 800dcf6:	4291      	cmp	r1, r2
 800dcf8:	d003      	beq.n	800dd02 <f_close+0x1e>
{
 800dcfa:	2009      	movs	r0, #9
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 800dcfc:	bd70      	pop	{r4, r5, r6, pc}
{
 800dcfe:	2009      	movs	r0, #9
}
 800dd00:	4770      	bx	lr
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dd02:	7858      	ldrb	r0, [r3, #1]
 800dd04:	f7fe fbc6 	bl	800c494 <disk_status>
 800dd08:	07c1      	lsls	r1, r0, #31
 800dd0a:	d4f6      	bmi.n	800dcfa <f_close+0x16>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dd0c:	7d23      	ldrb	r3, [r4, #20]
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800dd0e:	6825      	ldr	r5, [r4, #0]
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dd10:	065a      	lsls	r2, r3, #25
 800dd12:	d52e      	bpl.n	800dd72 <f_close+0x8e>
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dd14:	061b      	lsls	r3, r3, #24
 800dd16:	d451      	bmi.n	800ddbc <f_close+0xd8>
			tm = GET_FATTIME();				/* Modified time */
 800dd18:	f7fe fad2 	bl	800c2c0 <get_fattime>
				res = move_window(fs, fp->dir_sect);
 800dd1c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
			tm = GET_FATTIME();				/* Modified time */
 800dd1e:	4606      	mov	r6, r0
				res = move_window(fs, fp->dir_sect);
 800dd20:	4628      	mov	r0, r5
 800dd22:	f7fe fcf3 	bl	800c70c <move_window>
				if (res == FR_OK) {
 800dd26:	2800      	cmp	r0, #0
 800dd28:	d1e8      	bne.n	800dcfc <f_close+0x18>
					dir = fp->dir_ptr;
 800dd2a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dd2c:	7ada      	ldrb	r2, [r3, #11]
 800dd2e:	f042 0220 	orr.w	r2, r2, #32
 800dd32:	72da      	strb	r2, [r3, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dd34:	68a2      	ldr	r2, [r4, #8]
 800dd36:	6821      	ldr	r1, [r4, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800dd38:	f3c2 2007 	ubfx	r0, r2, #8, #8
 800dd3c:	769a      	strb	r2, [r3, #26]
	*ptr++ = (BYTE)val;
 800dd3e:	76d8      	strb	r0, [r3, #27]
	if (fs->fs_type == FS_FAT32) {
 800dd40:	7809      	ldrb	r1, [r1, #0]
 800dd42:	2903      	cmp	r1, #3
 800dd44:	d103      	bne.n	800dd4e <f_close+0x6a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800dd46:	0c12      	lsrs	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 800dd48:	751a      	strb	r2, [r3, #20]
 800dd4a:	0a12      	lsrs	r2, r2, #8
	*ptr++ = (BYTE)val;
 800dd4c:	755a      	strb	r2, [r3, #21]
	*ptr++ = (BYTE)val; val >>= 8;
 800dd4e:	68e1      	ldr	r1, [r4, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 800dd50:	2200      	movs	r2, #0
	*ptr++ = (BYTE)val; val >>= 8;
 800dd52:	f8c3 6016 	str.w	r6, [r3, #22]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dd56:	4628      	mov	r0, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800dd58:	61d9      	str	r1, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 800dd5a:	825a      	strh	r2, [r3, #18]
					fs->wflag = 1;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	70eb      	strb	r3, [r5, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dd60:	f7fe fc76 	bl	800c650 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 800dd64:	7d23      	ldrb	r3, [r4, #20]
 800dd66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd6a:	7523      	strb	r3, [r4, #20]
	if (res == FR_OK)
 800dd6c:	2800      	cmp	r0, #0
 800dd6e:	d1c5      	bne.n	800dcfc <f_close+0x18>
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800dd70:	6825      	ldr	r5, [r4, #0]
 800dd72:	2d00      	cmp	r5, #0
 800dd74:	d0c1      	beq.n	800dcfa <f_close+0x16>
 800dd76:	782b      	ldrb	r3, [r5, #0]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d0be      	beq.n	800dcfa <f_close+0x16>
 800dd7c:	88a2      	ldrh	r2, [r4, #4]
 800dd7e:	88eb      	ldrh	r3, [r5, #6]
 800dd80:	429a      	cmp	r2, r3
 800dd82:	d1ba      	bne.n	800dcfa <f_close+0x16>
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800dd84:	7868      	ldrb	r0, [r5, #1]
 800dd86:	f7fe fb85 	bl	800c494 <disk_status>
 800dd8a:	f010 0001 	ands.w	r0, r0, #1
 800dd8e:	d1b4      	bne.n	800dcfa <f_close+0x16>
	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800dd90:	6923      	ldr	r3, [r4, #16]
 800dd92:	3b01      	subs	r3, #1
 800dd94:	2b01      	cmp	r3, #1
 800dd96:	d81e      	bhi.n	800ddd6 <f_close+0xf2>
		n = Files[i].ctr;
 800dd98:	4912      	ldr	r1, [pc, #72]	@ (800dde4 <f_close+0x100>)
 800dd9a:	011d      	lsls	r5, r3, #4
 800dd9c:	eb01 1303 	add.w	r3, r1, r3, lsl #4
 800dda0:	899a      	ldrh	r2, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800dda2:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800dda6:	d01a      	beq.n	800ddde <f_close+0xfa>
		if (n > 0) n--;				/* Decrement read mode open count */
 800dda8:	b11a      	cbz	r2, 800ddb2 <f_close+0xce>
 800ddaa:	3a01      	subs	r2, #1
 800ddac:	b292      	uxth	r2, r2
		Files[i].ctr = n;
 800ddae:	819a      	strh	r2, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ddb0:	b90a      	cbnz	r2, 800ddb6 <f_close+0xd2>
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	514b      	str	r3, [r1, r5]
				fp->obj.fs = 0;			/* Invalidate file object */
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	6023      	str	r3, [r4, #0]
}
 800ddba:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ddbc:	2301      	movs	r3, #1
 800ddbe:	6a22      	ldr	r2, [r4, #32]
 800ddc0:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800ddc4:	7868      	ldrb	r0, [r5, #1]
 800ddc6:	f7fe fb93 	bl	800c4f0 <disk_write>
 800ddca:	b930      	cbnz	r0, 800ddda <f_close+0xf6>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ddcc:	7d23      	ldrb	r3, [r4, #20]
 800ddce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ddd2:	7523      	strb	r3, [r4, #20]
 800ddd4:	e7a0      	b.n	800dd18 <f_close+0x34>
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ddd6:	2002      	movs	r0, #2
}
 800ddd8:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ddda:	2001      	movs	r0, #1
}
 800dddc:	bd70      	pop	{r4, r5, r6, pc}
		Files[i].ctr = n;
 800ddde:	8198      	strh	r0, [r3, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800dde0:	e7e7      	b.n	800ddb2 <f_close+0xce>
 800dde2:	bf00      	nop
 800dde4:	240ac7d8 	.word	0x240ac7d8

0800dde8 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800dde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddec:	b085      	sub	sp, #20
	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ddee:	b148      	cbz	r0, 800de04 <f_lseek+0x1c>
 800ddf0:	6803      	ldr	r3, [r0, #0]
 800ddf2:	4604      	mov	r4, r0
 800ddf4:	b133      	cbz	r3, 800de04 <f_lseek+0x1c>
 800ddf6:	781a      	ldrb	r2, [r3, #0]
 800ddf8:	b122      	cbz	r2, 800de04 <f_lseek+0x1c>
 800ddfa:	460e      	mov	r6, r1
 800ddfc:	88da      	ldrh	r2, [r3, #6]
 800ddfe:	8881      	ldrh	r1, [r0, #4]
 800de00:	4291      	cmp	r1, r2
 800de02:	d004      	beq.n	800de0e <f_lseek+0x26>
	FRESULT res = FR_INVALID_OBJECT;
 800de04:	2509      	movs	r5, #9
			fp->sect = nsect;
		}
	}

	LEAVE_FF(fs, res);
}
 800de06:	4628      	mov	r0, r5
 800de08:	b005      	add	sp, #20
 800de0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800de0e:	7858      	ldrb	r0, [r3, #1]
 800de10:	f7fe fb40 	bl	800c494 <disk_status>
 800de14:	07c3      	lsls	r3, r0, #31
 800de16:	d4f5      	bmi.n	800de04 <f_lseek+0x1c>
	if (res == FR_OK) res = (FRESULT)fp->err;
 800de18:	7d65      	ldrb	r5, [r4, #21]
	if (res != FR_OK) LEAVE_FF(fs, res);
 800de1a:	2d00      	cmp	r5, #0
 800de1c:	d1f3      	bne.n	800de06 <f_lseek+0x1e>
	if (fp->cltbl) {	/* Fast seek */
 800de1e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800de20:	f8d4 9000 	ldr.w	r9, [r4]
	if (fp->cltbl) {	/* Fast seek */
 800de24:	b1f8      	cbz	r0, 800de66 <f_lseek+0x7e>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800de26:	1c77      	adds	r7, r6, #1
 800de28:	d05d      	beq.n	800dee6 <f_lseek+0xfe>
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800de2a:	68e3      	ldr	r3, [r4, #12]
 800de2c:	429e      	cmp	r6, r3
 800de2e:	bf28      	it	cs
 800de30:	461e      	movcs	r6, r3
			fp->fptr = ofs;				/* Set file pointer */
 800de32:	61a6      	str	r6, [r4, #24]
			if (ofs) {
 800de34:	2e00      	cmp	r6, #0
 800de36:	d0e6      	beq.n	800de06 <f_lseek+0x1e>
				fp->clust = clmt_clust(fp, ofs - 1);
 800de38:	f106 3cff 	add.w	ip, r6, #4294967295
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800de3c:	f8b9 700a 	ldrh.w	r7, [r9, #10]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800de40:	6843      	ldr	r3, [r0, #4]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800de42:	1d02      	adds	r2, r0, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800de44:	ea4f 2c5c 	mov.w	ip, ip, lsr #9
 800de48:	fbbc f1f7 	udiv	r1, ip, r7
		if (ncl == 0) return 0;	/* End of table? (error) */
 800de4c:	b92b      	cbnz	r3, 800de5a <f_lseek+0x72>
 800de4e:	e05f      	b.n	800df10 <f_lseek+0x128>
		cl -= ncl; tbl++;		/* Next fragment */
 800de50:	1ac9      	subs	r1, r1, r3
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800de52:	f852 3f08 	ldr.w	r3, [r2, #8]!
		if (ncl == 0) return 0;	/* End of table? (error) */
 800de56:	2b00      	cmp	r3, #0
 800de58:	d05a      	beq.n	800df10 <f_lseek+0x128>
		if (cl < ncl) break;	/* In this fragment? */
 800de5a:	428b      	cmp	r3, r1
 800de5c:	d9f8      	bls.n	800de50 <f_lseek+0x68>
	return cl + *tbl;	/* Return the cluster number */
 800de5e:	6853      	ldr	r3, [r2, #4]
 800de60:	440b      	add	r3, r1
	clst -= 2;
 800de62:	1e99      	subs	r1, r3, #2
	return cl + *tbl;	/* Return the cluster number */
 800de64:	e056      	b.n	800df14 <f_lseek+0x12c>
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800de66:	68e2      	ldr	r2, [r4, #12]
		ifptr = fp->fptr;
 800de68:	69a3      	ldr	r3, [r4, #24]
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800de6a:	42b2      	cmp	r2, r6
 800de6c:	d204      	bcs.n	800de78 <f_lseek+0x90>
 800de6e:	7d21      	ldrb	r1, [r4, #20]
 800de70:	0788      	lsls	r0, r1, #30
 800de72:	f100 809b 	bmi.w	800dfac <f_lseek+0x1c4>
 800de76:	4616      	mov	r6, r2
		fp->fptr = nsect = 0;
 800de78:	2200      	movs	r2, #0
 800de7a:	61a2      	str	r2, [r4, #24]
		if (ofs) {
 800de7c:	2e00      	cmp	r6, #0
 800de7e:	d0c2      	beq.n	800de06 <f_lseek+0x1e>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800de80:	f8b9 800a 	ldrh.w	r8, [r9, #10]
 800de84:	ea4f 2848 	mov.w	r8, r8, lsl #9
			if (ifptr > 0 &&
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d16e      	bne.n	800df6a <f_lseek+0x182>
				clst = fp->obj.sclust;					/* start from the first cluster */
 800de8c:	68a7      	ldr	r7, [r4, #8]
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800de8e:	2f00      	cmp	r7, #0
 800de90:	f000 811e 	beq.w	800e0d0 <f_lseek+0x2e8>
				fp->clust = clst;
 800de94:	2300      	movs	r3, #0
 800de96:	61e7      	str	r7, [r4, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800de98:	45b0      	cmp	r8, r6
 800de9a:	f080 8155 	bcs.w	800e148 <f_lseek+0x360>
 800de9e:	4639      	mov	r1, r7
 800dea0:	e014      	b.n	800decc <f_lseek+0xe4>
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800dea2:	f7fe feb1 	bl	800cc08 <create_chain>
						if (clst == 0) {				/* Clip file size in case of disk full */
 800dea6:	4601      	mov	r1, r0
 800dea8:	2800      	cmp	r0, #0
 800deaa:	f000 8148 	beq.w	800e13e <f_lseek+0x356>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800deae:	1c4b      	adds	r3, r1, #1
 800deb0:	f000 80c7 	beq.w	800e042 <f_lseek+0x25a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800deb4:	2901      	cmp	r1, #1
 800deb6:	d91d      	bls.n	800def4 <f_lseek+0x10c>
 800deb8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800debc:	428b      	cmp	r3, r1
 800debe:	d919      	bls.n	800def4 <f_lseek+0x10c>
				fp->fptr += ofs;
 800dec0:	69a2      	ldr	r2, [r4, #24]
				while (ofs > bcs) {						/* Cluster following loop */
 800dec2:	45b0      	cmp	r8, r6
					fp->clust = clst;
 800dec4:	61e1      	str	r1, [r4, #28]
				fp->fptr += ofs;
 800dec6:	4613      	mov	r3, r2
				while (ofs > bcs) {						/* Cluster following loop */
 800dec8:	f080 8120 	bcs.w	800e10c <f_lseek+0x324>
					ofs -= bcs; fp->fptr += bcs;
 800decc:	4443      	add	r3, r8
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800dece:	4620      	mov	r0, r4
					ofs -= bcs; fp->fptr += bcs;
 800ded0:	eba6 0608 	sub.w	r6, r6, r8
 800ded4:	61a3      	str	r3, [r4, #24]
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ded6:	7d23      	ldrb	r3, [r4, #20]
 800ded8:	079a      	lsls	r2, r3, #30
 800deda:	d4e2      	bmi.n	800dea2 <f_lseek+0xba>
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800dedc:	6820      	ldr	r0, [r4, #0]
 800dede:	f7fe fe3d 	bl	800cb5c <get_fat.isra.0>
 800dee2:	4601      	mov	r1, r0
 800dee4:	e7e3      	b.n	800deae <f_lseek+0xc6>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800dee6:	4680      	mov	r8, r0
			cl = fp->obj.sclust;		/* Origin of the chain */
 800dee8:	68a2      	ldr	r2, [r4, #8]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800deea:	f858 1b04 	ldr.w	r1, [r8], #4
			if (cl) {
 800deee:	b12a      	cbz	r2, 800defc <f_lseek+0x114>
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800def0:	2a01      	cmp	r2, #1
 800def2:	d15f      	bne.n	800dfb4 <f_lseek+0x1cc>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800def4:	2302      	movs	r3, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800def6:	461d      	mov	r5, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800def8:	7563      	strb	r3, [r4, #21]
 800defa:	e784      	b.n	800de06 <f_lseek+0x1e>
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800defc:	f04f 0a02 	mov.w	sl, #2
			if (ulen <= tlen) {
 800df00:	458a      	cmp	sl, r1
			*fp->cltbl = ulen;	/* Number of items used */
 800df02:	f8c0 a000 	str.w	sl, [r0]
			if (ulen <= tlen) {
 800df06:	d853      	bhi.n	800dfb0 <f_lseek+0x1c8>
				*tbl = 0;		/* Terminate table */
 800df08:	2300      	movs	r3, #0
 800df0a:	f8c8 3000 	str.w	r3, [r8]
 800df0e:	e77a      	b.n	800de06 <f_lseek+0x1e>
 800df10:	f06f 0101 	mvn.w	r1, #1
				fp->clust = clmt_clust(fp, ofs - 1);
 800df14:	61e3      	str	r3, [r4, #28]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800df16:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800df1a:	3b02      	subs	r3, #2
 800df1c:	428b      	cmp	r3, r1
 800df1e:	d9e9      	bls.n	800def4 <f_lseek+0x10c>
	return clst * fs->csize + fs->database;
 800df20:	f8d9 2028 	ldr.w	r2, [r9, #40]	@ 0x28
 800df24:	fb01 2207 	mla	r2, r1, r7, r2
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800df28:	2a00      	cmp	r2, #0
 800df2a:	d0e3      	beq.n	800def4 <f_lseek+0x10c>
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800df2c:	f3c6 0608 	ubfx	r6, r6, #0, #9
 800df30:	2e00      	cmp	r6, #0
 800df32:	f43f af68 	beq.w	800de06 <f_lseek+0x1e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800df36:	3f01      	subs	r7, #1
 800df38:	ea07 070c 	and.w	r7, r7, ip
 800df3c:	4417      	add	r7, r2
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800df3e:	6a22      	ldr	r2, [r4, #32]
 800df40:	42ba      	cmp	r2, r7
 800df42:	f43f af60 	beq.w	800de06 <f_lseek+0x1e>
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800df46:	f994 3014 	ldrsb.w	r3, [r4, #20]
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800df4a:	f104 0630 	add.w	r6, r4, #48	@ 0x30
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800df4e:	f899 0001 	ldrb.w	r0, [r9, #1]
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800df52:	2b00      	cmp	r3, #0
 800df54:	f2c0 80af 	blt.w	800e0b6 <f_lseek+0x2ce>
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800df58:	4631      	mov	r1, r6
 800df5a:	2301      	movs	r3, #1
 800df5c:	463a      	mov	r2, r7
 800df5e:	f7fe fab9 	bl	800c4d4 <disk_read>
 800df62:	2800      	cmp	r0, #0
 800df64:	d16d      	bne.n	800e042 <f_lseek+0x25a>
			fp->sect = nsect;
 800df66:	6227      	str	r7, [r4, #32]
 800df68:	e74d      	b.n	800de06 <f_lseek+0x1e>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800df6a:	3b01      	subs	r3, #1
 800df6c:	1e72      	subs	r2, r6, #1
 800df6e:	fbb3 f1f8 	udiv	r1, r3, r8
 800df72:	fbb2 f2f8 	udiv	r2, r2, r8
			if (ifptr > 0 &&
 800df76:	428a      	cmp	r2, r1
 800df78:	d388      	bcc.n	800de8c <f_lseek+0xa4>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800df7a:	f1c8 0200 	rsb	r2, r8, #0
				clst = fp->clust;
 800df7e:	69e7      	ldr	r7, [r4, #28]
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800df80:	4013      	ands	r3, r2
				ofs -= fp->fptr;
 800df82:	1af6      	subs	r6, r6, r3
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800df84:	61a3      	str	r3, [r4, #24]
			if (clst != 0) {
 800df86:	2f00      	cmp	r7, #0
 800df88:	d186      	bne.n	800de98 <f_lseek+0xb0>
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800df8a:	68e2      	ldr	r2, [r4, #12]
 800df8c:	429a      	cmp	r2, r3
 800df8e:	d204      	bcs.n	800df9a <f_lseek+0x1b2>
			fp->flag |= FA_MODIFIED;
 800df90:	7d22      	ldrb	r2, [r4, #20]
			fp->obj.objsize = fp->fptr;
 800df92:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA_MODIFIED;
 800df94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df98:	7522      	strb	r2, [r4, #20]
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800df9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	f43f af31 	beq.w	800de06 <f_lseek+0x1e>
 800dfa4:	6a22      	ldr	r2, [r4, #32]
 800dfa6:	42ba      	cmp	r2, r7
 800dfa8:	d1cd      	bne.n	800df46 <f_lseek+0x15e>
 800dfaa:	e72c      	b.n	800de06 <f_lseek+0x1e>
		fp->fptr = nsect = 0;
 800dfac:	61a5      	str	r5, [r4, #24]
		if (ofs) {
 800dfae:	e767      	b.n	800de80 <f_lseek+0x98>
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800dfb0:	2511      	movs	r5, #17
 800dfb2:	e728      	b.n	800de06 <f_lseek+0x1e>
 800dfb4:	464f      	mov	r7, r9
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800dfb6:	f04f 0a02 	mov.w	sl, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800dfba:	46c3      	mov	fp, r8
 800dfbc:	4616      	mov	r6, r2
 800dfbe:	9102      	str	r1, [sp, #8]
 800dfc0:	9503      	str	r5, [sp, #12]
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800dfc2:	4635      	mov	r5, r6
						pcl = cl; ncl++;
 800dfc4:	f04f 0801 	mov.w	r8, #1
 800dfc8:	9600      	str	r6, [sp, #0]
 800dfca:	e033      	b.n	800e034 <f_lseek+0x24c>
		switch (fs->fs_type) {
 800dfcc:	783b      	ldrb	r3, [r7, #0]
 800dfce:	2b02      	cmp	r3, #2
 800dfd0:	d04e      	beq.n	800e070 <f_lseek+0x288>
 800dfd2:	2b03      	cmp	r3, #3
 800dfd4:	d039      	beq.n	800e04a <f_lseek+0x262>
 800dfd6:	2b01      	cmp	r3, #1
 800dfd8:	d18c      	bne.n	800def4 <f_lseek+0x10c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dfda:	6a39      	ldr	r1, [r7, #32]
			bc = (UINT)clst; bc += bc / 2;
 800dfdc:	eb05 0655 	add.w	r6, r5, r5, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dfe0:	4638      	mov	r0, r7
 800dfe2:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 800dfe6:	f7fe fb91 	bl	800c70c <move_window>
 800dfea:	bb50      	cbnz	r0, 800e042 <f_lseek+0x25a>
			wc = fs->win[bc++ % SS(fs)];
 800dfec:	f3c6 0208 	ubfx	r2, r6, #0, #9
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dff0:	6a39      	ldr	r1, [r7, #32]
			wc = fs->win[bc++ % SS(fs)];
 800dff2:	3601      	adds	r6, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dff4:	4638      	mov	r0, r7
			wc = fs->win[bc++ % SS(fs)];
 800dff6:	443a      	add	r2, r7
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800dff8:	eb01 2156 	add.w	r1, r1, r6, lsr #9
			wc = fs->win[bc++ % SS(fs)];
 800dffc:	f892 3030 	ldrb.w	r3, [r2, #48]	@ 0x30
 800e000:	9301      	str	r3, [sp, #4]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e002:	f7fe fb83 	bl	800c70c <move_window>
 800e006:	b9e0      	cbnz	r0, 800e042 <f_lseek+0x25a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e008:	f3c6 0308 	ubfx	r3, r6, #0, #9
 800e00c:	9a01      	ldr	r2, [sp, #4]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e00e:	07ee      	lsls	r6, r5, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 800e010:	443b      	add	r3, r7
 800e012:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e016:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e01a:	d570      	bpl.n	800e0fe <f_lseek+0x316>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e01c:	2a1f      	cmp	r2, #31
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e01e:	ea4f 1312 	mov.w	r3, r2, lsr #4
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e022:	f67f af67 	bls.w	800def4 <f_lseek+0x10c>
					} while (cl == pcl + 1);
 800e026:	3501      	adds	r5, #1
 800e028:	429d      	cmp	r5, r3
 800e02a:	d131      	bne.n	800e090 <f_lseek+0x2a8>
						pcl = cl; ncl++;
 800e02c:	f108 0801 	add.w	r8, r8, #1
 800e030:	461d      	mov	r5, r3
 800e032:	6827      	ldr	r7, [r4, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	42ab      	cmp	r3, r5
 800e038:	d8c8      	bhi.n	800dfcc <f_lseek+0x1e4>
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e03a:	2302      	movs	r3, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e03c:	461d      	mov	r5, r3
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e03e:	7563      	strb	r3, [r4, #21]
 800e040:	e6e1      	b.n	800de06 <f_lseek+0x1e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e042:	2301      	movs	r3, #1
 800e044:	461d      	mov	r5, r3
 800e046:	7563      	strb	r3, [r4, #21]
 800e048:	e6dd      	b.n	800de06 <f_lseek+0x1e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e04a:	6a39      	ldr	r1, [r7, #32]
 800e04c:	4638      	mov	r0, r7
 800e04e:	eb01 11d5 	add.w	r1, r1, r5, lsr #7
 800e052:	f7fe fb5b 	bl	800c70c <move_window>
 800e056:	2800      	cmp	r0, #0
 800e058:	d1f3      	bne.n	800e042 <f_lseek+0x25a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e05a:	00ab      	lsls	r3, r5, #2
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e05c:	493e      	ldr	r1, [pc, #248]	@ (800e158 <f_lseek+0x370>)
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e05e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
	rv = rv << 8 | ptr[0];
 800e062:	443b      	add	r3, r7
 800e064:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e066:	420a      	tst	r2, r1
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e068:	f022 4370 	bic.w	r3, r2, #4026531840	@ 0xf0000000
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e06c:	d1db      	bne.n	800e026 <f_lseek+0x23e>
 800e06e:	e741      	b.n	800def4 <f_lseek+0x10c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e070:	6a39      	ldr	r1, [r7, #32]
 800e072:	4638      	mov	r0, r7
 800e074:	eb01 2115 	add.w	r1, r1, r5, lsr #8
 800e078:	f7fe fb48 	bl	800c70c <move_window>
 800e07c:	2800      	cmp	r0, #0
 800e07e:	d1e0      	bne.n	800e042 <f_lseek+0x25a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e080:	006b      	lsls	r3, r5, #1
 800e082:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e086:	443b      	add	r3, r7
 800e088:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e08a:	2b01      	cmp	r3, #1
 800e08c:	d8cb      	bhi.n	800e026 <f_lseek+0x23e>
 800e08e:	e731      	b.n	800def4 <f_lseek+0x10c>
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e090:	f10a 0a02 	add.w	sl, sl, #2
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e094:	9a02      	ldr	r2, [sp, #8]
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800e096:	9e00      	ldr	r6, [sp, #0]
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800e098:	4552      	cmp	r2, sl
 800e09a:	d327      	bcc.n	800e0ec <f_lseek+0x304>
						*tbl++ = ncl; *tbl++ = tcl;
 800e09c:	465a      	mov	r2, fp
 800e09e:	f842 8b08 	str.w	r8, [r2], #8
 800e0a2:	f8cb 6004 	str.w	r6, [fp, #4]
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e0a6:	f8d9 1014 	ldr.w	r1, [r9, #20]
 800e0aa:	4299      	cmp	r1, r3
 800e0ac:	d950      	bls.n	800e150 <f_lseek+0x368>
						*tbl++ = ncl; *tbl++ = tcl;
 800e0ae:	4693      	mov	fp, r2
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e0b0:	461e      	mov	r6, r3
 800e0b2:	6827      	ldr	r7, [r4, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e0b4:	e785      	b.n	800dfc2 <f_lseek+0x1da>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e0b6:	2301      	movs	r3, #1
 800e0b8:	4631      	mov	r1, r6
 800e0ba:	f7fe fa19 	bl	800c4f0 <disk_write>
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	d1bf      	bne.n	800e042 <f_lseek+0x25a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e0c2:	7d23      	ldrb	r3, [r4, #20]
 800e0c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e0c8:	7523      	strb	r3, [r4, #20]
 800e0ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e0ce:	e743      	b.n	800df58 <f_lseek+0x170>
					clst = create_chain(&fp->obj, 0);
 800e0d0:	4639      	mov	r1, r7
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	f7fe fd98 	bl	800cc08 <create_chain>
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e0d8:	2801      	cmp	r0, #1
					clst = create_chain(&fp->obj, 0);
 800e0da:	4607      	mov	r7, r0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e0dc:	f43f af0a 	beq.w	800def4 <f_lseek+0x10c>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e0e0:	1c41      	adds	r1, r0, #1
 800e0e2:	d0ae      	beq.n	800e042 <f_lseek+0x25a>
				fp->fptr += ofs;
 800e0e4:	69a3      	ldr	r3, [r4, #24]
					fp->obj.sclust = clst;
 800e0e6:	60a0      	str	r0, [r4, #8]
				fp->clust = clst;
 800e0e8:	61e0      	str	r0, [r4, #28]
 800e0ea:	e74c      	b.n	800df86 <f_lseek+0x19e>
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e0ec:	f8d9 2014 	ldr.w	r2, [r9, #20]
 800e0f0:	429a      	cmp	r2, r3
 800e0f2:	d8dd      	bhi.n	800e0b0 <f_lseek+0x2c8>
 800e0f4:	46d8      	mov	r8, fp
 800e0f6:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
			*fp->cltbl = ulen;	/* Number of items used */
 800e0fa:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800e0fc:	e700      	b.n	800df00 <f_lseek+0x118>
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e0fe:	f640 71fe 	movw	r1, #4094	@ 0xffe
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e102:	f3c2 030b 	ubfx	r3, r2, #0, #12
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800e106:	420a      	tst	r2, r1
 800e108:	d18d      	bne.n	800e026 <f_lseek+0x23e>
 800e10a:	e6f3      	b.n	800def4 <f_lseek+0x10c>
				if (ofs % SS(fs)) {
 800e10c:	460f      	mov	r7, r1
 800e10e:	f3c6 0108 	ubfx	r1, r6, #0, #9
				fp->fptr += ofs;
 800e112:	18b3      	adds	r3, r6, r2
 800e114:	61a3      	str	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800e116:	b1a9      	cbz	r1, 800e144 <f_lseek+0x35c>
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e118:	f8d9 2014 	ldr.w	r2, [r9, #20]
	clst -= 2;
 800e11c:	1eb9      	subs	r1, r7, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e11e:	3a02      	subs	r2, #2
 800e120:	4291      	cmp	r1, r2
 800e122:	f4bf aee7 	bcs.w	800def4 <f_lseek+0x10c>
	return clst * fs->csize + fs->database;
 800e126:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 800e12a:	f8d9 7028 	ldr.w	r7, [r9, #40]	@ 0x28
 800e12e:	fb01 7702 	mla	r7, r1, r2, r7
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e132:	2f00      	cmp	r7, #0
 800e134:	f43f aede 	beq.w	800def4 <f_lseek+0x10c>
					nsect += (DWORD)(ofs / SS(fs));
 800e138:	eb07 2756 	add.w	r7, r7, r6, lsr #9
 800e13c:	e725      	b.n	800df8a <f_lseek+0x1a2>
 800e13e:	4607      	mov	r7, r0
				fp->fptr += ofs;
 800e140:	69a3      	ldr	r3, [r4, #24]
				if (ofs % SS(fs)) {
 800e142:	e722      	b.n	800df8a <f_lseek+0x1a2>
		fp->fptr = nsect = 0;
 800e144:	460f      	mov	r7, r1
 800e146:	e720      	b.n	800df8a <f_lseek+0x1a2>
				if (ofs % SS(fs)) {
 800e148:	f3c6 0108 	ubfx	r1, r6, #0, #9
 800e14c:	69a2      	ldr	r2, [r4, #24]
 800e14e:	e7e0      	b.n	800e112 <f_lseek+0x32a>
						*tbl++ = ncl; *tbl++ = tcl;
 800e150:	9902      	ldr	r1, [sp, #8]
 800e152:	4690      	mov	r8, r2
 800e154:	9d03      	ldr	r5, [sp, #12]
 800e156:	e7d0      	b.n	800e0fa <f_lseek+0x312>
 800e158:	0ffffffe 	.word	0x0ffffffe

0800e15c <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800e15c:	4b10      	ldr	r3, [pc, #64]	@ (800e1a0 <FATFS_LinkDriver+0x44>)
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e15e:	b410      	push	{r4}
  if(disk.nbr < _VOLUMES)
 800e160:	7a5c      	ldrb	r4, [r3, #9]
 800e162:	b9cc      	cbnz	r4, 800e198 <FATFS_LinkDriver+0x3c>
 800e164:	4602      	mov	r2, r0
    disk.is_initialized[disk.nbr] = 0;
 800e166:	f004 00ff 	and.w	r0, r4, #255	@ 0xff
 800e16a:	7a5c      	ldrb	r4, [r3, #9]
 800e16c:	5518      	strb	r0, [r3, r4]
    disk.drv[disk.nbr] = drv;
 800e16e:	7a5c      	ldrb	r4, [r3, #9]
 800e170:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e174:	6062      	str	r2, [r4, #4]
    disk.lun[disk.nbr] = lun;
 800e176:	7a5c      	ldrb	r4, [r3, #9]
    DiskNum = disk.nbr++;
 800e178:	7a5a      	ldrb	r2, [r3, #9]
    disk.lun[disk.nbr] = lun;
 800e17a:	441c      	add	r4, r3
 800e17c:	7220      	strb	r0, [r4, #8]
    DiskNum = disk.nbr++;
 800e17e:	1c54      	adds	r4, r2, #1
    path[0] = DiskNum + '0';
 800e180:	3230      	adds	r2, #48	@ 0x30
    DiskNum = disk.nbr++;
 800e182:	b2e4      	uxtb	r4, r4
 800e184:	725c      	strb	r4, [r3, #9]
    path[1] = ':';
 800e186:	243a      	movs	r4, #58	@ 0x3a
    path[2] = '/';
 800e188:	232f      	movs	r3, #47	@ 0x2f
    path[0] = DiskNum + '0';
 800e18a:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 800e18c:	704c      	strb	r4, [r1, #1]
    path[3] = 0;
 800e18e:	70c8      	strb	r0, [r1, #3]
  return FATFS_LinkDriverEx(drv, path, 0);
}
 800e190:	f85d 4b04 	ldr.w	r4, [sp], #4
    path[2] = '/';
 800e194:	708b      	strb	r3, [r1, #2]
}
 800e196:	4770      	bx	lr
  uint8_t ret = 1;
 800e198:	2001      	movs	r0, #1
}
 800e19a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e19e:	4770      	bx	lr
 800e1a0:	240ac800 	.word	0x240ac800

0800e1a4 <sniprintf>:
 800e1a4:	b40c      	push	{r2, r3}
 800e1a6:	b530      	push	{r4, r5, lr}
 800e1a8:	4b17      	ldr	r3, [pc, #92]	@ (800e208 <sniprintf+0x64>)
 800e1aa:	1e0c      	subs	r4, r1, #0
 800e1ac:	681d      	ldr	r5, [r3, #0]
 800e1ae:	b09d      	sub	sp, #116	@ 0x74
 800e1b0:	da08      	bge.n	800e1c4 <sniprintf+0x20>
 800e1b2:	238b      	movs	r3, #139	@ 0x8b
 800e1b4:	602b      	str	r3, [r5, #0]
 800e1b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e1ba:	b01d      	add	sp, #116	@ 0x74
 800e1bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e1c0:	b002      	add	sp, #8
 800e1c2:	4770      	bx	lr
 800e1c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e1c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e1cc:	bf14      	ite	ne
 800e1ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e1d2:	4623      	moveq	r3, r4
 800e1d4:	9304      	str	r3, [sp, #16]
 800e1d6:	9307      	str	r3, [sp, #28]
 800e1d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e1dc:	9002      	str	r0, [sp, #8]
 800e1de:	9006      	str	r0, [sp, #24]
 800e1e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e1e4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e1e6:	ab21      	add	r3, sp, #132	@ 0x84
 800e1e8:	a902      	add	r1, sp, #8
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	9301      	str	r3, [sp, #4]
 800e1ee:	f000 f995 	bl	800e51c <_svfiprintf_r>
 800e1f2:	1c43      	adds	r3, r0, #1
 800e1f4:	bfbc      	itt	lt
 800e1f6:	238b      	movlt	r3, #139	@ 0x8b
 800e1f8:	602b      	strlt	r3, [r5, #0]
 800e1fa:	2c00      	cmp	r4, #0
 800e1fc:	d0dd      	beq.n	800e1ba <sniprintf+0x16>
 800e1fe:	9b02      	ldr	r3, [sp, #8]
 800e200:	2200      	movs	r2, #0
 800e202:	701a      	strb	r2, [r3, #0]
 800e204:	e7d9      	b.n	800e1ba <sniprintf+0x16>
 800e206:	bf00      	nop
 800e208:	2400001c 	.word	0x2400001c

0800e20c <memset>:
 800e20c:	4402      	add	r2, r0
 800e20e:	4603      	mov	r3, r0
 800e210:	4293      	cmp	r3, r2
 800e212:	d100      	bne.n	800e216 <memset+0xa>
 800e214:	4770      	bx	lr
 800e216:	f803 1b01 	strb.w	r1, [r3], #1
 800e21a:	e7f9      	b.n	800e210 <memset+0x4>

0800e21c <__errno>:
 800e21c:	4b01      	ldr	r3, [pc, #4]	@ (800e224 <__errno+0x8>)
 800e21e:	6818      	ldr	r0, [r3, #0]
 800e220:	4770      	bx	lr
 800e222:	bf00      	nop
 800e224:	2400001c 	.word	0x2400001c

0800e228 <__libc_init_array>:
 800e228:	b570      	push	{r4, r5, r6, lr}
 800e22a:	4d0d      	ldr	r5, [pc, #52]	@ (800e260 <__libc_init_array+0x38>)
 800e22c:	4c0d      	ldr	r4, [pc, #52]	@ (800e264 <__libc_init_array+0x3c>)
 800e22e:	1b64      	subs	r4, r4, r5
 800e230:	10a4      	asrs	r4, r4, #2
 800e232:	2600      	movs	r6, #0
 800e234:	42a6      	cmp	r6, r4
 800e236:	d109      	bne.n	800e24c <__libc_init_array+0x24>
 800e238:	4d0b      	ldr	r5, [pc, #44]	@ (800e268 <__libc_init_array+0x40>)
 800e23a:	4c0c      	ldr	r4, [pc, #48]	@ (800e26c <__libc_init_array+0x44>)
 800e23c:	f000 fc66 	bl	800eb0c <_init>
 800e240:	1b64      	subs	r4, r4, r5
 800e242:	10a4      	asrs	r4, r4, #2
 800e244:	2600      	movs	r6, #0
 800e246:	42a6      	cmp	r6, r4
 800e248:	d105      	bne.n	800e256 <__libc_init_array+0x2e>
 800e24a:	bd70      	pop	{r4, r5, r6, pc}
 800e24c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e250:	4798      	blx	r3
 800e252:	3601      	adds	r6, #1
 800e254:	e7ee      	b.n	800e234 <__libc_init_array+0xc>
 800e256:	f855 3b04 	ldr.w	r3, [r5], #4
 800e25a:	4798      	blx	r3
 800e25c:	3601      	adds	r6, #1
 800e25e:	e7f2      	b.n	800e246 <__libc_init_array+0x1e>
 800e260:	0800eeac 	.word	0x0800eeac
 800e264:	0800eeac 	.word	0x0800eeac
 800e268:	0800eeac 	.word	0x0800eeac
 800e26c:	0800eeb0 	.word	0x0800eeb0

0800e270 <__retarget_lock_acquire_recursive>:
 800e270:	4770      	bx	lr

0800e272 <__retarget_lock_release_recursive>:
 800e272:	4770      	bx	lr

0800e274 <_free_r>:
 800e274:	b538      	push	{r3, r4, r5, lr}
 800e276:	4605      	mov	r5, r0
 800e278:	2900      	cmp	r1, #0
 800e27a:	d041      	beq.n	800e300 <_free_r+0x8c>
 800e27c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e280:	1f0c      	subs	r4, r1, #4
 800e282:	2b00      	cmp	r3, #0
 800e284:	bfb8      	it	lt
 800e286:	18e4      	addlt	r4, r4, r3
 800e288:	f000 f8e0 	bl	800e44c <__malloc_lock>
 800e28c:	4a1d      	ldr	r2, [pc, #116]	@ (800e304 <_free_r+0x90>)
 800e28e:	6813      	ldr	r3, [r2, #0]
 800e290:	b933      	cbnz	r3, 800e2a0 <_free_r+0x2c>
 800e292:	6063      	str	r3, [r4, #4]
 800e294:	6014      	str	r4, [r2, #0]
 800e296:	4628      	mov	r0, r5
 800e298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e29c:	f000 b8dc 	b.w	800e458 <__malloc_unlock>
 800e2a0:	42a3      	cmp	r3, r4
 800e2a2:	d908      	bls.n	800e2b6 <_free_r+0x42>
 800e2a4:	6820      	ldr	r0, [r4, #0]
 800e2a6:	1821      	adds	r1, r4, r0
 800e2a8:	428b      	cmp	r3, r1
 800e2aa:	bf01      	itttt	eq
 800e2ac:	6819      	ldreq	r1, [r3, #0]
 800e2ae:	685b      	ldreq	r3, [r3, #4]
 800e2b0:	1809      	addeq	r1, r1, r0
 800e2b2:	6021      	streq	r1, [r4, #0]
 800e2b4:	e7ed      	b.n	800e292 <_free_r+0x1e>
 800e2b6:	461a      	mov	r2, r3
 800e2b8:	685b      	ldr	r3, [r3, #4]
 800e2ba:	b10b      	cbz	r3, 800e2c0 <_free_r+0x4c>
 800e2bc:	42a3      	cmp	r3, r4
 800e2be:	d9fa      	bls.n	800e2b6 <_free_r+0x42>
 800e2c0:	6811      	ldr	r1, [r2, #0]
 800e2c2:	1850      	adds	r0, r2, r1
 800e2c4:	42a0      	cmp	r0, r4
 800e2c6:	d10b      	bne.n	800e2e0 <_free_r+0x6c>
 800e2c8:	6820      	ldr	r0, [r4, #0]
 800e2ca:	4401      	add	r1, r0
 800e2cc:	1850      	adds	r0, r2, r1
 800e2ce:	4283      	cmp	r3, r0
 800e2d0:	6011      	str	r1, [r2, #0]
 800e2d2:	d1e0      	bne.n	800e296 <_free_r+0x22>
 800e2d4:	6818      	ldr	r0, [r3, #0]
 800e2d6:	685b      	ldr	r3, [r3, #4]
 800e2d8:	6053      	str	r3, [r2, #4]
 800e2da:	4408      	add	r0, r1
 800e2dc:	6010      	str	r0, [r2, #0]
 800e2de:	e7da      	b.n	800e296 <_free_r+0x22>
 800e2e0:	d902      	bls.n	800e2e8 <_free_r+0x74>
 800e2e2:	230c      	movs	r3, #12
 800e2e4:	602b      	str	r3, [r5, #0]
 800e2e6:	e7d6      	b.n	800e296 <_free_r+0x22>
 800e2e8:	6820      	ldr	r0, [r4, #0]
 800e2ea:	1821      	adds	r1, r4, r0
 800e2ec:	428b      	cmp	r3, r1
 800e2ee:	bf04      	itt	eq
 800e2f0:	6819      	ldreq	r1, [r3, #0]
 800e2f2:	685b      	ldreq	r3, [r3, #4]
 800e2f4:	6063      	str	r3, [r4, #4]
 800e2f6:	bf04      	itt	eq
 800e2f8:	1809      	addeq	r1, r1, r0
 800e2fa:	6021      	streq	r1, [r4, #0]
 800e2fc:	6054      	str	r4, [r2, #4]
 800e2fe:	e7ca      	b.n	800e296 <_free_r+0x22>
 800e300:	bd38      	pop	{r3, r4, r5, pc}
 800e302:	bf00      	nop
 800e304:	240ac950 	.word	0x240ac950

0800e308 <sbrk_aligned>:
 800e308:	b570      	push	{r4, r5, r6, lr}
 800e30a:	4e0f      	ldr	r6, [pc, #60]	@ (800e348 <sbrk_aligned+0x40>)
 800e30c:	460c      	mov	r4, r1
 800e30e:	6831      	ldr	r1, [r6, #0]
 800e310:	4605      	mov	r5, r0
 800e312:	b911      	cbnz	r1, 800e31a <sbrk_aligned+0x12>
 800e314:	f000 fba6 	bl	800ea64 <_sbrk_r>
 800e318:	6030      	str	r0, [r6, #0]
 800e31a:	4621      	mov	r1, r4
 800e31c:	4628      	mov	r0, r5
 800e31e:	f000 fba1 	bl	800ea64 <_sbrk_r>
 800e322:	1c43      	adds	r3, r0, #1
 800e324:	d103      	bne.n	800e32e <sbrk_aligned+0x26>
 800e326:	f04f 34ff 	mov.w	r4, #4294967295
 800e32a:	4620      	mov	r0, r4
 800e32c:	bd70      	pop	{r4, r5, r6, pc}
 800e32e:	1cc4      	adds	r4, r0, #3
 800e330:	f024 0403 	bic.w	r4, r4, #3
 800e334:	42a0      	cmp	r0, r4
 800e336:	d0f8      	beq.n	800e32a <sbrk_aligned+0x22>
 800e338:	1a21      	subs	r1, r4, r0
 800e33a:	4628      	mov	r0, r5
 800e33c:	f000 fb92 	bl	800ea64 <_sbrk_r>
 800e340:	3001      	adds	r0, #1
 800e342:	d1f2      	bne.n	800e32a <sbrk_aligned+0x22>
 800e344:	e7ef      	b.n	800e326 <sbrk_aligned+0x1e>
 800e346:	bf00      	nop
 800e348:	240ac94c 	.word	0x240ac94c

0800e34c <_malloc_r>:
 800e34c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e350:	1ccd      	adds	r5, r1, #3
 800e352:	f025 0503 	bic.w	r5, r5, #3
 800e356:	3508      	adds	r5, #8
 800e358:	2d0c      	cmp	r5, #12
 800e35a:	bf38      	it	cc
 800e35c:	250c      	movcc	r5, #12
 800e35e:	2d00      	cmp	r5, #0
 800e360:	4606      	mov	r6, r0
 800e362:	db01      	blt.n	800e368 <_malloc_r+0x1c>
 800e364:	42a9      	cmp	r1, r5
 800e366:	d904      	bls.n	800e372 <_malloc_r+0x26>
 800e368:	230c      	movs	r3, #12
 800e36a:	6033      	str	r3, [r6, #0]
 800e36c:	2000      	movs	r0, #0
 800e36e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e372:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e448 <_malloc_r+0xfc>
 800e376:	f000 f869 	bl	800e44c <__malloc_lock>
 800e37a:	f8d8 3000 	ldr.w	r3, [r8]
 800e37e:	461c      	mov	r4, r3
 800e380:	bb44      	cbnz	r4, 800e3d4 <_malloc_r+0x88>
 800e382:	4629      	mov	r1, r5
 800e384:	4630      	mov	r0, r6
 800e386:	f7ff ffbf 	bl	800e308 <sbrk_aligned>
 800e38a:	1c43      	adds	r3, r0, #1
 800e38c:	4604      	mov	r4, r0
 800e38e:	d158      	bne.n	800e442 <_malloc_r+0xf6>
 800e390:	f8d8 4000 	ldr.w	r4, [r8]
 800e394:	4627      	mov	r7, r4
 800e396:	2f00      	cmp	r7, #0
 800e398:	d143      	bne.n	800e422 <_malloc_r+0xd6>
 800e39a:	2c00      	cmp	r4, #0
 800e39c:	d04b      	beq.n	800e436 <_malloc_r+0xea>
 800e39e:	6823      	ldr	r3, [r4, #0]
 800e3a0:	4639      	mov	r1, r7
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	eb04 0903 	add.w	r9, r4, r3
 800e3a8:	f000 fb5c 	bl	800ea64 <_sbrk_r>
 800e3ac:	4581      	cmp	r9, r0
 800e3ae:	d142      	bne.n	800e436 <_malloc_r+0xea>
 800e3b0:	6821      	ldr	r1, [r4, #0]
 800e3b2:	1a6d      	subs	r5, r5, r1
 800e3b4:	4629      	mov	r1, r5
 800e3b6:	4630      	mov	r0, r6
 800e3b8:	f7ff ffa6 	bl	800e308 <sbrk_aligned>
 800e3bc:	3001      	adds	r0, #1
 800e3be:	d03a      	beq.n	800e436 <_malloc_r+0xea>
 800e3c0:	6823      	ldr	r3, [r4, #0]
 800e3c2:	442b      	add	r3, r5
 800e3c4:	6023      	str	r3, [r4, #0]
 800e3c6:	f8d8 3000 	ldr.w	r3, [r8]
 800e3ca:	685a      	ldr	r2, [r3, #4]
 800e3cc:	bb62      	cbnz	r2, 800e428 <_malloc_r+0xdc>
 800e3ce:	f8c8 7000 	str.w	r7, [r8]
 800e3d2:	e00f      	b.n	800e3f4 <_malloc_r+0xa8>
 800e3d4:	6822      	ldr	r2, [r4, #0]
 800e3d6:	1b52      	subs	r2, r2, r5
 800e3d8:	d420      	bmi.n	800e41c <_malloc_r+0xd0>
 800e3da:	2a0b      	cmp	r2, #11
 800e3dc:	d917      	bls.n	800e40e <_malloc_r+0xc2>
 800e3de:	1961      	adds	r1, r4, r5
 800e3e0:	42a3      	cmp	r3, r4
 800e3e2:	6025      	str	r5, [r4, #0]
 800e3e4:	bf18      	it	ne
 800e3e6:	6059      	strne	r1, [r3, #4]
 800e3e8:	6863      	ldr	r3, [r4, #4]
 800e3ea:	bf08      	it	eq
 800e3ec:	f8c8 1000 	streq.w	r1, [r8]
 800e3f0:	5162      	str	r2, [r4, r5]
 800e3f2:	604b      	str	r3, [r1, #4]
 800e3f4:	4630      	mov	r0, r6
 800e3f6:	f000 f82f 	bl	800e458 <__malloc_unlock>
 800e3fa:	f104 000b 	add.w	r0, r4, #11
 800e3fe:	1d23      	adds	r3, r4, #4
 800e400:	f020 0007 	bic.w	r0, r0, #7
 800e404:	1ac2      	subs	r2, r0, r3
 800e406:	bf1c      	itt	ne
 800e408:	1a1b      	subne	r3, r3, r0
 800e40a:	50a3      	strne	r3, [r4, r2]
 800e40c:	e7af      	b.n	800e36e <_malloc_r+0x22>
 800e40e:	6862      	ldr	r2, [r4, #4]
 800e410:	42a3      	cmp	r3, r4
 800e412:	bf0c      	ite	eq
 800e414:	f8c8 2000 	streq.w	r2, [r8]
 800e418:	605a      	strne	r2, [r3, #4]
 800e41a:	e7eb      	b.n	800e3f4 <_malloc_r+0xa8>
 800e41c:	4623      	mov	r3, r4
 800e41e:	6864      	ldr	r4, [r4, #4]
 800e420:	e7ae      	b.n	800e380 <_malloc_r+0x34>
 800e422:	463c      	mov	r4, r7
 800e424:	687f      	ldr	r7, [r7, #4]
 800e426:	e7b6      	b.n	800e396 <_malloc_r+0x4a>
 800e428:	461a      	mov	r2, r3
 800e42a:	685b      	ldr	r3, [r3, #4]
 800e42c:	42a3      	cmp	r3, r4
 800e42e:	d1fb      	bne.n	800e428 <_malloc_r+0xdc>
 800e430:	2300      	movs	r3, #0
 800e432:	6053      	str	r3, [r2, #4]
 800e434:	e7de      	b.n	800e3f4 <_malloc_r+0xa8>
 800e436:	230c      	movs	r3, #12
 800e438:	6033      	str	r3, [r6, #0]
 800e43a:	4630      	mov	r0, r6
 800e43c:	f000 f80c 	bl	800e458 <__malloc_unlock>
 800e440:	e794      	b.n	800e36c <_malloc_r+0x20>
 800e442:	6005      	str	r5, [r0, #0]
 800e444:	e7d6      	b.n	800e3f4 <_malloc_r+0xa8>
 800e446:	bf00      	nop
 800e448:	240ac950 	.word	0x240ac950

0800e44c <__malloc_lock>:
 800e44c:	4801      	ldr	r0, [pc, #4]	@ (800e454 <__malloc_lock+0x8>)
 800e44e:	f7ff bf0f 	b.w	800e270 <__retarget_lock_acquire_recursive>
 800e452:	bf00      	nop
 800e454:	240ac948 	.word	0x240ac948

0800e458 <__malloc_unlock>:
 800e458:	4801      	ldr	r0, [pc, #4]	@ (800e460 <__malloc_unlock+0x8>)
 800e45a:	f7ff bf0a 	b.w	800e272 <__retarget_lock_release_recursive>
 800e45e:	bf00      	nop
 800e460:	240ac948 	.word	0x240ac948

0800e464 <__ssputs_r>:
 800e464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e468:	688e      	ldr	r6, [r1, #8]
 800e46a:	461f      	mov	r7, r3
 800e46c:	42be      	cmp	r6, r7
 800e46e:	680b      	ldr	r3, [r1, #0]
 800e470:	4682      	mov	sl, r0
 800e472:	460c      	mov	r4, r1
 800e474:	4690      	mov	r8, r2
 800e476:	d82d      	bhi.n	800e4d4 <__ssputs_r+0x70>
 800e478:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e47c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e480:	d026      	beq.n	800e4d0 <__ssputs_r+0x6c>
 800e482:	6965      	ldr	r5, [r4, #20]
 800e484:	6909      	ldr	r1, [r1, #16]
 800e486:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e48a:	eba3 0901 	sub.w	r9, r3, r1
 800e48e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e492:	1c7b      	adds	r3, r7, #1
 800e494:	444b      	add	r3, r9
 800e496:	106d      	asrs	r5, r5, #1
 800e498:	429d      	cmp	r5, r3
 800e49a:	bf38      	it	cc
 800e49c:	461d      	movcc	r5, r3
 800e49e:	0553      	lsls	r3, r2, #21
 800e4a0:	d527      	bpl.n	800e4f2 <__ssputs_r+0x8e>
 800e4a2:	4629      	mov	r1, r5
 800e4a4:	f7ff ff52 	bl	800e34c <_malloc_r>
 800e4a8:	4606      	mov	r6, r0
 800e4aa:	b360      	cbz	r0, 800e506 <__ssputs_r+0xa2>
 800e4ac:	6921      	ldr	r1, [r4, #16]
 800e4ae:	464a      	mov	r2, r9
 800e4b0:	f000 fae8 	bl	800ea84 <memcpy>
 800e4b4:	89a3      	ldrh	r3, [r4, #12]
 800e4b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e4ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4be:	81a3      	strh	r3, [r4, #12]
 800e4c0:	6126      	str	r6, [r4, #16]
 800e4c2:	6165      	str	r5, [r4, #20]
 800e4c4:	444e      	add	r6, r9
 800e4c6:	eba5 0509 	sub.w	r5, r5, r9
 800e4ca:	6026      	str	r6, [r4, #0]
 800e4cc:	60a5      	str	r5, [r4, #8]
 800e4ce:	463e      	mov	r6, r7
 800e4d0:	42be      	cmp	r6, r7
 800e4d2:	d900      	bls.n	800e4d6 <__ssputs_r+0x72>
 800e4d4:	463e      	mov	r6, r7
 800e4d6:	6820      	ldr	r0, [r4, #0]
 800e4d8:	4632      	mov	r2, r6
 800e4da:	4641      	mov	r1, r8
 800e4dc:	f000 faa8 	bl	800ea30 <memmove>
 800e4e0:	68a3      	ldr	r3, [r4, #8]
 800e4e2:	1b9b      	subs	r3, r3, r6
 800e4e4:	60a3      	str	r3, [r4, #8]
 800e4e6:	6823      	ldr	r3, [r4, #0]
 800e4e8:	4433      	add	r3, r6
 800e4ea:	6023      	str	r3, [r4, #0]
 800e4ec:	2000      	movs	r0, #0
 800e4ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4f2:	462a      	mov	r2, r5
 800e4f4:	f000 fad4 	bl	800eaa0 <_realloc_r>
 800e4f8:	4606      	mov	r6, r0
 800e4fa:	2800      	cmp	r0, #0
 800e4fc:	d1e0      	bne.n	800e4c0 <__ssputs_r+0x5c>
 800e4fe:	6921      	ldr	r1, [r4, #16]
 800e500:	4650      	mov	r0, sl
 800e502:	f7ff feb7 	bl	800e274 <_free_r>
 800e506:	230c      	movs	r3, #12
 800e508:	f8ca 3000 	str.w	r3, [sl]
 800e50c:	89a3      	ldrh	r3, [r4, #12]
 800e50e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e512:	81a3      	strh	r3, [r4, #12]
 800e514:	f04f 30ff 	mov.w	r0, #4294967295
 800e518:	e7e9      	b.n	800e4ee <__ssputs_r+0x8a>
	...

0800e51c <_svfiprintf_r>:
 800e51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e520:	4698      	mov	r8, r3
 800e522:	898b      	ldrh	r3, [r1, #12]
 800e524:	061b      	lsls	r3, r3, #24
 800e526:	b09d      	sub	sp, #116	@ 0x74
 800e528:	4607      	mov	r7, r0
 800e52a:	460d      	mov	r5, r1
 800e52c:	4614      	mov	r4, r2
 800e52e:	d510      	bpl.n	800e552 <_svfiprintf_r+0x36>
 800e530:	690b      	ldr	r3, [r1, #16]
 800e532:	b973      	cbnz	r3, 800e552 <_svfiprintf_r+0x36>
 800e534:	2140      	movs	r1, #64	@ 0x40
 800e536:	f7ff ff09 	bl	800e34c <_malloc_r>
 800e53a:	6028      	str	r0, [r5, #0]
 800e53c:	6128      	str	r0, [r5, #16]
 800e53e:	b930      	cbnz	r0, 800e54e <_svfiprintf_r+0x32>
 800e540:	230c      	movs	r3, #12
 800e542:	603b      	str	r3, [r7, #0]
 800e544:	f04f 30ff 	mov.w	r0, #4294967295
 800e548:	b01d      	add	sp, #116	@ 0x74
 800e54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e54e:	2340      	movs	r3, #64	@ 0x40
 800e550:	616b      	str	r3, [r5, #20]
 800e552:	2300      	movs	r3, #0
 800e554:	9309      	str	r3, [sp, #36]	@ 0x24
 800e556:	2320      	movs	r3, #32
 800e558:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e55c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e560:	2330      	movs	r3, #48	@ 0x30
 800e562:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e700 <_svfiprintf_r+0x1e4>
 800e566:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e56a:	f04f 0901 	mov.w	r9, #1
 800e56e:	4623      	mov	r3, r4
 800e570:	469a      	mov	sl, r3
 800e572:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e576:	b10a      	cbz	r2, 800e57c <_svfiprintf_r+0x60>
 800e578:	2a25      	cmp	r2, #37	@ 0x25
 800e57a:	d1f9      	bne.n	800e570 <_svfiprintf_r+0x54>
 800e57c:	ebba 0b04 	subs.w	fp, sl, r4
 800e580:	d00b      	beq.n	800e59a <_svfiprintf_r+0x7e>
 800e582:	465b      	mov	r3, fp
 800e584:	4622      	mov	r2, r4
 800e586:	4629      	mov	r1, r5
 800e588:	4638      	mov	r0, r7
 800e58a:	f7ff ff6b 	bl	800e464 <__ssputs_r>
 800e58e:	3001      	adds	r0, #1
 800e590:	f000 80a7 	beq.w	800e6e2 <_svfiprintf_r+0x1c6>
 800e594:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e596:	445a      	add	r2, fp
 800e598:	9209      	str	r2, [sp, #36]	@ 0x24
 800e59a:	f89a 3000 	ldrb.w	r3, [sl]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	f000 809f 	beq.w	800e6e2 <_svfiprintf_r+0x1c6>
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e5aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5ae:	f10a 0a01 	add.w	sl, sl, #1
 800e5b2:	9304      	str	r3, [sp, #16]
 800e5b4:	9307      	str	r3, [sp, #28]
 800e5b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5bc:	4654      	mov	r4, sl
 800e5be:	2205      	movs	r2, #5
 800e5c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5c4:	484e      	ldr	r0, [pc, #312]	@ (800e700 <_svfiprintf_r+0x1e4>)
 800e5c6:	f7f1 fe93 	bl	80002f0 <memchr>
 800e5ca:	9a04      	ldr	r2, [sp, #16]
 800e5cc:	b9d8      	cbnz	r0, 800e606 <_svfiprintf_r+0xea>
 800e5ce:	06d0      	lsls	r0, r2, #27
 800e5d0:	bf44      	itt	mi
 800e5d2:	2320      	movmi	r3, #32
 800e5d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5d8:	0711      	lsls	r1, r2, #28
 800e5da:	bf44      	itt	mi
 800e5dc:	232b      	movmi	r3, #43	@ 0x2b
 800e5de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5e2:	f89a 3000 	ldrb.w	r3, [sl]
 800e5e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5e8:	d015      	beq.n	800e616 <_svfiprintf_r+0xfa>
 800e5ea:	9a07      	ldr	r2, [sp, #28]
 800e5ec:	4654      	mov	r4, sl
 800e5ee:	2000      	movs	r0, #0
 800e5f0:	f04f 0c0a 	mov.w	ip, #10
 800e5f4:	4621      	mov	r1, r4
 800e5f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5fa:	3b30      	subs	r3, #48	@ 0x30
 800e5fc:	2b09      	cmp	r3, #9
 800e5fe:	d94b      	bls.n	800e698 <_svfiprintf_r+0x17c>
 800e600:	b1b0      	cbz	r0, 800e630 <_svfiprintf_r+0x114>
 800e602:	9207      	str	r2, [sp, #28]
 800e604:	e014      	b.n	800e630 <_svfiprintf_r+0x114>
 800e606:	eba0 0308 	sub.w	r3, r0, r8
 800e60a:	fa09 f303 	lsl.w	r3, r9, r3
 800e60e:	4313      	orrs	r3, r2
 800e610:	9304      	str	r3, [sp, #16]
 800e612:	46a2      	mov	sl, r4
 800e614:	e7d2      	b.n	800e5bc <_svfiprintf_r+0xa0>
 800e616:	9b03      	ldr	r3, [sp, #12]
 800e618:	1d19      	adds	r1, r3, #4
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	9103      	str	r1, [sp, #12]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	bfbb      	ittet	lt
 800e622:	425b      	neglt	r3, r3
 800e624:	f042 0202 	orrlt.w	r2, r2, #2
 800e628:	9307      	strge	r3, [sp, #28]
 800e62a:	9307      	strlt	r3, [sp, #28]
 800e62c:	bfb8      	it	lt
 800e62e:	9204      	strlt	r2, [sp, #16]
 800e630:	7823      	ldrb	r3, [r4, #0]
 800e632:	2b2e      	cmp	r3, #46	@ 0x2e
 800e634:	d10a      	bne.n	800e64c <_svfiprintf_r+0x130>
 800e636:	7863      	ldrb	r3, [r4, #1]
 800e638:	2b2a      	cmp	r3, #42	@ 0x2a
 800e63a:	d132      	bne.n	800e6a2 <_svfiprintf_r+0x186>
 800e63c:	9b03      	ldr	r3, [sp, #12]
 800e63e:	1d1a      	adds	r2, r3, #4
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	9203      	str	r2, [sp, #12]
 800e644:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e648:	3402      	adds	r4, #2
 800e64a:	9305      	str	r3, [sp, #20]
 800e64c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e710 <_svfiprintf_r+0x1f4>
 800e650:	7821      	ldrb	r1, [r4, #0]
 800e652:	2203      	movs	r2, #3
 800e654:	4650      	mov	r0, sl
 800e656:	f7f1 fe4b 	bl	80002f0 <memchr>
 800e65a:	b138      	cbz	r0, 800e66c <_svfiprintf_r+0x150>
 800e65c:	9b04      	ldr	r3, [sp, #16]
 800e65e:	eba0 000a 	sub.w	r0, r0, sl
 800e662:	2240      	movs	r2, #64	@ 0x40
 800e664:	4082      	lsls	r2, r0
 800e666:	4313      	orrs	r3, r2
 800e668:	3401      	adds	r4, #1
 800e66a:	9304      	str	r3, [sp, #16]
 800e66c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e670:	4824      	ldr	r0, [pc, #144]	@ (800e704 <_svfiprintf_r+0x1e8>)
 800e672:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e676:	2206      	movs	r2, #6
 800e678:	f7f1 fe3a 	bl	80002f0 <memchr>
 800e67c:	2800      	cmp	r0, #0
 800e67e:	d036      	beq.n	800e6ee <_svfiprintf_r+0x1d2>
 800e680:	4b21      	ldr	r3, [pc, #132]	@ (800e708 <_svfiprintf_r+0x1ec>)
 800e682:	bb1b      	cbnz	r3, 800e6cc <_svfiprintf_r+0x1b0>
 800e684:	9b03      	ldr	r3, [sp, #12]
 800e686:	3307      	adds	r3, #7
 800e688:	f023 0307 	bic.w	r3, r3, #7
 800e68c:	3308      	adds	r3, #8
 800e68e:	9303      	str	r3, [sp, #12]
 800e690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e692:	4433      	add	r3, r6
 800e694:	9309      	str	r3, [sp, #36]	@ 0x24
 800e696:	e76a      	b.n	800e56e <_svfiprintf_r+0x52>
 800e698:	fb0c 3202 	mla	r2, ip, r2, r3
 800e69c:	460c      	mov	r4, r1
 800e69e:	2001      	movs	r0, #1
 800e6a0:	e7a8      	b.n	800e5f4 <_svfiprintf_r+0xd8>
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	3401      	adds	r4, #1
 800e6a6:	9305      	str	r3, [sp, #20]
 800e6a8:	4619      	mov	r1, r3
 800e6aa:	f04f 0c0a 	mov.w	ip, #10
 800e6ae:	4620      	mov	r0, r4
 800e6b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6b4:	3a30      	subs	r2, #48	@ 0x30
 800e6b6:	2a09      	cmp	r2, #9
 800e6b8:	d903      	bls.n	800e6c2 <_svfiprintf_r+0x1a6>
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d0c6      	beq.n	800e64c <_svfiprintf_r+0x130>
 800e6be:	9105      	str	r1, [sp, #20]
 800e6c0:	e7c4      	b.n	800e64c <_svfiprintf_r+0x130>
 800e6c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6c6:	4604      	mov	r4, r0
 800e6c8:	2301      	movs	r3, #1
 800e6ca:	e7f0      	b.n	800e6ae <_svfiprintf_r+0x192>
 800e6cc:	ab03      	add	r3, sp, #12
 800e6ce:	9300      	str	r3, [sp, #0]
 800e6d0:	462a      	mov	r2, r5
 800e6d2:	4b0e      	ldr	r3, [pc, #56]	@ (800e70c <_svfiprintf_r+0x1f0>)
 800e6d4:	a904      	add	r1, sp, #16
 800e6d6:	4638      	mov	r0, r7
 800e6d8:	f3af 8000 	nop.w
 800e6dc:	1c42      	adds	r2, r0, #1
 800e6de:	4606      	mov	r6, r0
 800e6e0:	d1d6      	bne.n	800e690 <_svfiprintf_r+0x174>
 800e6e2:	89ab      	ldrh	r3, [r5, #12]
 800e6e4:	065b      	lsls	r3, r3, #25
 800e6e6:	f53f af2d 	bmi.w	800e544 <_svfiprintf_r+0x28>
 800e6ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e6ec:	e72c      	b.n	800e548 <_svfiprintf_r+0x2c>
 800e6ee:	ab03      	add	r3, sp, #12
 800e6f0:	9300      	str	r3, [sp, #0]
 800e6f2:	462a      	mov	r2, r5
 800e6f4:	4b05      	ldr	r3, [pc, #20]	@ (800e70c <_svfiprintf_r+0x1f0>)
 800e6f6:	a904      	add	r1, sp, #16
 800e6f8:	4638      	mov	r0, r7
 800e6fa:	f000 f879 	bl	800e7f0 <_printf_i>
 800e6fe:	e7ed      	b.n	800e6dc <_svfiprintf_r+0x1c0>
 800e700:	0800ee70 	.word	0x0800ee70
 800e704:	0800ee7a 	.word	0x0800ee7a
 800e708:	00000000 	.word	0x00000000
 800e70c:	0800e465 	.word	0x0800e465
 800e710:	0800ee76 	.word	0x0800ee76

0800e714 <_printf_common>:
 800e714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e718:	4616      	mov	r6, r2
 800e71a:	4698      	mov	r8, r3
 800e71c:	688a      	ldr	r2, [r1, #8]
 800e71e:	690b      	ldr	r3, [r1, #16]
 800e720:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e724:	4293      	cmp	r3, r2
 800e726:	bfb8      	it	lt
 800e728:	4613      	movlt	r3, r2
 800e72a:	6033      	str	r3, [r6, #0]
 800e72c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e730:	4607      	mov	r7, r0
 800e732:	460c      	mov	r4, r1
 800e734:	b10a      	cbz	r2, 800e73a <_printf_common+0x26>
 800e736:	3301      	adds	r3, #1
 800e738:	6033      	str	r3, [r6, #0]
 800e73a:	6823      	ldr	r3, [r4, #0]
 800e73c:	0699      	lsls	r1, r3, #26
 800e73e:	bf42      	ittt	mi
 800e740:	6833      	ldrmi	r3, [r6, #0]
 800e742:	3302      	addmi	r3, #2
 800e744:	6033      	strmi	r3, [r6, #0]
 800e746:	6825      	ldr	r5, [r4, #0]
 800e748:	f015 0506 	ands.w	r5, r5, #6
 800e74c:	d106      	bne.n	800e75c <_printf_common+0x48>
 800e74e:	f104 0a19 	add.w	sl, r4, #25
 800e752:	68e3      	ldr	r3, [r4, #12]
 800e754:	6832      	ldr	r2, [r6, #0]
 800e756:	1a9b      	subs	r3, r3, r2
 800e758:	42ab      	cmp	r3, r5
 800e75a:	dc26      	bgt.n	800e7aa <_printf_common+0x96>
 800e75c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e760:	6822      	ldr	r2, [r4, #0]
 800e762:	3b00      	subs	r3, #0
 800e764:	bf18      	it	ne
 800e766:	2301      	movne	r3, #1
 800e768:	0692      	lsls	r2, r2, #26
 800e76a:	d42b      	bmi.n	800e7c4 <_printf_common+0xb0>
 800e76c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e770:	4641      	mov	r1, r8
 800e772:	4638      	mov	r0, r7
 800e774:	47c8      	blx	r9
 800e776:	3001      	adds	r0, #1
 800e778:	d01e      	beq.n	800e7b8 <_printf_common+0xa4>
 800e77a:	6823      	ldr	r3, [r4, #0]
 800e77c:	6922      	ldr	r2, [r4, #16]
 800e77e:	f003 0306 	and.w	r3, r3, #6
 800e782:	2b04      	cmp	r3, #4
 800e784:	bf02      	ittt	eq
 800e786:	68e5      	ldreq	r5, [r4, #12]
 800e788:	6833      	ldreq	r3, [r6, #0]
 800e78a:	1aed      	subeq	r5, r5, r3
 800e78c:	68a3      	ldr	r3, [r4, #8]
 800e78e:	bf0c      	ite	eq
 800e790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e794:	2500      	movne	r5, #0
 800e796:	4293      	cmp	r3, r2
 800e798:	bfc4      	itt	gt
 800e79a:	1a9b      	subgt	r3, r3, r2
 800e79c:	18ed      	addgt	r5, r5, r3
 800e79e:	2600      	movs	r6, #0
 800e7a0:	341a      	adds	r4, #26
 800e7a2:	42b5      	cmp	r5, r6
 800e7a4:	d11a      	bne.n	800e7dc <_printf_common+0xc8>
 800e7a6:	2000      	movs	r0, #0
 800e7a8:	e008      	b.n	800e7bc <_printf_common+0xa8>
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	4652      	mov	r2, sl
 800e7ae:	4641      	mov	r1, r8
 800e7b0:	4638      	mov	r0, r7
 800e7b2:	47c8      	blx	r9
 800e7b4:	3001      	adds	r0, #1
 800e7b6:	d103      	bne.n	800e7c0 <_printf_common+0xac>
 800e7b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7c0:	3501      	adds	r5, #1
 800e7c2:	e7c6      	b.n	800e752 <_printf_common+0x3e>
 800e7c4:	18e1      	adds	r1, r4, r3
 800e7c6:	1c5a      	adds	r2, r3, #1
 800e7c8:	2030      	movs	r0, #48	@ 0x30
 800e7ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e7ce:	4422      	add	r2, r4
 800e7d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e7d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e7d8:	3302      	adds	r3, #2
 800e7da:	e7c7      	b.n	800e76c <_printf_common+0x58>
 800e7dc:	2301      	movs	r3, #1
 800e7de:	4622      	mov	r2, r4
 800e7e0:	4641      	mov	r1, r8
 800e7e2:	4638      	mov	r0, r7
 800e7e4:	47c8      	blx	r9
 800e7e6:	3001      	adds	r0, #1
 800e7e8:	d0e6      	beq.n	800e7b8 <_printf_common+0xa4>
 800e7ea:	3601      	adds	r6, #1
 800e7ec:	e7d9      	b.n	800e7a2 <_printf_common+0x8e>
	...

0800e7f0 <_printf_i>:
 800e7f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e7f4:	7e0f      	ldrb	r7, [r1, #24]
 800e7f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e7f8:	2f78      	cmp	r7, #120	@ 0x78
 800e7fa:	4691      	mov	r9, r2
 800e7fc:	4680      	mov	r8, r0
 800e7fe:	460c      	mov	r4, r1
 800e800:	469a      	mov	sl, r3
 800e802:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e806:	d807      	bhi.n	800e818 <_printf_i+0x28>
 800e808:	2f62      	cmp	r7, #98	@ 0x62
 800e80a:	d80a      	bhi.n	800e822 <_printf_i+0x32>
 800e80c:	2f00      	cmp	r7, #0
 800e80e:	f000 80d2 	beq.w	800e9b6 <_printf_i+0x1c6>
 800e812:	2f58      	cmp	r7, #88	@ 0x58
 800e814:	f000 80b9 	beq.w	800e98a <_printf_i+0x19a>
 800e818:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e81c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e820:	e03a      	b.n	800e898 <_printf_i+0xa8>
 800e822:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e826:	2b15      	cmp	r3, #21
 800e828:	d8f6      	bhi.n	800e818 <_printf_i+0x28>
 800e82a:	a101      	add	r1, pc, #4	@ (adr r1, 800e830 <_printf_i+0x40>)
 800e82c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e830:	0800e889 	.word	0x0800e889
 800e834:	0800e89d 	.word	0x0800e89d
 800e838:	0800e819 	.word	0x0800e819
 800e83c:	0800e819 	.word	0x0800e819
 800e840:	0800e819 	.word	0x0800e819
 800e844:	0800e819 	.word	0x0800e819
 800e848:	0800e89d 	.word	0x0800e89d
 800e84c:	0800e819 	.word	0x0800e819
 800e850:	0800e819 	.word	0x0800e819
 800e854:	0800e819 	.word	0x0800e819
 800e858:	0800e819 	.word	0x0800e819
 800e85c:	0800e99d 	.word	0x0800e99d
 800e860:	0800e8c7 	.word	0x0800e8c7
 800e864:	0800e957 	.word	0x0800e957
 800e868:	0800e819 	.word	0x0800e819
 800e86c:	0800e819 	.word	0x0800e819
 800e870:	0800e9bf 	.word	0x0800e9bf
 800e874:	0800e819 	.word	0x0800e819
 800e878:	0800e8c7 	.word	0x0800e8c7
 800e87c:	0800e819 	.word	0x0800e819
 800e880:	0800e819 	.word	0x0800e819
 800e884:	0800e95f 	.word	0x0800e95f
 800e888:	6833      	ldr	r3, [r6, #0]
 800e88a:	1d1a      	adds	r2, r3, #4
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	6032      	str	r2, [r6, #0]
 800e890:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e894:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e898:	2301      	movs	r3, #1
 800e89a:	e09d      	b.n	800e9d8 <_printf_i+0x1e8>
 800e89c:	6833      	ldr	r3, [r6, #0]
 800e89e:	6820      	ldr	r0, [r4, #0]
 800e8a0:	1d19      	adds	r1, r3, #4
 800e8a2:	6031      	str	r1, [r6, #0]
 800e8a4:	0606      	lsls	r6, r0, #24
 800e8a6:	d501      	bpl.n	800e8ac <_printf_i+0xbc>
 800e8a8:	681d      	ldr	r5, [r3, #0]
 800e8aa:	e003      	b.n	800e8b4 <_printf_i+0xc4>
 800e8ac:	0645      	lsls	r5, r0, #25
 800e8ae:	d5fb      	bpl.n	800e8a8 <_printf_i+0xb8>
 800e8b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e8b4:	2d00      	cmp	r5, #0
 800e8b6:	da03      	bge.n	800e8c0 <_printf_i+0xd0>
 800e8b8:	232d      	movs	r3, #45	@ 0x2d
 800e8ba:	426d      	negs	r5, r5
 800e8bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e8c0:	4859      	ldr	r0, [pc, #356]	@ (800ea28 <_printf_i+0x238>)
 800e8c2:	230a      	movs	r3, #10
 800e8c4:	e011      	b.n	800e8ea <_printf_i+0xfa>
 800e8c6:	6821      	ldr	r1, [r4, #0]
 800e8c8:	6833      	ldr	r3, [r6, #0]
 800e8ca:	0608      	lsls	r0, r1, #24
 800e8cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800e8d0:	d402      	bmi.n	800e8d8 <_printf_i+0xe8>
 800e8d2:	0649      	lsls	r1, r1, #25
 800e8d4:	bf48      	it	mi
 800e8d6:	b2ad      	uxthmi	r5, r5
 800e8d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800e8da:	4853      	ldr	r0, [pc, #332]	@ (800ea28 <_printf_i+0x238>)
 800e8dc:	6033      	str	r3, [r6, #0]
 800e8de:	bf14      	ite	ne
 800e8e0:	230a      	movne	r3, #10
 800e8e2:	2308      	moveq	r3, #8
 800e8e4:	2100      	movs	r1, #0
 800e8e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e8ea:	6866      	ldr	r6, [r4, #4]
 800e8ec:	60a6      	str	r6, [r4, #8]
 800e8ee:	2e00      	cmp	r6, #0
 800e8f0:	bfa2      	ittt	ge
 800e8f2:	6821      	ldrge	r1, [r4, #0]
 800e8f4:	f021 0104 	bicge.w	r1, r1, #4
 800e8f8:	6021      	strge	r1, [r4, #0]
 800e8fa:	b90d      	cbnz	r5, 800e900 <_printf_i+0x110>
 800e8fc:	2e00      	cmp	r6, #0
 800e8fe:	d04b      	beq.n	800e998 <_printf_i+0x1a8>
 800e900:	4616      	mov	r6, r2
 800e902:	fbb5 f1f3 	udiv	r1, r5, r3
 800e906:	fb03 5711 	mls	r7, r3, r1, r5
 800e90a:	5dc7      	ldrb	r7, [r0, r7]
 800e90c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e910:	462f      	mov	r7, r5
 800e912:	42bb      	cmp	r3, r7
 800e914:	460d      	mov	r5, r1
 800e916:	d9f4      	bls.n	800e902 <_printf_i+0x112>
 800e918:	2b08      	cmp	r3, #8
 800e91a:	d10b      	bne.n	800e934 <_printf_i+0x144>
 800e91c:	6823      	ldr	r3, [r4, #0]
 800e91e:	07df      	lsls	r7, r3, #31
 800e920:	d508      	bpl.n	800e934 <_printf_i+0x144>
 800e922:	6923      	ldr	r3, [r4, #16]
 800e924:	6861      	ldr	r1, [r4, #4]
 800e926:	4299      	cmp	r1, r3
 800e928:	bfde      	ittt	le
 800e92a:	2330      	movle	r3, #48	@ 0x30
 800e92c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e930:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e934:	1b92      	subs	r2, r2, r6
 800e936:	6122      	str	r2, [r4, #16]
 800e938:	f8cd a000 	str.w	sl, [sp]
 800e93c:	464b      	mov	r3, r9
 800e93e:	aa03      	add	r2, sp, #12
 800e940:	4621      	mov	r1, r4
 800e942:	4640      	mov	r0, r8
 800e944:	f7ff fee6 	bl	800e714 <_printf_common>
 800e948:	3001      	adds	r0, #1
 800e94a:	d14a      	bne.n	800e9e2 <_printf_i+0x1f2>
 800e94c:	f04f 30ff 	mov.w	r0, #4294967295
 800e950:	b004      	add	sp, #16
 800e952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e956:	6823      	ldr	r3, [r4, #0]
 800e958:	f043 0320 	orr.w	r3, r3, #32
 800e95c:	6023      	str	r3, [r4, #0]
 800e95e:	4833      	ldr	r0, [pc, #204]	@ (800ea2c <_printf_i+0x23c>)
 800e960:	2778      	movs	r7, #120	@ 0x78
 800e962:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e966:	6823      	ldr	r3, [r4, #0]
 800e968:	6831      	ldr	r1, [r6, #0]
 800e96a:	061f      	lsls	r7, r3, #24
 800e96c:	f851 5b04 	ldr.w	r5, [r1], #4
 800e970:	d402      	bmi.n	800e978 <_printf_i+0x188>
 800e972:	065f      	lsls	r7, r3, #25
 800e974:	bf48      	it	mi
 800e976:	b2ad      	uxthmi	r5, r5
 800e978:	6031      	str	r1, [r6, #0]
 800e97a:	07d9      	lsls	r1, r3, #31
 800e97c:	bf44      	itt	mi
 800e97e:	f043 0320 	orrmi.w	r3, r3, #32
 800e982:	6023      	strmi	r3, [r4, #0]
 800e984:	b11d      	cbz	r5, 800e98e <_printf_i+0x19e>
 800e986:	2310      	movs	r3, #16
 800e988:	e7ac      	b.n	800e8e4 <_printf_i+0xf4>
 800e98a:	4827      	ldr	r0, [pc, #156]	@ (800ea28 <_printf_i+0x238>)
 800e98c:	e7e9      	b.n	800e962 <_printf_i+0x172>
 800e98e:	6823      	ldr	r3, [r4, #0]
 800e990:	f023 0320 	bic.w	r3, r3, #32
 800e994:	6023      	str	r3, [r4, #0]
 800e996:	e7f6      	b.n	800e986 <_printf_i+0x196>
 800e998:	4616      	mov	r6, r2
 800e99a:	e7bd      	b.n	800e918 <_printf_i+0x128>
 800e99c:	6833      	ldr	r3, [r6, #0]
 800e99e:	6825      	ldr	r5, [r4, #0]
 800e9a0:	6961      	ldr	r1, [r4, #20]
 800e9a2:	1d18      	adds	r0, r3, #4
 800e9a4:	6030      	str	r0, [r6, #0]
 800e9a6:	062e      	lsls	r6, r5, #24
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	d501      	bpl.n	800e9b0 <_printf_i+0x1c0>
 800e9ac:	6019      	str	r1, [r3, #0]
 800e9ae:	e002      	b.n	800e9b6 <_printf_i+0x1c6>
 800e9b0:	0668      	lsls	r0, r5, #25
 800e9b2:	d5fb      	bpl.n	800e9ac <_printf_i+0x1bc>
 800e9b4:	8019      	strh	r1, [r3, #0]
 800e9b6:	2300      	movs	r3, #0
 800e9b8:	6123      	str	r3, [r4, #16]
 800e9ba:	4616      	mov	r6, r2
 800e9bc:	e7bc      	b.n	800e938 <_printf_i+0x148>
 800e9be:	6833      	ldr	r3, [r6, #0]
 800e9c0:	1d1a      	adds	r2, r3, #4
 800e9c2:	6032      	str	r2, [r6, #0]
 800e9c4:	681e      	ldr	r6, [r3, #0]
 800e9c6:	6862      	ldr	r2, [r4, #4]
 800e9c8:	2100      	movs	r1, #0
 800e9ca:	4630      	mov	r0, r6
 800e9cc:	f7f1 fc90 	bl	80002f0 <memchr>
 800e9d0:	b108      	cbz	r0, 800e9d6 <_printf_i+0x1e6>
 800e9d2:	1b80      	subs	r0, r0, r6
 800e9d4:	6060      	str	r0, [r4, #4]
 800e9d6:	6863      	ldr	r3, [r4, #4]
 800e9d8:	6123      	str	r3, [r4, #16]
 800e9da:	2300      	movs	r3, #0
 800e9dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e9e0:	e7aa      	b.n	800e938 <_printf_i+0x148>
 800e9e2:	6923      	ldr	r3, [r4, #16]
 800e9e4:	4632      	mov	r2, r6
 800e9e6:	4649      	mov	r1, r9
 800e9e8:	4640      	mov	r0, r8
 800e9ea:	47d0      	blx	sl
 800e9ec:	3001      	adds	r0, #1
 800e9ee:	d0ad      	beq.n	800e94c <_printf_i+0x15c>
 800e9f0:	6823      	ldr	r3, [r4, #0]
 800e9f2:	079b      	lsls	r3, r3, #30
 800e9f4:	d413      	bmi.n	800ea1e <_printf_i+0x22e>
 800e9f6:	68e0      	ldr	r0, [r4, #12]
 800e9f8:	9b03      	ldr	r3, [sp, #12]
 800e9fa:	4298      	cmp	r0, r3
 800e9fc:	bfb8      	it	lt
 800e9fe:	4618      	movlt	r0, r3
 800ea00:	e7a6      	b.n	800e950 <_printf_i+0x160>
 800ea02:	2301      	movs	r3, #1
 800ea04:	4632      	mov	r2, r6
 800ea06:	4649      	mov	r1, r9
 800ea08:	4640      	mov	r0, r8
 800ea0a:	47d0      	blx	sl
 800ea0c:	3001      	adds	r0, #1
 800ea0e:	d09d      	beq.n	800e94c <_printf_i+0x15c>
 800ea10:	3501      	adds	r5, #1
 800ea12:	68e3      	ldr	r3, [r4, #12]
 800ea14:	9903      	ldr	r1, [sp, #12]
 800ea16:	1a5b      	subs	r3, r3, r1
 800ea18:	42ab      	cmp	r3, r5
 800ea1a:	dcf2      	bgt.n	800ea02 <_printf_i+0x212>
 800ea1c:	e7eb      	b.n	800e9f6 <_printf_i+0x206>
 800ea1e:	2500      	movs	r5, #0
 800ea20:	f104 0619 	add.w	r6, r4, #25
 800ea24:	e7f5      	b.n	800ea12 <_printf_i+0x222>
 800ea26:	bf00      	nop
 800ea28:	0800ee81 	.word	0x0800ee81
 800ea2c:	0800ee92 	.word	0x0800ee92

0800ea30 <memmove>:
 800ea30:	4288      	cmp	r0, r1
 800ea32:	b510      	push	{r4, lr}
 800ea34:	eb01 0402 	add.w	r4, r1, r2
 800ea38:	d902      	bls.n	800ea40 <memmove+0x10>
 800ea3a:	4284      	cmp	r4, r0
 800ea3c:	4623      	mov	r3, r4
 800ea3e:	d807      	bhi.n	800ea50 <memmove+0x20>
 800ea40:	1e43      	subs	r3, r0, #1
 800ea42:	42a1      	cmp	r1, r4
 800ea44:	d008      	beq.n	800ea58 <memmove+0x28>
 800ea46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ea4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ea4e:	e7f8      	b.n	800ea42 <memmove+0x12>
 800ea50:	4402      	add	r2, r0
 800ea52:	4601      	mov	r1, r0
 800ea54:	428a      	cmp	r2, r1
 800ea56:	d100      	bne.n	800ea5a <memmove+0x2a>
 800ea58:	bd10      	pop	{r4, pc}
 800ea5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ea62:	e7f7      	b.n	800ea54 <memmove+0x24>

0800ea64 <_sbrk_r>:
 800ea64:	b538      	push	{r3, r4, r5, lr}
 800ea66:	4d06      	ldr	r5, [pc, #24]	@ (800ea80 <_sbrk_r+0x1c>)
 800ea68:	2300      	movs	r3, #0
 800ea6a:	4604      	mov	r4, r0
 800ea6c:	4608      	mov	r0, r1
 800ea6e:	602b      	str	r3, [r5, #0]
 800ea70:	f7f4 fefe 	bl	8003870 <_sbrk>
 800ea74:	1c43      	adds	r3, r0, #1
 800ea76:	d102      	bne.n	800ea7e <_sbrk_r+0x1a>
 800ea78:	682b      	ldr	r3, [r5, #0]
 800ea7a:	b103      	cbz	r3, 800ea7e <_sbrk_r+0x1a>
 800ea7c:	6023      	str	r3, [r4, #0]
 800ea7e:	bd38      	pop	{r3, r4, r5, pc}
 800ea80:	240ac944 	.word	0x240ac944

0800ea84 <memcpy>:
 800ea84:	440a      	add	r2, r1
 800ea86:	4291      	cmp	r1, r2
 800ea88:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea8c:	d100      	bne.n	800ea90 <memcpy+0xc>
 800ea8e:	4770      	bx	lr
 800ea90:	b510      	push	{r4, lr}
 800ea92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea9a:	4291      	cmp	r1, r2
 800ea9c:	d1f9      	bne.n	800ea92 <memcpy+0xe>
 800ea9e:	bd10      	pop	{r4, pc}

0800eaa0 <_realloc_r>:
 800eaa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaa4:	4680      	mov	r8, r0
 800eaa6:	4615      	mov	r5, r2
 800eaa8:	460c      	mov	r4, r1
 800eaaa:	b921      	cbnz	r1, 800eab6 <_realloc_r+0x16>
 800eaac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eab0:	4611      	mov	r1, r2
 800eab2:	f7ff bc4b 	b.w	800e34c <_malloc_r>
 800eab6:	b92a      	cbnz	r2, 800eac4 <_realloc_r+0x24>
 800eab8:	f7ff fbdc 	bl	800e274 <_free_r>
 800eabc:	2400      	movs	r4, #0
 800eabe:	4620      	mov	r0, r4
 800eac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eac4:	f000 f81a 	bl	800eafc <_malloc_usable_size_r>
 800eac8:	4285      	cmp	r5, r0
 800eaca:	4606      	mov	r6, r0
 800eacc:	d802      	bhi.n	800ead4 <_realloc_r+0x34>
 800eace:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ead2:	d8f4      	bhi.n	800eabe <_realloc_r+0x1e>
 800ead4:	4629      	mov	r1, r5
 800ead6:	4640      	mov	r0, r8
 800ead8:	f7ff fc38 	bl	800e34c <_malloc_r>
 800eadc:	4607      	mov	r7, r0
 800eade:	2800      	cmp	r0, #0
 800eae0:	d0ec      	beq.n	800eabc <_realloc_r+0x1c>
 800eae2:	42b5      	cmp	r5, r6
 800eae4:	462a      	mov	r2, r5
 800eae6:	4621      	mov	r1, r4
 800eae8:	bf28      	it	cs
 800eaea:	4632      	movcs	r2, r6
 800eaec:	f7ff ffca 	bl	800ea84 <memcpy>
 800eaf0:	4621      	mov	r1, r4
 800eaf2:	4640      	mov	r0, r8
 800eaf4:	f7ff fbbe 	bl	800e274 <_free_r>
 800eaf8:	463c      	mov	r4, r7
 800eafa:	e7e0      	b.n	800eabe <_realloc_r+0x1e>

0800eafc <_malloc_usable_size_r>:
 800eafc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb00:	1f18      	subs	r0, r3, #4
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	bfbc      	itt	lt
 800eb06:	580b      	ldrlt	r3, [r1, r0]
 800eb08:	18c0      	addlt	r0, r0, r3
 800eb0a:	4770      	bx	lr

0800eb0c <_init>:
 800eb0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb0e:	bf00      	nop
 800eb10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb12:	bc08      	pop	{r3}
 800eb14:	469e      	mov	lr, r3
 800eb16:	4770      	bx	lr

0800eb18 <_fini>:
 800eb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb1a:	bf00      	nop
 800eb1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eb1e:	bc08      	pop	{r3}
 800eb20:	469e      	mov	lr, r3
 800eb22:	4770      	bx	lr
