
App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001514  08008198  08008198  00008198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080096ac  080096ac  000096ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096bc  080096bc  0001000c  2**0
                  CONTENTS
  4 .ARM          00000008  080096bc  080096bc  000096bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096c4  080096c4  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096c4  080096c4  000096c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096c8  080096c8  000096c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080096cc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080096d8  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080096d8  0001002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000386f  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e1a  00000000  00000000  000138ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003f0  00000000  00000000  000146c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000368  00000000  00000000  00014ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014319  00000000  00000000  00014e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000491d  00000000  00000000  00029139  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007eef1  00000000  00000000  0002da56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ac947  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e18  00000000  00000000  000ac998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008198 <__do_global_dtors_aux>:
 8008198:	b510      	push	{r4, lr}
 800819a:	4c05      	ldr	r4, [pc, #20]	; (80081b0 <__do_global_dtors_aux+0x18>)
 800819c:	7823      	ldrb	r3, [r4, #0]
 800819e:	b933      	cbnz	r3, 80081ae <__do_global_dtors_aux+0x16>
 80081a0:	4b04      	ldr	r3, [pc, #16]	; (80081b4 <__do_global_dtors_aux+0x1c>)
 80081a2:	b113      	cbz	r3, 80081aa <__do_global_dtors_aux+0x12>
 80081a4:	4804      	ldr	r0, [pc, #16]	; (80081b8 <__do_global_dtors_aux+0x20>)
 80081a6:	f3af 8000 	nop.w
 80081aa:	2301      	movs	r3, #1
 80081ac:	7023      	strb	r3, [r4, #0]
 80081ae:	bd10      	pop	{r4, pc}
 80081b0:	2000000c 	.word	0x2000000c
 80081b4:	00000000 	.word	0x00000000
 80081b8:	08009694 	.word	0x08009694

080081bc <frame_dummy>:
 80081bc:	b508      	push	{r3, lr}
 80081be:	4b03      	ldr	r3, [pc, #12]	; (80081cc <frame_dummy+0x10>)
 80081c0:	b11b      	cbz	r3, 80081ca <frame_dummy+0xe>
 80081c2:	4903      	ldr	r1, [pc, #12]	; (80081d0 <frame_dummy+0x14>)
 80081c4:	4803      	ldr	r0, [pc, #12]	; (80081d4 <frame_dummy+0x18>)
 80081c6:	f3af 8000 	nop.w
 80081ca:	bd08      	pop	{r3, pc}
 80081cc:	00000000 	.word	0x00000000
 80081d0:	20000010 	.word	0x20000010
 80081d4:	08009694 	.word	0x08009694

080081d8 <__aeabi_uldivmod>:
 80081d8:	b953      	cbnz	r3, 80081f0 <__aeabi_uldivmod+0x18>
 80081da:	b94a      	cbnz	r2, 80081f0 <__aeabi_uldivmod+0x18>
 80081dc:	2900      	cmp	r1, #0
 80081de:	bf08      	it	eq
 80081e0:	2800      	cmpeq	r0, #0
 80081e2:	bf1c      	itt	ne
 80081e4:	f04f 31ff 	movne.w	r1, #4294967295
 80081e8:	f04f 30ff 	movne.w	r0, #4294967295
 80081ec:	f000 b974 	b.w	80084d8 <__aeabi_idiv0>
 80081f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80081f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80081f8:	f000 f806 	bl	8008208 <__udivmoddi4>
 80081fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008204:	b004      	add	sp, #16
 8008206:	4770      	bx	lr

08008208 <__udivmoddi4>:
 8008208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800820c:	9d08      	ldr	r5, [sp, #32]
 800820e:	4604      	mov	r4, r0
 8008210:	468e      	mov	lr, r1
 8008212:	2b00      	cmp	r3, #0
 8008214:	d14d      	bne.n	80082b2 <__udivmoddi4+0xaa>
 8008216:	428a      	cmp	r2, r1
 8008218:	4694      	mov	ip, r2
 800821a:	d969      	bls.n	80082f0 <__udivmoddi4+0xe8>
 800821c:	fab2 f282 	clz	r2, r2
 8008220:	b152      	cbz	r2, 8008238 <__udivmoddi4+0x30>
 8008222:	fa01 f302 	lsl.w	r3, r1, r2
 8008226:	f1c2 0120 	rsb	r1, r2, #32
 800822a:	fa20 f101 	lsr.w	r1, r0, r1
 800822e:	fa0c fc02 	lsl.w	ip, ip, r2
 8008232:	ea41 0e03 	orr.w	lr, r1, r3
 8008236:	4094      	lsls	r4, r2
 8008238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800823c:	0c21      	lsrs	r1, r4, #16
 800823e:	fbbe f6f8 	udiv	r6, lr, r8
 8008242:	fa1f f78c 	uxth.w	r7, ip
 8008246:	fb08 e316 	mls	r3, r8, r6, lr
 800824a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800824e:	fb06 f107 	mul.w	r1, r6, r7
 8008252:	4299      	cmp	r1, r3
 8008254:	d90a      	bls.n	800826c <__udivmoddi4+0x64>
 8008256:	eb1c 0303 	adds.w	r3, ip, r3
 800825a:	f106 30ff 	add.w	r0, r6, #4294967295
 800825e:	f080 811f 	bcs.w	80084a0 <__udivmoddi4+0x298>
 8008262:	4299      	cmp	r1, r3
 8008264:	f240 811c 	bls.w	80084a0 <__udivmoddi4+0x298>
 8008268:	3e02      	subs	r6, #2
 800826a:	4463      	add	r3, ip
 800826c:	1a5b      	subs	r3, r3, r1
 800826e:	b2a4      	uxth	r4, r4
 8008270:	fbb3 f0f8 	udiv	r0, r3, r8
 8008274:	fb08 3310 	mls	r3, r8, r0, r3
 8008278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800827c:	fb00 f707 	mul.w	r7, r0, r7
 8008280:	42a7      	cmp	r7, r4
 8008282:	d90a      	bls.n	800829a <__udivmoddi4+0x92>
 8008284:	eb1c 0404 	adds.w	r4, ip, r4
 8008288:	f100 33ff 	add.w	r3, r0, #4294967295
 800828c:	f080 810a 	bcs.w	80084a4 <__udivmoddi4+0x29c>
 8008290:	42a7      	cmp	r7, r4
 8008292:	f240 8107 	bls.w	80084a4 <__udivmoddi4+0x29c>
 8008296:	4464      	add	r4, ip
 8008298:	3802      	subs	r0, #2
 800829a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800829e:	1be4      	subs	r4, r4, r7
 80082a0:	2600      	movs	r6, #0
 80082a2:	b11d      	cbz	r5, 80082ac <__udivmoddi4+0xa4>
 80082a4:	40d4      	lsrs	r4, r2
 80082a6:	2300      	movs	r3, #0
 80082a8:	e9c5 4300 	strd	r4, r3, [r5]
 80082ac:	4631      	mov	r1, r6
 80082ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082b2:	428b      	cmp	r3, r1
 80082b4:	d909      	bls.n	80082ca <__udivmoddi4+0xc2>
 80082b6:	2d00      	cmp	r5, #0
 80082b8:	f000 80ef 	beq.w	800849a <__udivmoddi4+0x292>
 80082bc:	2600      	movs	r6, #0
 80082be:	e9c5 0100 	strd	r0, r1, [r5]
 80082c2:	4630      	mov	r0, r6
 80082c4:	4631      	mov	r1, r6
 80082c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ca:	fab3 f683 	clz	r6, r3
 80082ce:	2e00      	cmp	r6, #0
 80082d0:	d14a      	bne.n	8008368 <__udivmoddi4+0x160>
 80082d2:	428b      	cmp	r3, r1
 80082d4:	d302      	bcc.n	80082dc <__udivmoddi4+0xd4>
 80082d6:	4282      	cmp	r2, r0
 80082d8:	f200 80f9 	bhi.w	80084ce <__udivmoddi4+0x2c6>
 80082dc:	1a84      	subs	r4, r0, r2
 80082de:	eb61 0303 	sbc.w	r3, r1, r3
 80082e2:	2001      	movs	r0, #1
 80082e4:	469e      	mov	lr, r3
 80082e6:	2d00      	cmp	r5, #0
 80082e8:	d0e0      	beq.n	80082ac <__udivmoddi4+0xa4>
 80082ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80082ee:	e7dd      	b.n	80082ac <__udivmoddi4+0xa4>
 80082f0:	b902      	cbnz	r2, 80082f4 <__udivmoddi4+0xec>
 80082f2:	deff      	udf	#255	; 0xff
 80082f4:	fab2 f282 	clz	r2, r2
 80082f8:	2a00      	cmp	r2, #0
 80082fa:	f040 8092 	bne.w	8008422 <__udivmoddi4+0x21a>
 80082fe:	eba1 010c 	sub.w	r1, r1, ip
 8008302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008306:	fa1f fe8c 	uxth.w	lr, ip
 800830a:	2601      	movs	r6, #1
 800830c:	0c20      	lsrs	r0, r4, #16
 800830e:	fbb1 f3f7 	udiv	r3, r1, r7
 8008312:	fb07 1113 	mls	r1, r7, r3, r1
 8008316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800831a:	fb0e f003 	mul.w	r0, lr, r3
 800831e:	4288      	cmp	r0, r1
 8008320:	d908      	bls.n	8008334 <__udivmoddi4+0x12c>
 8008322:	eb1c 0101 	adds.w	r1, ip, r1
 8008326:	f103 38ff 	add.w	r8, r3, #4294967295
 800832a:	d202      	bcs.n	8008332 <__udivmoddi4+0x12a>
 800832c:	4288      	cmp	r0, r1
 800832e:	f200 80cb 	bhi.w	80084c8 <__udivmoddi4+0x2c0>
 8008332:	4643      	mov	r3, r8
 8008334:	1a09      	subs	r1, r1, r0
 8008336:	b2a4      	uxth	r4, r4
 8008338:	fbb1 f0f7 	udiv	r0, r1, r7
 800833c:	fb07 1110 	mls	r1, r7, r0, r1
 8008340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8008344:	fb0e fe00 	mul.w	lr, lr, r0
 8008348:	45a6      	cmp	lr, r4
 800834a:	d908      	bls.n	800835e <__udivmoddi4+0x156>
 800834c:	eb1c 0404 	adds.w	r4, ip, r4
 8008350:	f100 31ff 	add.w	r1, r0, #4294967295
 8008354:	d202      	bcs.n	800835c <__udivmoddi4+0x154>
 8008356:	45a6      	cmp	lr, r4
 8008358:	f200 80bb 	bhi.w	80084d2 <__udivmoddi4+0x2ca>
 800835c:	4608      	mov	r0, r1
 800835e:	eba4 040e 	sub.w	r4, r4, lr
 8008362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8008366:	e79c      	b.n	80082a2 <__udivmoddi4+0x9a>
 8008368:	f1c6 0720 	rsb	r7, r6, #32
 800836c:	40b3      	lsls	r3, r6
 800836e:	fa22 fc07 	lsr.w	ip, r2, r7
 8008372:	ea4c 0c03 	orr.w	ip, ip, r3
 8008376:	fa20 f407 	lsr.w	r4, r0, r7
 800837a:	fa01 f306 	lsl.w	r3, r1, r6
 800837e:	431c      	orrs	r4, r3
 8008380:	40f9      	lsrs	r1, r7
 8008382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008386:	fa00 f306 	lsl.w	r3, r0, r6
 800838a:	fbb1 f8f9 	udiv	r8, r1, r9
 800838e:	0c20      	lsrs	r0, r4, #16
 8008390:	fa1f fe8c 	uxth.w	lr, ip
 8008394:	fb09 1118 	mls	r1, r9, r8, r1
 8008398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800839c:	fb08 f00e 	mul.w	r0, r8, lr
 80083a0:	4288      	cmp	r0, r1
 80083a2:	fa02 f206 	lsl.w	r2, r2, r6
 80083a6:	d90b      	bls.n	80083c0 <__udivmoddi4+0x1b8>
 80083a8:	eb1c 0101 	adds.w	r1, ip, r1
 80083ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80083b0:	f080 8088 	bcs.w	80084c4 <__udivmoddi4+0x2bc>
 80083b4:	4288      	cmp	r0, r1
 80083b6:	f240 8085 	bls.w	80084c4 <__udivmoddi4+0x2bc>
 80083ba:	f1a8 0802 	sub.w	r8, r8, #2
 80083be:	4461      	add	r1, ip
 80083c0:	1a09      	subs	r1, r1, r0
 80083c2:	b2a4      	uxth	r4, r4
 80083c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80083c8:	fb09 1110 	mls	r1, r9, r0, r1
 80083cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80083d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80083d4:	458e      	cmp	lr, r1
 80083d6:	d908      	bls.n	80083ea <__udivmoddi4+0x1e2>
 80083d8:	eb1c 0101 	adds.w	r1, ip, r1
 80083dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80083e0:	d26c      	bcs.n	80084bc <__udivmoddi4+0x2b4>
 80083e2:	458e      	cmp	lr, r1
 80083e4:	d96a      	bls.n	80084bc <__udivmoddi4+0x2b4>
 80083e6:	3802      	subs	r0, #2
 80083e8:	4461      	add	r1, ip
 80083ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80083ee:	fba0 9402 	umull	r9, r4, r0, r2
 80083f2:	eba1 010e 	sub.w	r1, r1, lr
 80083f6:	42a1      	cmp	r1, r4
 80083f8:	46c8      	mov	r8, r9
 80083fa:	46a6      	mov	lr, r4
 80083fc:	d356      	bcc.n	80084ac <__udivmoddi4+0x2a4>
 80083fe:	d053      	beq.n	80084a8 <__udivmoddi4+0x2a0>
 8008400:	b15d      	cbz	r5, 800841a <__udivmoddi4+0x212>
 8008402:	ebb3 0208 	subs.w	r2, r3, r8
 8008406:	eb61 010e 	sbc.w	r1, r1, lr
 800840a:	fa01 f707 	lsl.w	r7, r1, r7
 800840e:	fa22 f306 	lsr.w	r3, r2, r6
 8008412:	40f1      	lsrs	r1, r6
 8008414:	431f      	orrs	r7, r3
 8008416:	e9c5 7100 	strd	r7, r1, [r5]
 800841a:	2600      	movs	r6, #0
 800841c:	4631      	mov	r1, r6
 800841e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008422:	f1c2 0320 	rsb	r3, r2, #32
 8008426:	40d8      	lsrs	r0, r3
 8008428:	fa0c fc02 	lsl.w	ip, ip, r2
 800842c:	fa21 f303 	lsr.w	r3, r1, r3
 8008430:	4091      	lsls	r1, r2
 8008432:	4301      	orrs	r1, r0
 8008434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008438:	fa1f fe8c 	uxth.w	lr, ip
 800843c:	fbb3 f0f7 	udiv	r0, r3, r7
 8008440:	fb07 3610 	mls	r6, r7, r0, r3
 8008444:	0c0b      	lsrs	r3, r1, #16
 8008446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800844a:	fb00 f60e 	mul.w	r6, r0, lr
 800844e:	429e      	cmp	r6, r3
 8008450:	fa04 f402 	lsl.w	r4, r4, r2
 8008454:	d908      	bls.n	8008468 <__udivmoddi4+0x260>
 8008456:	eb1c 0303 	adds.w	r3, ip, r3
 800845a:	f100 38ff 	add.w	r8, r0, #4294967295
 800845e:	d22f      	bcs.n	80084c0 <__udivmoddi4+0x2b8>
 8008460:	429e      	cmp	r6, r3
 8008462:	d92d      	bls.n	80084c0 <__udivmoddi4+0x2b8>
 8008464:	3802      	subs	r0, #2
 8008466:	4463      	add	r3, ip
 8008468:	1b9b      	subs	r3, r3, r6
 800846a:	b289      	uxth	r1, r1
 800846c:	fbb3 f6f7 	udiv	r6, r3, r7
 8008470:	fb07 3316 	mls	r3, r7, r6, r3
 8008474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008478:	fb06 f30e 	mul.w	r3, r6, lr
 800847c:	428b      	cmp	r3, r1
 800847e:	d908      	bls.n	8008492 <__udivmoddi4+0x28a>
 8008480:	eb1c 0101 	adds.w	r1, ip, r1
 8008484:	f106 38ff 	add.w	r8, r6, #4294967295
 8008488:	d216      	bcs.n	80084b8 <__udivmoddi4+0x2b0>
 800848a:	428b      	cmp	r3, r1
 800848c:	d914      	bls.n	80084b8 <__udivmoddi4+0x2b0>
 800848e:	3e02      	subs	r6, #2
 8008490:	4461      	add	r1, ip
 8008492:	1ac9      	subs	r1, r1, r3
 8008494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8008498:	e738      	b.n	800830c <__udivmoddi4+0x104>
 800849a:	462e      	mov	r6, r5
 800849c:	4628      	mov	r0, r5
 800849e:	e705      	b.n	80082ac <__udivmoddi4+0xa4>
 80084a0:	4606      	mov	r6, r0
 80084a2:	e6e3      	b.n	800826c <__udivmoddi4+0x64>
 80084a4:	4618      	mov	r0, r3
 80084a6:	e6f8      	b.n	800829a <__udivmoddi4+0x92>
 80084a8:	454b      	cmp	r3, r9
 80084aa:	d2a9      	bcs.n	8008400 <__udivmoddi4+0x1f8>
 80084ac:	ebb9 0802 	subs.w	r8, r9, r2
 80084b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80084b4:	3801      	subs	r0, #1
 80084b6:	e7a3      	b.n	8008400 <__udivmoddi4+0x1f8>
 80084b8:	4646      	mov	r6, r8
 80084ba:	e7ea      	b.n	8008492 <__udivmoddi4+0x28a>
 80084bc:	4620      	mov	r0, r4
 80084be:	e794      	b.n	80083ea <__udivmoddi4+0x1e2>
 80084c0:	4640      	mov	r0, r8
 80084c2:	e7d1      	b.n	8008468 <__udivmoddi4+0x260>
 80084c4:	46d0      	mov	r8, sl
 80084c6:	e77b      	b.n	80083c0 <__udivmoddi4+0x1b8>
 80084c8:	3b02      	subs	r3, #2
 80084ca:	4461      	add	r1, ip
 80084cc:	e732      	b.n	8008334 <__udivmoddi4+0x12c>
 80084ce:	4630      	mov	r0, r6
 80084d0:	e709      	b.n	80082e6 <__udivmoddi4+0xde>
 80084d2:	4464      	add	r4, ip
 80084d4:	3802      	subs	r0, #2
 80084d6:	e742      	b.n	800835e <__udivmoddi4+0x156>

080084d8 <__aeabi_idiv0>:
 80084d8:	4770      	bx	lr
 80084da:	bf00      	nop

080084dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80084e0:	f000 f954 	bl	800878c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80084e4:	f000 f80e 	bl	8008504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80084e8:	f000 f86a 	bl	80085c0 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80084ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80084f0:	4803      	ldr	r0, [pc, #12]	; (8008500 <main+0x24>)
 80084f2:	f000 fc64 	bl	8008dbe <HAL_GPIO_TogglePin>
	  HAL_Delay(2000);
 80084f6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80084fa:	f000 f9b9 	bl	8008870 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80084fe:	e7f5      	b.n	80084ec <main+0x10>
 8008500:	40020800 	.word	0x40020800

08008504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b094      	sub	sp, #80	; 0x50
 8008508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800850a:	f107 0320 	add.w	r3, r7, #32
 800850e:	2230      	movs	r2, #48	; 0x30
 8008510:	2100      	movs	r1, #0
 8008512:	4618      	mov	r0, r3
 8008514:	f001 f8b6 	bl	8009684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008518:	f107 030c 	add.w	r3, r7, #12
 800851c:	2200      	movs	r2, #0
 800851e:	601a      	str	r2, [r3, #0]
 8008520:	605a      	str	r2, [r3, #4]
 8008522:	609a      	str	r2, [r3, #8]
 8008524:	60da      	str	r2, [r3, #12]
 8008526:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008528:	2300      	movs	r3, #0
 800852a:	60bb      	str	r3, [r7, #8]
 800852c:	4b22      	ldr	r3, [pc, #136]	; (80085b8 <SystemClock_Config+0xb4>)
 800852e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008530:	4a21      	ldr	r2, [pc, #132]	; (80085b8 <SystemClock_Config+0xb4>)
 8008532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008536:	6413      	str	r3, [r2, #64]	; 0x40
 8008538:	4b1f      	ldr	r3, [pc, #124]	; (80085b8 <SystemClock_Config+0xb4>)
 800853a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008540:	60bb      	str	r3, [r7, #8]
 8008542:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008544:	2300      	movs	r3, #0
 8008546:	607b      	str	r3, [r7, #4]
 8008548:	4b1c      	ldr	r3, [pc, #112]	; (80085bc <SystemClock_Config+0xb8>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	4a1b      	ldr	r2, [pc, #108]	; (80085bc <SystemClock_Config+0xb8>)
 800854e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008552:	6013      	str	r3, [r2, #0]
 8008554:	4b19      	ldr	r3, [pc, #100]	; (80085bc <SystemClock_Config+0xb8>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800855c:	607b      	str	r3, [r7, #4]
 800855e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008560:	2302      	movs	r3, #2
 8008562:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8008564:	2301      	movs	r3, #1
 8008566:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008568:	2310      	movs	r3, #16
 800856a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800856c:	2300      	movs	r3, #0
 800856e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008570:	f107 0320 	add.w	r3, r7, #32
 8008574:	4618      	mov	r0, r3
 8008576:	f000 fc3d 	bl	8008df4 <HAL_RCC_OscConfig>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d001      	beq.n	8008584 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8008580:	f000 f870 	bl	8008664 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008584:	230f      	movs	r3, #15
 8008586:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8008588:	2300      	movs	r3, #0
 800858a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800858c:	2300      	movs	r3, #0
 800858e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008590:	2300      	movs	r3, #0
 8008592:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008594:	2300      	movs	r3, #0
 8008596:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8008598:	f107 030c 	add.w	r3, r7, #12
 800859c:	2100      	movs	r1, #0
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fea0 	bl	80092e4 <HAL_RCC_ClockConfig>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d001      	beq.n	80085ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80085aa:	f000 f85b 	bl	8008664 <Error_Handler>
  }
}
 80085ae:	bf00      	nop
 80085b0:	3750      	adds	r7, #80	; 0x50
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	40023800 	.word	0x40023800
 80085bc:	40007000 	.word	0x40007000

080085c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b088      	sub	sp, #32
 80085c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085c6:	f107 030c 	add.w	r3, r7, #12
 80085ca:	2200      	movs	r2, #0
 80085cc:	601a      	str	r2, [r3, #0]
 80085ce:	605a      	str	r2, [r3, #4]
 80085d0:	609a      	str	r2, [r3, #8]
 80085d2:	60da      	str	r2, [r3, #12]
 80085d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80085d6:	2300      	movs	r3, #0
 80085d8:	60bb      	str	r3, [r7, #8]
 80085da:	4b20      	ldr	r3, [pc, #128]	; (800865c <MX_GPIO_Init+0x9c>)
 80085dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085de:	4a1f      	ldr	r2, [pc, #124]	; (800865c <MX_GPIO_Init+0x9c>)
 80085e0:	f043 0304 	orr.w	r3, r3, #4
 80085e4:	6313      	str	r3, [r2, #48]	; 0x30
 80085e6:	4b1d      	ldr	r3, [pc, #116]	; (800865c <MX_GPIO_Init+0x9c>)
 80085e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ea:	f003 0304 	and.w	r3, r3, #4
 80085ee:	60bb      	str	r3, [r7, #8]
 80085f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80085f2:	2300      	movs	r3, #0
 80085f4:	607b      	str	r3, [r7, #4]
 80085f6:	4b19      	ldr	r3, [pc, #100]	; (800865c <MX_GPIO_Init+0x9c>)
 80085f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085fa:	4a18      	ldr	r2, [pc, #96]	; (800865c <MX_GPIO_Init+0x9c>)
 80085fc:	f043 0301 	orr.w	r3, r3, #1
 8008600:	6313      	str	r3, [r2, #48]	; 0x30
 8008602:	4b16      	ldr	r3, [pc, #88]	; (800865c <MX_GPIO_Init+0x9c>)
 8008604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008606:	f003 0301 	and.w	r3, r3, #1
 800860a:	607b      	str	r3, [r7, #4]
 800860c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800860e:	2300      	movs	r3, #0
 8008610:	603b      	str	r3, [r7, #0]
 8008612:	4b12      	ldr	r3, [pc, #72]	; (800865c <MX_GPIO_Init+0x9c>)
 8008614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008616:	4a11      	ldr	r2, [pc, #68]	; (800865c <MX_GPIO_Init+0x9c>)
 8008618:	f043 0302 	orr.w	r3, r3, #2
 800861c:	6313      	str	r3, [r2, #48]	; 0x30
 800861e:	4b0f      	ldr	r3, [pc, #60]	; (800865c <MX_GPIO_Init+0x9c>)
 8008620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008622:	f003 0302 	and.w	r3, r3, #2
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800862a:	2200      	movs	r2, #0
 800862c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008630:	480b      	ldr	r0, [pc, #44]	; (8008660 <MX_GPIO_Init+0xa0>)
 8008632:	f000 fbab 	bl	8008d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8008636:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800863a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800863c:	2301      	movs	r3, #1
 800863e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008640:	2300      	movs	r3, #0
 8008642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008644:	2300      	movs	r3, #0
 8008646:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8008648:	f107 030c 	add.w	r3, r7, #12
 800864c:	4619      	mov	r1, r3
 800864e:	4804      	ldr	r0, [pc, #16]	; (8008660 <MX_GPIO_Init+0xa0>)
 8008650:	f000 fa18 	bl	8008a84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8008654:	bf00      	nop
 8008656:	3720      	adds	r7, #32
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}
 800865c:	40023800 	.word	0x40023800
 8008660:	40020800 	.word	0x40020800

08008664 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008664:	b480      	push	{r7}
 8008666:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008668:	b672      	cpsid	i
}
 800866a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800866c:	e7fe      	b.n	800866c <Error_Handler+0x8>
	...

08008670 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008676:	2300      	movs	r3, #0
 8008678:	607b      	str	r3, [r7, #4]
 800867a:	4b10      	ldr	r3, [pc, #64]	; (80086bc <HAL_MspInit+0x4c>)
 800867c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800867e:	4a0f      	ldr	r2, [pc, #60]	; (80086bc <HAL_MspInit+0x4c>)
 8008680:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008684:	6453      	str	r3, [r2, #68]	; 0x44
 8008686:	4b0d      	ldr	r3, [pc, #52]	; (80086bc <HAL_MspInit+0x4c>)
 8008688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800868a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800868e:	607b      	str	r3, [r7, #4]
 8008690:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008692:	2300      	movs	r3, #0
 8008694:	603b      	str	r3, [r7, #0]
 8008696:	4b09      	ldr	r3, [pc, #36]	; (80086bc <HAL_MspInit+0x4c>)
 8008698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800869a:	4a08      	ldr	r2, [pc, #32]	; (80086bc <HAL_MspInit+0x4c>)
 800869c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086a0:	6413      	str	r3, [r2, #64]	; 0x40
 80086a2:	4b06      	ldr	r3, [pc, #24]	; (80086bc <HAL_MspInit+0x4c>)
 80086a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086aa:	603b      	str	r3, [r7, #0]
 80086ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80086ae:	bf00      	nop
 80086b0:	370c      	adds	r7, #12
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	40023800 	.word	0x40023800

080086c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80086c0:	b480      	push	{r7}
 80086c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80086c4:	e7fe      	b.n	80086c4 <NMI_Handler+0x4>

080086c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80086c6:	b480      	push	{r7}
 80086c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80086ca:	e7fe      	b.n	80086ca <HardFault_Handler+0x4>

080086cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80086cc:	b480      	push	{r7}
 80086ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80086d0:	e7fe      	b.n	80086d0 <MemManage_Handler+0x4>

080086d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80086d2:	b480      	push	{r7}
 80086d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80086d6:	e7fe      	b.n	80086d6 <BusFault_Handler+0x4>

080086d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80086dc:	e7fe      	b.n	80086dc <UsageFault_Handler+0x4>

080086de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80086de:	b480      	push	{r7}
 80086e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80086e2:	bf00      	nop
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80086ec:	b480      	push	{r7}
 80086ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80086f0:	bf00      	nop
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr

080086fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80086fa:	b480      	push	{r7}
 80086fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80086fe:	bf00      	nop
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800870c:	f000 f890 	bl	8008830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008710:	bf00      	nop
 8008712:	bd80      	pop	{r7, pc}

08008714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008714:	b480      	push	{r7}
 8008716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008718:	4b06      	ldr	r3, [pc, #24]	; (8008734 <SystemInit+0x20>)
 800871a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800871e:	4a05      	ldr	r2, [pc, #20]	; (8008734 <SystemInit+0x20>)
 8008720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008728:	bf00      	nop
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	e000ed00 	.word	0xe000ed00

08008738 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8008738:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008770 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800873c:	480d      	ldr	r0, [pc, #52]	; (8008774 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800873e:	490e      	ldr	r1, [pc, #56]	; (8008778 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008740:	4a0e      	ldr	r2, [pc, #56]	; (800877c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008742:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008744:	e002      	b.n	800874c <LoopCopyDataInit>

08008746 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008746:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008748:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800874a:	3304      	adds	r3, #4

0800874c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800874c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800874e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008750:	d3f9      	bcc.n	8008746 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008752:	4a0b      	ldr	r2, [pc, #44]	; (8008780 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8008754:	4c0b      	ldr	r4, [pc, #44]	; (8008784 <LoopFillZerobss+0x26>)
  movs r3, #0
 8008756:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008758:	e001      	b.n	800875e <LoopFillZerobss>

0800875a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800875a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800875c:	3204      	adds	r2, #4

0800875e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800875e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008760:	d3fb      	bcc.n	800875a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008762:	f7ff ffd7 	bl	8008714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008766:	f000 ff69 	bl	800963c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800876a:	f7ff feb7 	bl	80084dc <main>
  bx  lr    
 800876e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8008770:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008774:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008778:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800877c:	080096cc 	.word	0x080096cc
  ldr r2, =_sbss
 8008780:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8008784:	2000002c 	.word	0x2000002c

08008788 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008788:	e7fe      	b.n	8008788 <ADC_IRQHandler>
	...

0800878c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008790:	4b0e      	ldr	r3, [pc, #56]	; (80087cc <HAL_Init+0x40>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a0d      	ldr	r2, [pc, #52]	; (80087cc <HAL_Init+0x40>)
 8008796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800879a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800879c:	4b0b      	ldr	r3, [pc, #44]	; (80087cc <HAL_Init+0x40>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a0a      	ldr	r2, [pc, #40]	; (80087cc <HAL_Init+0x40>)
 80087a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80087a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80087a8:	4b08      	ldr	r3, [pc, #32]	; (80087cc <HAL_Init+0x40>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a07      	ldr	r2, [pc, #28]	; (80087cc <HAL_Init+0x40>)
 80087ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80087b4:	2003      	movs	r0, #3
 80087b6:	f000 f931 	bl	8008a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80087ba:	200f      	movs	r0, #15
 80087bc:	f000 f808 	bl	80087d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80087c0:	f7ff ff56 	bl	8008670 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	bd80      	pop	{r7, pc}
 80087ca:	bf00      	nop
 80087cc:	40023c00 	.word	0x40023c00

080087d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b082      	sub	sp, #8
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80087d8:	4b12      	ldr	r3, [pc, #72]	; (8008824 <HAL_InitTick+0x54>)
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	4b12      	ldr	r3, [pc, #72]	; (8008828 <HAL_InitTick+0x58>)
 80087de:	781b      	ldrb	r3, [r3, #0]
 80087e0:	4619      	mov	r1, r3
 80087e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80087e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80087ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ee:	4618      	mov	r0, r3
 80087f0:	f000 f93b 	bl	8008a6a <HAL_SYSTICK_Config>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e00e      	b.n	800881c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b0f      	cmp	r3, #15
 8008802:	d80a      	bhi.n	800881a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008804:	2200      	movs	r2, #0
 8008806:	6879      	ldr	r1, [r7, #4]
 8008808:	f04f 30ff 	mov.w	r0, #4294967295
 800880c:	f000 f911 	bl	8008a32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008810:	4a06      	ldr	r2, [pc, #24]	; (800882c <HAL_InitTick+0x5c>)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008816:	2300      	movs	r3, #0
 8008818:	e000      	b.n	800881c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
}
 800881c:	4618      	mov	r0, r3
 800881e:	3708      	adds	r7, #8
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}
 8008824:	20000000 	.word	0x20000000
 8008828:	20000008 	.word	0x20000008
 800882c:	20000004 	.word	0x20000004

08008830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008830:	b480      	push	{r7}
 8008832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008834:	4b06      	ldr	r3, [pc, #24]	; (8008850 <HAL_IncTick+0x20>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	461a      	mov	r2, r3
 800883a:	4b06      	ldr	r3, [pc, #24]	; (8008854 <HAL_IncTick+0x24>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4413      	add	r3, r2
 8008840:	4a04      	ldr	r2, [pc, #16]	; (8008854 <HAL_IncTick+0x24>)
 8008842:	6013      	str	r3, [r2, #0]
}
 8008844:	bf00      	nop
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	20000008 	.word	0x20000008
 8008854:	20000028 	.word	0x20000028

08008858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008858:	b480      	push	{r7}
 800885a:	af00      	add	r7, sp, #0
  return uwTick;
 800885c:	4b03      	ldr	r3, [pc, #12]	; (800886c <HAL_GetTick+0x14>)
 800885e:	681b      	ldr	r3, [r3, #0]
}
 8008860:	4618      	mov	r0, r3
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr
 800886a:	bf00      	nop
 800886c:	20000028 	.word	0x20000028

08008870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b084      	sub	sp, #16
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008878:	f7ff ffee 	bl	8008858 <HAL_GetTick>
 800887c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008888:	d005      	beq.n	8008896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800888a:	4b0a      	ldr	r3, [pc, #40]	; (80088b4 <HAL_Delay+0x44>)
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	461a      	mov	r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	4413      	add	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008896:	bf00      	nop
 8008898:	f7ff ffde 	bl	8008858 <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d8f7      	bhi.n	8008898 <HAL_Delay+0x28>
  {
  }
}
 80088a8:	bf00      	nop
 80088aa:	bf00      	nop
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20000008 	.word	0x20000008

080088b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f003 0307 	and.w	r3, r3, #7
 80088c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80088c8:	4b0c      	ldr	r3, [pc, #48]	; (80088fc <__NVIC_SetPriorityGrouping+0x44>)
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80088d4:	4013      	ands	r3, r2
 80088d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80088e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80088e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80088e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80088ea:	4a04      	ldr	r2, [pc, #16]	; (80088fc <__NVIC_SetPriorityGrouping+0x44>)
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	60d3      	str	r3, [r2, #12]
}
 80088f0:	bf00      	nop
 80088f2:	3714      	adds	r7, #20
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	e000ed00 	.word	0xe000ed00

08008900 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008900:	b480      	push	{r7}
 8008902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008904:	4b04      	ldr	r3, [pc, #16]	; (8008918 <__NVIC_GetPriorityGrouping+0x18>)
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	0a1b      	lsrs	r3, r3, #8
 800890a:	f003 0307 	and.w	r3, r3, #7
}
 800890e:	4618      	mov	r0, r3
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr
 8008918:	e000ed00 	.word	0xe000ed00

0800891c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	4603      	mov	r3, r0
 8008924:	6039      	str	r1, [r7, #0]
 8008926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800892c:	2b00      	cmp	r3, #0
 800892e:	db0a      	blt.n	8008946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	b2da      	uxtb	r2, r3
 8008934:	490c      	ldr	r1, [pc, #48]	; (8008968 <__NVIC_SetPriority+0x4c>)
 8008936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800893a:	0112      	lsls	r2, r2, #4
 800893c:	b2d2      	uxtb	r2, r2
 800893e:	440b      	add	r3, r1
 8008940:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008944:	e00a      	b.n	800895c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	b2da      	uxtb	r2, r3
 800894a:	4908      	ldr	r1, [pc, #32]	; (800896c <__NVIC_SetPriority+0x50>)
 800894c:	79fb      	ldrb	r3, [r7, #7]
 800894e:	f003 030f 	and.w	r3, r3, #15
 8008952:	3b04      	subs	r3, #4
 8008954:	0112      	lsls	r2, r2, #4
 8008956:	b2d2      	uxtb	r2, r2
 8008958:	440b      	add	r3, r1
 800895a:	761a      	strb	r2, [r3, #24]
}
 800895c:	bf00      	nop
 800895e:	370c      	adds	r7, #12
 8008960:	46bd      	mov	sp, r7
 8008962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008966:	4770      	bx	lr
 8008968:	e000e100 	.word	0xe000e100
 800896c:	e000ed00 	.word	0xe000ed00

08008970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008970:	b480      	push	{r7}
 8008972:	b089      	sub	sp, #36	; 0x24
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f003 0307 	and.w	r3, r3, #7
 8008982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008984:	69fb      	ldr	r3, [r7, #28]
 8008986:	f1c3 0307 	rsb	r3, r3, #7
 800898a:	2b04      	cmp	r3, #4
 800898c:	bf28      	it	cs
 800898e:	2304      	movcs	r3, #4
 8008990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008992:	69fb      	ldr	r3, [r7, #28]
 8008994:	3304      	adds	r3, #4
 8008996:	2b06      	cmp	r3, #6
 8008998:	d902      	bls.n	80089a0 <NVIC_EncodePriority+0x30>
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	3b03      	subs	r3, #3
 800899e:	e000      	b.n	80089a2 <NVIC_EncodePriority+0x32>
 80089a0:	2300      	movs	r3, #0
 80089a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80089a4:	f04f 32ff 	mov.w	r2, #4294967295
 80089a8:	69bb      	ldr	r3, [r7, #24]
 80089aa:	fa02 f303 	lsl.w	r3, r2, r3
 80089ae:	43da      	mvns	r2, r3
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	401a      	ands	r2, r3
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80089b8:	f04f 31ff 	mov.w	r1, #4294967295
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	fa01 f303 	lsl.w	r3, r1, r3
 80089c2:	43d9      	mvns	r1, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80089c8:	4313      	orrs	r3, r2
         );
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3724      	adds	r7, #36	; 0x24
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
	...

080089d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	3b01      	subs	r3, #1
 80089e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80089e8:	d301      	bcc.n	80089ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80089ea:	2301      	movs	r3, #1
 80089ec:	e00f      	b.n	8008a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80089ee:	4a0a      	ldr	r2, [pc, #40]	; (8008a18 <SysTick_Config+0x40>)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	3b01      	subs	r3, #1
 80089f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80089f6:	210f      	movs	r1, #15
 80089f8:	f04f 30ff 	mov.w	r0, #4294967295
 80089fc:	f7ff ff8e 	bl	800891c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a00:	4b05      	ldr	r3, [pc, #20]	; (8008a18 <SysTick_Config+0x40>)
 8008a02:	2200      	movs	r2, #0
 8008a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a06:	4b04      	ldr	r3, [pc, #16]	; (8008a18 <SysTick_Config+0x40>)
 8008a08:	2207      	movs	r2, #7
 8008a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3708      	adds	r7, #8
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	e000e010 	.word	0xe000e010

08008a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b082      	sub	sp, #8
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff ff47 	bl	80088b8 <__NVIC_SetPriorityGrouping>
}
 8008a2a:	bf00      	nop
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}

08008a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008a32:	b580      	push	{r7, lr}
 8008a34:	b086      	sub	sp, #24
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	4603      	mov	r3, r0
 8008a3a:	60b9      	str	r1, [r7, #8]
 8008a3c:	607a      	str	r2, [r7, #4]
 8008a3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008a44:	f7ff ff5c 	bl	8008900 <__NVIC_GetPriorityGrouping>
 8008a48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	68b9      	ldr	r1, [r7, #8]
 8008a4e:	6978      	ldr	r0, [r7, #20]
 8008a50:	f7ff ff8e 	bl	8008970 <NVIC_EncodePriority>
 8008a54:	4602      	mov	r2, r0
 8008a56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008a5a:	4611      	mov	r1, r2
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7ff ff5d 	bl	800891c <__NVIC_SetPriority>
}
 8008a62:	bf00      	nop
 8008a64:	3718      	adds	r7, #24
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}

08008a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008a6a:	b580      	push	{r7, lr}
 8008a6c:	b082      	sub	sp, #8
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f7ff ffb0 	bl	80089d8 <SysTick_Config>
 8008a78:	4603      	mov	r3, r0
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3708      	adds	r7, #8
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
	...

08008a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b089      	sub	sp, #36	; 0x24
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008a92:	2300      	movs	r3, #0
 8008a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	61fb      	str	r3, [r7, #28]
 8008a9e:	e159      	b.n	8008d54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	69fb      	ldr	r3, [r7, #28]
 8008aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	697a      	ldr	r2, [r7, #20]
 8008ab0:	4013      	ands	r3, r2
 8008ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008ab4:	693a      	ldr	r2, [r7, #16]
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	f040 8148 	bne.w	8008d4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	685b      	ldr	r3, [r3, #4]
 8008ac2:	f003 0303 	and.w	r3, r3, #3
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d005      	beq.n	8008ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d130      	bne.n	8008b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	689b      	ldr	r3, [r3, #8]
 8008ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	005b      	lsls	r3, r3, #1
 8008ae0:	2203      	movs	r2, #3
 8008ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae6:	43db      	mvns	r3, r3
 8008ae8:	69ba      	ldr	r2, [r7, #24]
 8008aea:	4013      	ands	r3, r2
 8008aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	68da      	ldr	r2, [r3, #12]
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	fa02 f303 	lsl.w	r3, r2, r3
 8008afa:	69ba      	ldr	r2, [r7, #24]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	69ba      	ldr	r2, [r7, #24]
 8008b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	fa02 f303 	lsl.w	r3, r2, r3
 8008b14:	43db      	mvns	r3, r3
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	4013      	ands	r3, r2
 8008b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	091b      	lsrs	r3, r3, #4
 8008b22:	f003 0201 	and.w	r2, r3, #1
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	fa02 f303 	lsl.w	r3, r2, r3
 8008b2c:	69ba      	ldr	r2, [r7, #24]
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	69ba      	ldr	r2, [r7, #24]
 8008b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	685b      	ldr	r3, [r3, #4]
 8008b3c:	f003 0303 	and.w	r3, r3, #3
 8008b40:	2b03      	cmp	r3, #3
 8008b42:	d017      	beq.n	8008b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008b4a:	69fb      	ldr	r3, [r7, #28]
 8008b4c:	005b      	lsls	r3, r3, #1
 8008b4e:	2203      	movs	r2, #3
 8008b50:	fa02 f303 	lsl.w	r3, r2, r3
 8008b54:	43db      	mvns	r3, r3
 8008b56:	69ba      	ldr	r2, [r7, #24]
 8008b58:	4013      	ands	r3, r2
 8008b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	689a      	ldr	r2, [r3, #8]
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	005b      	lsls	r3, r3, #1
 8008b64:	fa02 f303 	lsl.w	r3, r2, r3
 8008b68:	69ba      	ldr	r2, [r7, #24]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	69ba      	ldr	r2, [r7, #24]
 8008b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	f003 0303 	and.w	r3, r3, #3
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d123      	bne.n	8008bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	08da      	lsrs	r2, r3, #3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	3208      	adds	r2, #8
 8008b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	f003 0307 	and.w	r3, r3, #7
 8008b94:	009b      	lsls	r3, r3, #2
 8008b96:	220f      	movs	r2, #15
 8008b98:	fa02 f303 	lsl.w	r3, r2, r3
 8008b9c:	43db      	mvns	r3, r3
 8008b9e:	69ba      	ldr	r2, [r7, #24]
 8008ba0:	4013      	ands	r3, r2
 8008ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	691a      	ldr	r2, [r3, #16]
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	f003 0307 	and.w	r3, r3, #7
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb4:	69ba      	ldr	r2, [r7, #24]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	08da      	lsrs	r2, r3, #3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	3208      	adds	r2, #8
 8008bc2:	69b9      	ldr	r1, [r7, #24]
 8008bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	005b      	lsls	r3, r3, #1
 8008bd2:	2203      	movs	r2, #3
 8008bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd8:	43db      	mvns	r3, r3
 8008bda:	69ba      	ldr	r2, [r7, #24]
 8008bdc:	4013      	ands	r3, r2
 8008bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	f003 0203 	and.w	r2, r3, #3
 8008be8:	69fb      	ldr	r3, [r7, #28]
 8008bea:	005b      	lsls	r3, r3, #1
 8008bec:	fa02 f303 	lsl.w	r3, r2, r3
 8008bf0:	69ba      	ldr	r2, [r7, #24]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	69ba      	ldr	r2, [r7, #24]
 8008bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 80a2 	beq.w	8008d4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	60fb      	str	r3, [r7, #12]
 8008c0e:	4b57      	ldr	r3, [pc, #348]	; (8008d6c <HAL_GPIO_Init+0x2e8>)
 8008c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c12:	4a56      	ldr	r2, [pc, #344]	; (8008d6c <HAL_GPIO_Init+0x2e8>)
 8008c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c18:	6453      	str	r3, [r2, #68]	; 0x44
 8008c1a:	4b54      	ldr	r3, [pc, #336]	; (8008d6c <HAL_GPIO_Init+0x2e8>)
 8008c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c22:	60fb      	str	r3, [r7, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008c26:	4a52      	ldr	r2, [pc, #328]	; (8008d70 <HAL_GPIO_Init+0x2ec>)
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	089b      	lsrs	r3, r3, #2
 8008c2c:	3302      	adds	r3, #2
 8008c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008c34:	69fb      	ldr	r3, [r7, #28]
 8008c36:	f003 0303 	and.w	r3, r3, #3
 8008c3a:	009b      	lsls	r3, r3, #2
 8008c3c:	220f      	movs	r2, #15
 8008c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c42:	43db      	mvns	r3, r3
 8008c44:	69ba      	ldr	r2, [r7, #24]
 8008c46:	4013      	ands	r3, r2
 8008c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	4a49      	ldr	r2, [pc, #292]	; (8008d74 <HAL_GPIO_Init+0x2f0>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d019      	beq.n	8008c86 <HAL_GPIO_Init+0x202>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	4a48      	ldr	r2, [pc, #288]	; (8008d78 <HAL_GPIO_Init+0x2f4>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d013      	beq.n	8008c82 <HAL_GPIO_Init+0x1fe>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	4a47      	ldr	r2, [pc, #284]	; (8008d7c <HAL_GPIO_Init+0x2f8>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d00d      	beq.n	8008c7e <HAL_GPIO_Init+0x1fa>
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4a46      	ldr	r2, [pc, #280]	; (8008d80 <HAL_GPIO_Init+0x2fc>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d007      	beq.n	8008c7a <HAL_GPIO_Init+0x1f6>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	4a45      	ldr	r2, [pc, #276]	; (8008d84 <HAL_GPIO_Init+0x300>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d101      	bne.n	8008c76 <HAL_GPIO_Init+0x1f2>
 8008c72:	2304      	movs	r3, #4
 8008c74:	e008      	b.n	8008c88 <HAL_GPIO_Init+0x204>
 8008c76:	2307      	movs	r3, #7
 8008c78:	e006      	b.n	8008c88 <HAL_GPIO_Init+0x204>
 8008c7a:	2303      	movs	r3, #3
 8008c7c:	e004      	b.n	8008c88 <HAL_GPIO_Init+0x204>
 8008c7e:	2302      	movs	r3, #2
 8008c80:	e002      	b.n	8008c88 <HAL_GPIO_Init+0x204>
 8008c82:	2301      	movs	r3, #1
 8008c84:	e000      	b.n	8008c88 <HAL_GPIO_Init+0x204>
 8008c86:	2300      	movs	r3, #0
 8008c88:	69fa      	ldr	r2, [r7, #28]
 8008c8a:	f002 0203 	and.w	r2, r2, #3
 8008c8e:	0092      	lsls	r2, r2, #2
 8008c90:	4093      	lsls	r3, r2
 8008c92:	69ba      	ldr	r2, [r7, #24]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c98:	4935      	ldr	r1, [pc, #212]	; (8008d70 <HAL_GPIO_Init+0x2ec>)
 8008c9a:	69fb      	ldr	r3, [r7, #28]
 8008c9c:	089b      	lsrs	r3, r3, #2
 8008c9e:	3302      	adds	r3, #2
 8008ca0:	69ba      	ldr	r2, [r7, #24]
 8008ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008ca6:	4b38      	ldr	r3, [pc, #224]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	43db      	mvns	r3, r3
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8008cc2:	69ba      	ldr	r2, [r7, #24]
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008cca:	4a2f      	ldr	r2, [pc, #188]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008cd0:	4b2d      	ldr	r3, [pc, #180]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	43db      	mvns	r3, r3
 8008cda:	69ba      	ldr	r2, [r7, #24]
 8008cdc:	4013      	ands	r3, r2
 8008cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d003      	beq.n	8008cf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008cec:	69ba      	ldr	r2, [r7, #24]
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008cf4:	4a24      	ldr	r2, [pc, #144]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8008cfa:	4b23      	ldr	r3, [pc, #140]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	43db      	mvns	r3, r3
 8008d04:	69ba      	ldr	r2, [r7, #24]
 8008d06:	4013      	ands	r3, r2
 8008d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d003      	beq.n	8008d1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8008d16:	69ba      	ldr	r2, [r7, #24]
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008d1e:	4a1a      	ldr	r2, [pc, #104]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008d20:	69bb      	ldr	r3, [r7, #24]
 8008d22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008d24:	4b18      	ldr	r3, [pc, #96]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	43db      	mvns	r3, r3
 8008d2e:	69ba      	ldr	r2, [r7, #24]
 8008d30:	4013      	ands	r3, r2
 8008d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d003      	beq.n	8008d48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8008d40:	69ba      	ldr	r2, [r7, #24]
 8008d42:	693b      	ldr	r3, [r7, #16]
 8008d44:	4313      	orrs	r3, r2
 8008d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008d48:	4a0f      	ldr	r2, [pc, #60]	; (8008d88 <HAL_GPIO_Init+0x304>)
 8008d4a:	69bb      	ldr	r3, [r7, #24]
 8008d4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	3301      	adds	r3, #1
 8008d52:	61fb      	str	r3, [r7, #28]
 8008d54:	69fb      	ldr	r3, [r7, #28]
 8008d56:	2b0f      	cmp	r3, #15
 8008d58:	f67f aea2 	bls.w	8008aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008d5c:	bf00      	nop
 8008d5e:	bf00      	nop
 8008d60:	3724      	adds	r7, #36	; 0x24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr
 8008d6a:	bf00      	nop
 8008d6c:	40023800 	.word	0x40023800
 8008d70:	40013800 	.word	0x40013800
 8008d74:	40020000 	.word	0x40020000
 8008d78:	40020400 	.word	0x40020400
 8008d7c:	40020800 	.word	0x40020800
 8008d80:	40020c00 	.word	0x40020c00
 8008d84:	40021000 	.word	0x40021000
 8008d88:	40013c00 	.word	0x40013c00

08008d8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	460b      	mov	r3, r1
 8008d96:	807b      	strh	r3, [r7, #2]
 8008d98:	4613      	mov	r3, r2
 8008d9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008d9c:	787b      	ldrb	r3, [r7, #1]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d003      	beq.n	8008daa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008da2:	887a      	ldrh	r2, [r7, #2]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008da8:	e003      	b.n	8008db2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008daa:	887b      	ldrh	r3, [r7, #2]
 8008dac:	041a      	lsls	r2, r3, #16
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	619a      	str	r2, [r3, #24]
}
 8008db2:	bf00      	nop
 8008db4:	370c      	adds	r7, #12
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr

08008dbe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008dbe:	b480      	push	{r7}
 8008dc0:	b085      	sub	sp, #20
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
 8008dc6:	460b      	mov	r3, r1
 8008dc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008dd0:	887a      	ldrh	r2, [r7, #2]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	041a      	lsls	r2, r3, #16
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	43d9      	mvns	r1, r3
 8008ddc:	887b      	ldrh	r3, [r7, #2]
 8008dde:	400b      	ands	r3, r1
 8008de0:	431a      	orrs	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	619a      	str	r2, [r3, #24]
}
 8008de6:	bf00      	nop
 8008de8:	3714      	adds	r7, #20
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
	...

08008df4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b086      	sub	sp, #24
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d101      	bne.n	8008e06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e267      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f003 0301 	and.w	r3, r3, #1
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d075      	beq.n	8008efe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008e12:	4b88      	ldr	r3, [pc, #544]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e14:	689b      	ldr	r3, [r3, #8]
 8008e16:	f003 030c 	and.w	r3, r3, #12
 8008e1a:	2b04      	cmp	r3, #4
 8008e1c:	d00c      	beq.n	8008e38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e1e:	4b85      	ldr	r3, [pc, #532]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008e26:	2b08      	cmp	r3, #8
 8008e28:	d112      	bne.n	8008e50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008e2a:	4b82      	ldr	r3, [pc, #520]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e36:	d10b      	bne.n	8008e50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008e38:	4b7e      	ldr	r3, [pc, #504]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d05b      	beq.n	8008efc <HAL_RCC_OscConfig+0x108>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d157      	bne.n	8008efc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e242      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e58:	d106      	bne.n	8008e68 <HAL_RCC_OscConfig+0x74>
 8008e5a:	4b76      	ldr	r3, [pc, #472]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a75      	ldr	r2, [pc, #468]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e64:	6013      	str	r3, [r2, #0]
 8008e66:	e01d      	b.n	8008ea4 <HAL_RCC_OscConfig+0xb0>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008e70:	d10c      	bne.n	8008e8c <HAL_RCC_OscConfig+0x98>
 8008e72:	4b70      	ldr	r3, [pc, #448]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a6f      	ldr	r2, [pc, #444]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e7c:	6013      	str	r3, [r2, #0]
 8008e7e:	4b6d      	ldr	r3, [pc, #436]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a6c      	ldr	r2, [pc, #432]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008e88:	6013      	str	r3, [r2, #0]
 8008e8a:	e00b      	b.n	8008ea4 <HAL_RCC_OscConfig+0xb0>
 8008e8c:	4b69      	ldr	r3, [pc, #420]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a68      	ldr	r2, [pc, #416]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e96:	6013      	str	r3, [r2, #0]
 8008e98:	4b66      	ldr	r3, [pc, #408]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a65      	ldr	r2, [pc, #404]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008e9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	685b      	ldr	r3, [r3, #4]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d013      	beq.n	8008ed4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008eac:	f7ff fcd4 	bl	8008858 <HAL_GetTick>
 8008eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008eb2:	e008      	b.n	8008ec6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008eb4:	f7ff fcd0 	bl	8008858 <HAL_GetTick>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	1ad3      	subs	r3, r2, r3
 8008ebe:	2b64      	cmp	r3, #100	; 0x64
 8008ec0:	d901      	bls.n	8008ec6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008ec2:	2303      	movs	r3, #3
 8008ec4:	e207      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008ec6:	4b5b      	ldr	r3, [pc, #364]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d0f0      	beq.n	8008eb4 <HAL_RCC_OscConfig+0xc0>
 8008ed2:	e014      	b.n	8008efe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008ed4:	f7ff fcc0 	bl	8008858 <HAL_GetTick>
 8008ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008eda:	e008      	b.n	8008eee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008edc:	f7ff fcbc 	bl	8008858 <HAL_GetTick>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	1ad3      	subs	r3, r2, r3
 8008ee6:	2b64      	cmp	r3, #100	; 0x64
 8008ee8:	d901      	bls.n	8008eee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008eea:	2303      	movs	r3, #3
 8008eec:	e1f3      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008eee:	4b51      	ldr	r3, [pc, #324]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1f0      	bne.n	8008edc <HAL_RCC_OscConfig+0xe8>
 8008efa:	e000      	b.n	8008efe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 0302 	and.w	r3, r3, #2
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d063      	beq.n	8008fd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008f0a:	4b4a      	ldr	r3, [pc, #296]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 030c 	and.w	r3, r3, #12
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d00b      	beq.n	8008f2e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f16:	4b47      	ldr	r3, [pc, #284]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008f1e:	2b08      	cmp	r3, #8
 8008f20:	d11c      	bne.n	8008f5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008f22:	4b44      	ldr	r3, [pc, #272]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d116      	bne.n	8008f5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f2e:	4b41      	ldr	r3, [pc, #260]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f003 0302 	and.w	r3, r3, #2
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d005      	beq.n	8008f46 <HAL_RCC_OscConfig+0x152>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d001      	beq.n	8008f46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	e1c7      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f46:	4b3b      	ldr	r3, [pc, #236]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	00db      	lsls	r3, r3, #3
 8008f54:	4937      	ldr	r1, [pc, #220]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008f5a:	e03a      	b.n	8008fd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	68db      	ldr	r3, [r3, #12]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d020      	beq.n	8008fa6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008f64:	4b34      	ldr	r3, [pc, #208]	; (8009038 <HAL_RCC_OscConfig+0x244>)
 8008f66:	2201      	movs	r2, #1
 8008f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f6a:	f7ff fc75 	bl	8008858 <HAL_GetTick>
 8008f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f70:	e008      	b.n	8008f84 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008f72:	f7ff fc71 	bl	8008858 <HAL_GetTick>
 8008f76:	4602      	mov	r2, r0
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	1ad3      	subs	r3, r2, r3
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d901      	bls.n	8008f84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008f80:	2303      	movs	r3, #3
 8008f82:	e1a8      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f84:	4b2b      	ldr	r3, [pc, #172]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 0302 	and.w	r3, r3, #2
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d0f0      	beq.n	8008f72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008f90:	4b28      	ldr	r3, [pc, #160]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	00db      	lsls	r3, r3, #3
 8008f9e:	4925      	ldr	r1, [pc, #148]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	600b      	str	r3, [r1, #0]
 8008fa4:	e015      	b.n	8008fd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008fa6:	4b24      	ldr	r3, [pc, #144]	; (8009038 <HAL_RCC_OscConfig+0x244>)
 8008fa8:	2200      	movs	r2, #0
 8008faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fac:	f7ff fc54 	bl	8008858 <HAL_GetTick>
 8008fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008fb2:	e008      	b.n	8008fc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008fb4:	f7ff fc50 	bl	8008858 <HAL_GetTick>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	2b02      	cmp	r3, #2
 8008fc0:	d901      	bls.n	8008fc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008fc2:	2303      	movs	r3, #3
 8008fc4:	e187      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008fc6:	4b1b      	ldr	r3, [pc, #108]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f003 0302 	and.w	r3, r3, #2
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1f0      	bne.n	8008fb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f003 0308 	and.w	r3, r3, #8
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d036      	beq.n	800904c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	695b      	ldr	r3, [r3, #20]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d016      	beq.n	8009014 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008fe6:	4b15      	ldr	r3, [pc, #84]	; (800903c <HAL_RCC_OscConfig+0x248>)
 8008fe8:	2201      	movs	r2, #1
 8008fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008fec:	f7ff fc34 	bl	8008858 <HAL_GetTick>
 8008ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ff2:	e008      	b.n	8009006 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008ff4:	f7ff fc30 	bl	8008858 <HAL_GetTick>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	1ad3      	subs	r3, r2, r3
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	d901      	bls.n	8009006 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009002:	2303      	movs	r3, #3
 8009004:	e167      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009006:	4b0b      	ldr	r3, [pc, #44]	; (8009034 <HAL_RCC_OscConfig+0x240>)
 8009008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800900a:	f003 0302 	and.w	r3, r3, #2
 800900e:	2b00      	cmp	r3, #0
 8009010:	d0f0      	beq.n	8008ff4 <HAL_RCC_OscConfig+0x200>
 8009012:	e01b      	b.n	800904c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009014:	4b09      	ldr	r3, [pc, #36]	; (800903c <HAL_RCC_OscConfig+0x248>)
 8009016:	2200      	movs	r2, #0
 8009018:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800901a:	f7ff fc1d 	bl	8008858 <HAL_GetTick>
 800901e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009020:	e00e      	b.n	8009040 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009022:	f7ff fc19 	bl	8008858 <HAL_GetTick>
 8009026:	4602      	mov	r2, r0
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	2b02      	cmp	r3, #2
 800902e:	d907      	bls.n	8009040 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009030:	2303      	movs	r3, #3
 8009032:	e150      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
 8009034:	40023800 	.word	0x40023800
 8009038:	42470000 	.word	0x42470000
 800903c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009040:	4b88      	ldr	r3, [pc, #544]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009042:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009044:	f003 0302 	and.w	r3, r3, #2
 8009048:	2b00      	cmp	r3, #0
 800904a:	d1ea      	bne.n	8009022 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f003 0304 	and.w	r3, r3, #4
 8009054:	2b00      	cmp	r3, #0
 8009056:	f000 8097 	beq.w	8009188 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800905a:	2300      	movs	r3, #0
 800905c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800905e:	4b81      	ldr	r3, [pc, #516]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10f      	bne.n	800908a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800906a:	2300      	movs	r3, #0
 800906c:	60bb      	str	r3, [r7, #8]
 800906e:	4b7d      	ldr	r3, [pc, #500]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009072:	4a7c      	ldr	r2, [pc, #496]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009078:	6413      	str	r3, [r2, #64]	; 0x40
 800907a:	4b7a      	ldr	r3, [pc, #488]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 800907c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800907e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009082:	60bb      	str	r3, [r7, #8]
 8009084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009086:	2301      	movs	r3, #1
 8009088:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800908a:	4b77      	ldr	r3, [pc, #476]	; (8009268 <HAL_RCC_OscConfig+0x474>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009092:	2b00      	cmp	r3, #0
 8009094:	d118      	bne.n	80090c8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009096:	4b74      	ldr	r3, [pc, #464]	; (8009268 <HAL_RCC_OscConfig+0x474>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a73      	ldr	r2, [pc, #460]	; (8009268 <HAL_RCC_OscConfig+0x474>)
 800909c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80090a2:	f7ff fbd9 	bl	8008858 <HAL_GetTick>
 80090a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090a8:	e008      	b.n	80090bc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80090aa:	f7ff fbd5 	bl	8008858 <HAL_GetTick>
 80090ae:	4602      	mov	r2, r0
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	1ad3      	subs	r3, r2, r3
 80090b4:	2b02      	cmp	r3, #2
 80090b6:	d901      	bls.n	80090bc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80090b8:	2303      	movs	r3, #3
 80090ba:	e10c      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80090bc:	4b6a      	ldr	r3, [pc, #424]	; (8009268 <HAL_RCC_OscConfig+0x474>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d0f0      	beq.n	80090aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d106      	bne.n	80090de <HAL_RCC_OscConfig+0x2ea>
 80090d0:	4b64      	ldr	r3, [pc, #400]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80090d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090d4:	4a63      	ldr	r2, [pc, #396]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80090d6:	f043 0301 	orr.w	r3, r3, #1
 80090da:	6713      	str	r3, [r2, #112]	; 0x70
 80090dc:	e01c      	b.n	8009118 <HAL_RCC_OscConfig+0x324>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	2b05      	cmp	r3, #5
 80090e4:	d10c      	bne.n	8009100 <HAL_RCC_OscConfig+0x30c>
 80090e6:	4b5f      	ldr	r3, [pc, #380]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80090e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090ea:	4a5e      	ldr	r2, [pc, #376]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80090ec:	f043 0304 	orr.w	r3, r3, #4
 80090f0:	6713      	str	r3, [r2, #112]	; 0x70
 80090f2:	4b5c      	ldr	r3, [pc, #368]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80090f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80090f6:	4a5b      	ldr	r2, [pc, #364]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80090f8:	f043 0301 	orr.w	r3, r3, #1
 80090fc:	6713      	str	r3, [r2, #112]	; 0x70
 80090fe:	e00b      	b.n	8009118 <HAL_RCC_OscConfig+0x324>
 8009100:	4b58      	ldr	r3, [pc, #352]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009104:	4a57      	ldr	r2, [pc, #348]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009106:	f023 0301 	bic.w	r3, r3, #1
 800910a:	6713      	str	r3, [r2, #112]	; 0x70
 800910c:	4b55      	ldr	r3, [pc, #340]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 800910e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009110:	4a54      	ldr	r2, [pc, #336]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009112:	f023 0304 	bic.w	r3, r3, #4
 8009116:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d015      	beq.n	800914c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009120:	f7ff fb9a 	bl	8008858 <HAL_GetTick>
 8009124:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009126:	e00a      	b.n	800913e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009128:	f7ff fb96 	bl	8008858 <HAL_GetTick>
 800912c:	4602      	mov	r2, r0
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	1ad3      	subs	r3, r2, r3
 8009132:	f241 3288 	movw	r2, #5000	; 0x1388
 8009136:	4293      	cmp	r3, r2
 8009138:	d901      	bls.n	800913e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800913a:	2303      	movs	r3, #3
 800913c:	e0cb      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800913e:	4b49      	ldr	r3, [pc, #292]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009142:	f003 0302 	and.w	r3, r3, #2
 8009146:	2b00      	cmp	r3, #0
 8009148:	d0ee      	beq.n	8009128 <HAL_RCC_OscConfig+0x334>
 800914a:	e014      	b.n	8009176 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800914c:	f7ff fb84 	bl	8008858 <HAL_GetTick>
 8009150:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009152:	e00a      	b.n	800916a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009154:	f7ff fb80 	bl	8008858 <HAL_GetTick>
 8009158:	4602      	mov	r2, r0
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	1ad3      	subs	r3, r2, r3
 800915e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009162:	4293      	cmp	r3, r2
 8009164:	d901      	bls.n	800916a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009166:	2303      	movs	r3, #3
 8009168:	e0b5      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800916a:	4b3e      	ldr	r3, [pc, #248]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 800916c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800916e:	f003 0302 	and.w	r3, r3, #2
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1ee      	bne.n	8009154 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009176:	7dfb      	ldrb	r3, [r7, #23]
 8009178:	2b01      	cmp	r3, #1
 800917a:	d105      	bne.n	8009188 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800917c:	4b39      	ldr	r3, [pc, #228]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 800917e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009180:	4a38      	ldr	r2, [pc, #224]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009186:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	699b      	ldr	r3, [r3, #24]
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 80a1 	beq.w	80092d4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009192:	4b34      	ldr	r3, [pc, #208]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	f003 030c 	and.w	r3, r3, #12
 800919a:	2b08      	cmp	r3, #8
 800919c:	d05c      	beq.n	8009258 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	2b02      	cmp	r3, #2
 80091a4:	d141      	bne.n	800922a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80091a6:	4b31      	ldr	r3, [pc, #196]	; (800926c <HAL_RCC_OscConfig+0x478>)
 80091a8:	2200      	movs	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091ac:	f7ff fb54 	bl	8008858 <HAL_GetTick>
 80091b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091b2:	e008      	b.n	80091c6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80091b4:	f7ff fb50 	bl	8008858 <HAL_GetTick>
 80091b8:	4602      	mov	r2, r0
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d901      	bls.n	80091c6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80091c2:	2303      	movs	r3, #3
 80091c4:	e087      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80091c6:	4b27      	ldr	r3, [pc, #156]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d1f0      	bne.n	80091b4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	69da      	ldr	r2, [r3, #28]
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a1b      	ldr	r3, [r3, #32]
 80091da:	431a      	orrs	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e0:	019b      	lsls	r3, r3, #6
 80091e2:	431a      	orrs	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e8:	085b      	lsrs	r3, r3, #1
 80091ea:	3b01      	subs	r3, #1
 80091ec:	041b      	lsls	r3, r3, #16
 80091ee:	431a      	orrs	r2, r3
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f4:	061b      	lsls	r3, r3, #24
 80091f6:	491b      	ldr	r1, [pc, #108]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 80091f8:	4313      	orrs	r3, r2
 80091fa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80091fc:	4b1b      	ldr	r3, [pc, #108]	; (800926c <HAL_RCC_OscConfig+0x478>)
 80091fe:	2201      	movs	r2, #1
 8009200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009202:	f7ff fb29 	bl	8008858 <HAL_GetTick>
 8009206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009208:	e008      	b.n	800921c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800920a:	f7ff fb25 	bl	8008858 <HAL_GetTick>
 800920e:	4602      	mov	r2, r0
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	2b02      	cmp	r3, #2
 8009216:	d901      	bls.n	800921c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009218:	2303      	movs	r3, #3
 800921a:	e05c      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800921c:	4b11      	ldr	r3, [pc, #68]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009224:	2b00      	cmp	r3, #0
 8009226:	d0f0      	beq.n	800920a <HAL_RCC_OscConfig+0x416>
 8009228:	e054      	b.n	80092d4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800922a:	4b10      	ldr	r3, [pc, #64]	; (800926c <HAL_RCC_OscConfig+0x478>)
 800922c:	2200      	movs	r2, #0
 800922e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009230:	f7ff fb12 	bl	8008858 <HAL_GetTick>
 8009234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009236:	e008      	b.n	800924a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009238:	f7ff fb0e 	bl	8008858 <HAL_GetTick>
 800923c:	4602      	mov	r2, r0
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	1ad3      	subs	r3, r2, r3
 8009242:	2b02      	cmp	r3, #2
 8009244:	d901      	bls.n	800924a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8009246:	2303      	movs	r3, #3
 8009248:	e045      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800924a:	4b06      	ldr	r3, [pc, #24]	; (8009264 <HAL_RCC_OscConfig+0x470>)
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009252:	2b00      	cmp	r3, #0
 8009254:	d1f0      	bne.n	8009238 <HAL_RCC_OscConfig+0x444>
 8009256:	e03d      	b.n	80092d4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d107      	bne.n	8009270 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8009260:	2301      	movs	r3, #1
 8009262:	e038      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
 8009264:	40023800 	.word	0x40023800
 8009268:	40007000 	.word	0x40007000
 800926c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009270:	4b1b      	ldr	r3, [pc, #108]	; (80092e0 <HAL_RCC_OscConfig+0x4ec>)
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	699b      	ldr	r3, [r3, #24]
 800927a:	2b01      	cmp	r3, #1
 800927c:	d028      	beq.n	80092d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009288:	429a      	cmp	r2, r3
 800928a:	d121      	bne.n	80092d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009296:	429a      	cmp	r2, r3
 8009298:	d11a      	bne.n	80092d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80092a0:	4013      	ands	r3, r2
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80092a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d111      	bne.n	80092d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092b6:	085b      	lsrs	r3, r3, #1
 80092b8:	3b01      	subs	r3, #1
 80092ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80092bc:	429a      	cmp	r2, r3
 80092be:	d107      	bne.n	80092d0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d001      	beq.n	80092d4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	e000      	b.n	80092d6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3718      	adds	r7, #24
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	40023800 	.word	0x40023800

080092e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
 80092ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d101      	bne.n	80092f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e0cc      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80092f8:	4b68      	ldr	r3, [pc, #416]	; (800949c <HAL_RCC_ClockConfig+0x1b8>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f003 0307 	and.w	r3, r3, #7
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	429a      	cmp	r2, r3
 8009304:	d90c      	bls.n	8009320 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009306:	4b65      	ldr	r3, [pc, #404]	; (800949c <HAL_RCC_ClockConfig+0x1b8>)
 8009308:	683a      	ldr	r2, [r7, #0]
 800930a:	b2d2      	uxtb	r2, r2
 800930c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800930e:	4b63      	ldr	r3, [pc, #396]	; (800949c <HAL_RCC_ClockConfig+0x1b8>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f003 0307 	and.w	r3, r3, #7
 8009316:	683a      	ldr	r2, [r7, #0]
 8009318:	429a      	cmp	r2, r3
 800931a:	d001      	beq.n	8009320 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800931c:	2301      	movs	r3, #1
 800931e:	e0b8      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 0302 	and.w	r3, r3, #2
 8009328:	2b00      	cmp	r3, #0
 800932a:	d020      	beq.n	800936e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f003 0304 	and.w	r3, r3, #4
 8009334:	2b00      	cmp	r3, #0
 8009336:	d005      	beq.n	8009344 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009338:	4b59      	ldr	r3, [pc, #356]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	4a58      	ldr	r2, [pc, #352]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 800933e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009342:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f003 0308 	and.w	r3, r3, #8
 800934c:	2b00      	cmp	r3, #0
 800934e:	d005      	beq.n	800935c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009350:	4b53      	ldr	r3, [pc, #332]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	4a52      	ldr	r2, [pc, #328]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009356:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800935a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800935c:	4b50      	ldr	r3, [pc, #320]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	689b      	ldr	r3, [r3, #8]
 8009368:	494d      	ldr	r1, [pc, #308]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 800936a:	4313      	orrs	r3, r2
 800936c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f003 0301 	and.w	r3, r3, #1
 8009376:	2b00      	cmp	r3, #0
 8009378:	d044      	beq.n	8009404 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	2b01      	cmp	r3, #1
 8009380:	d107      	bne.n	8009392 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009382:	4b47      	ldr	r3, [pc, #284]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d119      	bne.n	80093c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800938e:	2301      	movs	r3, #1
 8009390:	e07f      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	2b02      	cmp	r3, #2
 8009398:	d003      	beq.n	80093a2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800939e:	2b03      	cmp	r3, #3
 80093a0:	d107      	bne.n	80093b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093a2:	4b3f      	ldr	r3, [pc, #252]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d109      	bne.n	80093c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093ae:	2301      	movs	r3, #1
 80093b0:	e06f      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80093b2:	4b3b      	ldr	r3, [pc, #236]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f003 0302 	and.w	r3, r3, #2
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d101      	bne.n	80093c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e067      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80093c2:	4b37      	ldr	r3, [pc, #220]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 80093c4:	689b      	ldr	r3, [r3, #8]
 80093c6:	f023 0203 	bic.w	r2, r3, #3
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	4934      	ldr	r1, [pc, #208]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 80093d0:	4313      	orrs	r3, r2
 80093d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80093d4:	f7ff fa40 	bl	8008858 <HAL_GetTick>
 80093d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093da:	e00a      	b.n	80093f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093dc:	f7ff fa3c 	bl	8008858 <HAL_GetTick>
 80093e0:	4602      	mov	r2, r0
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	1ad3      	subs	r3, r2, r3
 80093e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d901      	bls.n	80093f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80093ee:	2303      	movs	r3, #3
 80093f0:	e04f      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80093f2:	4b2b      	ldr	r3, [pc, #172]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	f003 020c 	and.w	r2, r3, #12
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	429a      	cmp	r2, r3
 8009402:	d1eb      	bne.n	80093dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009404:	4b25      	ldr	r3, [pc, #148]	; (800949c <HAL_RCC_ClockConfig+0x1b8>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f003 0307 	and.w	r3, r3, #7
 800940c:	683a      	ldr	r2, [r7, #0]
 800940e:	429a      	cmp	r2, r3
 8009410:	d20c      	bcs.n	800942c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009412:	4b22      	ldr	r3, [pc, #136]	; (800949c <HAL_RCC_ClockConfig+0x1b8>)
 8009414:	683a      	ldr	r2, [r7, #0]
 8009416:	b2d2      	uxtb	r2, r2
 8009418:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800941a:	4b20      	ldr	r3, [pc, #128]	; (800949c <HAL_RCC_ClockConfig+0x1b8>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 0307 	and.w	r3, r3, #7
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	429a      	cmp	r2, r3
 8009426:	d001      	beq.n	800942c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e032      	b.n	8009492 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f003 0304 	and.w	r3, r3, #4
 8009434:	2b00      	cmp	r3, #0
 8009436:	d008      	beq.n	800944a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009438:	4b19      	ldr	r3, [pc, #100]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	4916      	ldr	r1, [pc, #88]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009446:	4313      	orrs	r3, r2
 8009448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 0308 	and.w	r3, r3, #8
 8009452:	2b00      	cmp	r3, #0
 8009454:	d009      	beq.n	800946a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009456:	4b12      	ldr	r3, [pc, #72]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	691b      	ldr	r3, [r3, #16]
 8009462:	00db      	lsls	r3, r3, #3
 8009464:	490e      	ldr	r1, [pc, #56]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009466:	4313      	orrs	r3, r2
 8009468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800946a:	f000 f821 	bl	80094b0 <HAL_RCC_GetSysClockFreq>
 800946e:	4602      	mov	r2, r0
 8009470:	4b0b      	ldr	r3, [pc, #44]	; (80094a0 <HAL_RCC_ClockConfig+0x1bc>)
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	091b      	lsrs	r3, r3, #4
 8009476:	f003 030f 	and.w	r3, r3, #15
 800947a:	490a      	ldr	r1, [pc, #40]	; (80094a4 <HAL_RCC_ClockConfig+0x1c0>)
 800947c:	5ccb      	ldrb	r3, [r1, r3]
 800947e:	fa22 f303 	lsr.w	r3, r2, r3
 8009482:	4a09      	ldr	r2, [pc, #36]	; (80094a8 <HAL_RCC_ClockConfig+0x1c4>)
 8009484:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009486:	4b09      	ldr	r3, [pc, #36]	; (80094ac <HAL_RCC_ClockConfig+0x1c8>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4618      	mov	r0, r3
 800948c:	f7ff f9a0 	bl	80087d0 <HAL_InitTick>

  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3710      	adds	r7, #16
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
 800949a:	bf00      	nop
 800949c:	40023c00 	.word	0x40023c00
 80094a0:	40023800 	.word	0x40023800
 80094a4:	080096ac 	.word	0x080096ac
 80094a8:	20000000 	.word	0x20000000
 80094ac:	20000004 	.word	0x20000004

080094b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80094b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80094b4:	b090      	sub	sp, #64	; 0x40
 80094b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80094b8:	2300      	movs	r3, #0
 80094ba:	637b      	str	r3, [r7, #52]	; 0x34
 80094bc:	2300      	movs	r3, #0
 80094be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094c0:	2300      	movs	r3, #0
 80094c2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80094c4:	2300      	movs	r3, #0
 80094c6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80094c8:	4b59      	ldr	r3, [pc, #356]	; (8009630 <HAL_RCC_GetSysClockFreq+0x180>)
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f003 030c 	and.w	r3, r3, #12
 80094d0:	2b08      	cmp	r3, #8
 80094d2:	d00d      	beq.n	80094f0 <HAL_RCC_GetSysClockFreq+0x40>
 80094d4:	2b08      	cmp	r3, #8
 80094d6:	f200 80a1 	bhi.w	800961c <HAL_RCC_GetSysClockFreq+0x16c>
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d002      	beq.n	80094e4 <HAL_RCC_GetSysClockFreq+0x34>
 80094de:	2b04      	cmp	r3, #4
 80094e0:	d003      	beq.n	80094ea <HAL_RCC_GetSysClockFreq+0x3a>
 80094e2:	e09b      	b.n	800961c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80094e4:	4b53      	ldr	r3, [pc, #332]	; (8009634 <HAL_RCC_GetSysClockFreq+0x184>)
 80094e6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80094e8:	e09b      	b.n	8009622 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80094ea:	4b53      	ldr	r3, [pc, #332]	; (8009638 <HAL_RCC_GetSysClockFreq+0x188>)
 80094ec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80094ee:	e098      	b.n	8009622 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80094f0:	4b4f      	ldr	r3, [pc, #316]	; (8009630 <HAL_RCC_GetSysClockFreq+0x180>)
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80094f8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80094fa:	4b4d      	ldr	r3, [pc, #308]	; (8009630 <HAL_RCC_GetSysClockFreq+0x180>)
 80094fc:	685b      	ldr	r3, [r3, #4]
 80094fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009502:	2b00      	cmp	r3, #0
 8009504:	d028      	beq.n	8009558 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009506:	4b4a      	ldr	r3, [pc, #296]	; (8009630 <HAL_RCC_GetSysClockFreq+0x180>)
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	099b      	lsrs	r3, r3, #6
 800950c:	2200      	movs	r2, #0
 800950e:	623b      	str	r3, [r7, #32]
 8009510:	627a      	str	r2, [r7, #36]	; 0x24
 8009512:	6a3b      	ldr	r3, [r7, #32]
 8009514:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009518:	2100      	movs	r1, #0
 800951a:	4b47      	ldr	r3, [pc, #284]	; (8009638 <HAL_RCC_GetSysClockFreq+0x188>)
 800951c:	fb03 f201 	mul.w	r2, r3, r1
 8009520:	2300      	movs	r3, #0
 8009522:	fb00 f303 	mul.w	r3, r0, r3
 8009526:	4413      	add	r3, r2
 8009528:	4a43      	ldr	r2, [pc, #268]	; (8009638 <HAL_RCC_GetSysClockFreq+0x188>)
 800952a:	fba0 1202 	umull	r1, r2, r0, r2
 800952e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009530:	460a      	mov	r2, r1
 8009532:	62ba      	str	r2, [r7, #40]	; 0x28
 8009534:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009536:	4413      	add	r3, r2
 8009538:	62fb      	str	r3, [r7, #44]	; 0x2c
 800953a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800953c:	2200      	movs	r2, #0
 800953e:	61bb      	str	r3, [r7, #24]
 8009540:	61fa      	str	r2, [r7, #28]
 8009542:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009546:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800954a:	f7fe fe45 	bl	80081d8 <__aeabi_uldivmod>
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
 8009552:	4613      	mov	r3, r2
 8009554:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009556:	e053      	b.n	8009600 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009558:	4b35      	ldr	r3, [pc, #212]	; (8009630 <HAL_RCC_GetSysClockFreq+0x180>)
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	099b      	lsrs	r3, r3, #6
 800955e:	2200      	movs	r2, #0
 8009560:	613b      	str	r3, [r7, #16]
 8009562:	617a      	str	r2, [r7, #20]
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800956a:	f04f 0b00 	mov.w	fp, #0
 800956e:	4652      	mov	r2, sl
 8009570:	465b      	mov	r3, fp
 8009572:	f04f 0000 	mov.w	r0, #0
 8009576:	f04f 0100 	mov.w	r1, #0
 800957a:	0159      	lsls	r1, r3, #5
 800957c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009580:	0150      	lsls	r0, r2, #5
 8009582:	4602      	mov	r2, r0
 8009584:	460b      	mov	r3, r1
 8009586:	ebb2 080a 	subs.w	r8, r2, sl
 800958a:	eb63 090b 	sbc.w	r9, r3, fp
 800958e:	f04f 0200 	mov.w	r2, #0
 8009592:	f04f 0300 	mov.w	r3, #0
 8009596:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800959a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800959e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80095a2:	ebb2 0408 	subs.w	r4, r2, r8
 80095a6:	eb63 0509 	sbc.w	r5, r3, r9
 80095aa:	f04f 0200 	mov.w	r2, #0
 80095ae:	f04f 0300 	mov.w	r3, #0
 80095b2:	00eb      	lsls	r3, r5, #3
 80095b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80095b8:	00e2      	lsls	r2, r4, #3
 80095ba:	4614      	mov	r4, r2
 80095bc:	461d      	mov	r5, r3
 80095be:	eb14 030a 	adds.w	r3, r4, sl
 80095c2:	603b      	str	r3, [r7, #0]
 80095c4:	eb45 030b 	adc.w	r3, r5, fp
 80095c8:	607b      	str	r3, [r7, #4]
 80095ca:	f04f 0200 	mov.w	r2, #0
 80095ce:	f04f 0300 	mov.w	r3, #0
 80095d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80095d6:	4629      	mov	r1, r5
 80095d8:	028b      	lsls	r3, r1, #10
 80095da:	4621      	mov	r1, r4
 80095dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80095e0:	4621      	mov	r1, r4
 80095e2:	028a      	lsls	r2, r1, #10
 80095e4:	4610      	mov	r0, r2
 80095e6:	4619      	mov	r1, r3
 80095e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095ea:	2200      	movs	r2, #0
 80095ec:	60bb      	str	r3, [r7, #8]
 80095ee:	60fa      	str	r2, [r7, #12]
 80095f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80095f4:	f7fe fdf0 	bl	80081d8 <__aeabi_uldivmod>
 80095f8:	4602      	mov	r2, r0
 80095fa:	460b      	mov	r3, r1
 80095fc:	4613      	mov	r3, r2
 80095fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009600:	4b0b      	ldr	r3, [pc, #44]	; (8009630 <HAL_RCC_GetSysClockFreq+0x180>)
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	0c1b      	lsrs	r3, r3, #16
 8009606:	f003 0303 	and.w	r3, r3, #3
 800960a:	3301      	adds	r3, #1
 800960c:	005b      	lsls	r3, r3, #1
 800960e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8009610:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009614:	fbb2 f3f3 	udiv	r3, r2, r3
 8009618:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800961a:	e002      	b.n	8009622 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800961c:	4b05      	ldr	r3, [pc, #20]	; (8009634 <HAL_RCC_GetSysClockFreq+0x184>)
 800961e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009620:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8009624:	4618      	mov	r0, r3
 8009626:	3740      	adds	r7, #64	; 0x40
 8009628:	46bd      	mov	sp, r7
 800962a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800962e:	bf00      	nop
 8009630:	40023800 	.word	0x40023800
 8009634:	00f42400 	.word	0x00f42400
 8009638:	017d7840 	.word	0x017d7840

0800963c <__libc_init_array>:
 800963c:	b570      	push	{r4, r5, r6, lr}
 800963e:	4d0d      	ldr	r5, [pc, #52]	; (8009674 <__libc_init_array+0x38>)
 8009640:	4c0d      	ldr	r4, [pc, #52]	; (8009678 <__libc_init_array+0x3c>)
 8009642:	1b64      	subs	r4, r4, r5
 8009644:	10a4      	asrs	r4, r4, #2
 8009646:	2600      	movs	r6, #0
 8009648:	42a6      	cmp	r6, r4
 800964a:	d109      	bne.n	8009660 <__libc_init_array+0x24>
 800964c:	4d0b      	ldr	r5, [pc, #44]	; (800967c <__libc_init_array+0x40>)
 800964e:	4c0c      	ldr	r4, [pc, #48]	; (8009680 <__libc_init_array+0x44>)
 8009650:	f000 f820 	bl	8009694 <_init>
 8009654:	1b64      	subs	r4, r4, r5
 8009656:	10a4      	asrs	r4, r4, #2
 8009658:	2600      	movs	r6, #0
 800965a:	42a6      	cmp	r6, r4
 800965c:	d105      	bne.n	800966a <__libc_init_array+0x2e>
 800965e:	bd70      	pop	{r4, r5, r6, pc}
 8009660:	f855 3b04 	ldr.w	r3, [r5], #4
 8009664:	4798      	blx	r3
 8009666:	3601      	adds	r6, #1
 8009668:	e7ee      	b.n	8009648 <__libc_init_array+0xc>
 800966a:	f855 3b04 	ldr.w	r3, [r5], #4
 800966e:	4798      	blx	r3
 8009670:	3601      	adds	r6, #1
 8009672:	e7f2      	b.n	800965a <__libc_init_array+0x1e>
 8009674:	080096c4 	.word	0x080096c4
 8009678:	080096c4 	.word	0x080096c4
 800967c:	080096c4 	.word	0x080096c4
 8009680:	080096c8 	.word	0x080096c8

08009684 <memset>:
 8009684:	4402      	add	r2, r0
 8009686:	4603      	mov	r3, r0
 8009688:	4293      	cmp	r3, r2
 800968a:	d100      	bne.n	800968e <memset+0xa>
 800968c:	4770      	bx	lr
 800968e:	f803 1b01 	strb.w	r1, [r3], #1
 8009692:	e7f9      	b.n	8009688 <memset+0x4>

08009694 <_init>:
 8009694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009696:	bf00      	nop
 8009698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800969a:	bc08      	pop	{r3}
 800969c:	469e      	mov	lr, r3
 800969e:	4770      	bx	lr

080096a0 <_fini>:
 80096a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a2:	bf00      	nop
 80096a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a6:	bc08      	pop	{r3}
 80096a8:	469e      	mov	lr, r3
 80096aa:	4770      	bx	lr
