/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [3:0] _01_;
  wire [4:0] _02_;
  wire [4:0] _03_;
  wire [11:0] _04_;
  wire [11:0] _05_;
  wire [10:0] _06_;
  wire [21:0] _07_;
  wire [26:0] _08_;
  wire [5:0] _09_;
  wire [8:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire [21:0] celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire [13:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [31:0] celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[41:33] + in_data[73:65];
  assign celloutsig_0_3z = { in_data[38], celloutsig_0_1z } + celloutsig_0_0z[5:2];
  assign celloutsig_0_32z = celloutsig_0_25z[8:0] + celloutsig_0_29z[15:7];
  assign celloutsig_0_33z = { _00_[13:9], celloutsig_0_32z } + { celloutsig_0_0z[6:0], celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[155:153] + in_data[170:168];
  assign celloutsig_1_1z = { in_data[156:138], celloutsig_1_0z } + in_data[168:147];
  assign celloutsig_1_3z = celloutsig_1_1z[21:18] + _01_;
  assign celloutsig_1_4z = celloutsig_1_1z[15:7] + { in_data[180:179], celloutsig_1_0z, _01_ };
  assign celloutsig_0_4z = celloutsig_0_1z + celloutsig_0_3z[2:0];
  assign celloutsig_1_5z = celloutsig_1_1z[15:8] + { celloutsig_1_4z[6:3], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z[2:0], celloutsig_1_5z } + { celloutsig_1_4z[4:3], celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_6z[6:5], celloutsig_1_3z } + { celloutsig_1_5z[6:4], celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_3z[2:0] + celloutsig_1_7z[2:0];
  assign celloutsig_0_5z = celloutsig_0_0z[6:1] + { celloutsig_0_2z[3:1], celloutsig_0_1z };
  assign celloutsig_1_16z = celloutsig_1_5z[5:0] + { celloutsig_1_4z[3:1], celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_6z[10:6] + celloutsig_1_16z[4:0];
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_9z } + { celloutsig_1_18z[1:0], celloutsig_1_3z };
  assign celloutsig_0_6z = { in_data[32:7], celloutsig_0_5z } + { celloutsig_0_2z[14:1], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_2z[13:8], celloutsig_0_2z } + celloutsig_0_6z[24:1];
  assign celloutsig_0_8z = { celloutsig_0_7z[22:13], celloutsig_0_1z } + { in_data[71:62], celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_8z[9:6] + celloutsig_0_6z[10:7];
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] + in_data[93:91];
  assign celloutsig_0_14z = { celloutsig_0_5z[2:0], celloutsig_0_1z } + celloutsig_0_0z[5:0];
  assign celloutsig_0_15z = { in_data[66], celloutsig_0_5z, celloutsig_0_5z } + celloutsig_0_7z[18:6];
  assign celloutsig_0_16z = { celloutsig_0_7z[3:0], celloutsig_0_1z } + { celloutsig_0_14z[4:1], celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_6z[15:14], celloutsig_0_3z } + celloutsig_0_15z[6:1];
  assign celloutsig_0_20z = celloutsig_0_19z[5:2] + celloutsig_0_14z[3:0];
  assign celloutsig_0_2z = { in_data[49:44], celloutsig_0_0z, celloutsig_0_1z } + { in_data[27:13], celloutsig_0_1z };
  assign celloutsig_0_23z = { _04_[11], celloutsig_0_11z, _04_[6], _04_[11], _04_[4], celloutsig_0_20z } + celloutsig_0_15z[12:1];
  assign celloutsig_0_25z = { celloutsig_0_23z[9:2], celloutsig_0_4z } + { _06_[10:7], _05_[11:10], _02_ };
  assign celloutsig_0_29z = { _06_[10:7], _05_[11:10], _02_[4:2], _07_[12:0] } + { celloutsig_0_23z[10:7], celloutsig_0_2z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 4'h0;
    else _01_ <= celloutsig_1_1z[3:0];
  reg [26:0] _42_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _42_ <= 27'h0000000;
    else _42_ <= in_data[74:48];
  assign { _08_[26:24], _06_[10:7], _05_[11:10], _02_, _05_[4:0], _08_[7], _03_[4:3], _08_[4:0] } = _42_;
  reg [5:0] _43_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _43_ <= 6'h00;
    else _43_ <= { celloutsig_0_4z[1:0], celloutsig_0_3z };
  assign { _09_[5], _00_[13:9] } = _43_;
  reg [2:0] _44_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _44_ <= 3'h0;
    else _44_ <= celloutsig_0_8z[10:8];
  assign { _04_[6], _04_[11], _04_[4] } = _44_;
  reg [12:0] _45_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _45_ <= 13'h0000;
    else _45_ <= { celloutsig_0_0z[6:1], celloutsig_0_16z };
  assign _07_[12:0] = _45_;
  assign _00_[8:0] = celloutsig_0_32z;
  assign _03_[2:0] = celloutsig_0_4z;
  assign { _04_[10:7], _04_[5], _04_[3:0] } = { celloutsig_0_11z, _04_[11], celloutsig_0_20z };
  assign _05_[9:5] = _02_;
  assign _06_[6:0] = { _05_[11:10], _02_ };
  assign _07_[21:13] = { _06_[10:7], _05_[11:10], _02_[4:2] };
  assign { _08_[23:8], _08_[6:5] } = { _06_[10:7], _05_[11:10], _02_, _05_[4:0], _03_[4:3] };
  assign _09_[4:0] = _00_[13:9];
  assign { out_data[132:128], out_data[101:96], out_data[40:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
