# Overview
- [ ] [四旋翼基础(QUADROTOR_BASIC)](quadrotor_basic/index.md)
    * [ ] To be continued
- [ ] [FPGA相关(FPGA)](fpga/index.md)
    * [x] [深入理解FPGA结构](fpga/something_about_fpga.md)
    * [x] [数字芯片设计---握手与反压](fpga/handshake.md)
    * [x] [FPGA设计的“打拍（寄存）”和“亚稳态”](fpga/pipelining.md)
    * [x] [Clock Domain Crossing(1) 亚稳态](fpga/cdc1.md)
    * [x] [Clock Domain Crossing(2) 打两拍](fpga/cdc2.md)
    * [x] [Clock Domain Crossing(3) 寄存器处理输出端口](fpga/cdc3.md)
    * [x] [Clock Domain Crossing(4) 快时钟到慢时钟数据传输](fpga/cdc4.md)
    * [x] [Clock Domain Crossing(5) 多信号跨时钟域传输](fpga/cdc5.md)
    * [x] [单端口和双端口RAM](fpga/ram.md)
    * [x] [脉动阵列](fpga/pe.md)
- [ ] [【数字IC握手协议总结】(HANDSHAKE_PROTOCOL)](fpga/index.md)
    * [x] [【握手协议】valid-ready握手协议的介绍与时序说明](handshake_protocol/h1.md)
    * [x] [【握手协议】valid-ready接口与enable-xoff/bp接口的对比](handshake_protocol/h2.md)
    * [x] [【握手协议】握手协议中常用的并发断言介绍](handshake_protocol/h3.md)
    * [x] [【握手协议】valid时序优化即forward打拍介绍](handshake_protocol/h4.md)
    * [x] [【握手协议】ready时序优化即backward打拍介绍](handshake_protocol/h5.md)
    * [x] [【握手协议】同步fifo的握手协议适配](handshake_protocol/h6.md)
    * [x] [【握手协议】双向时序优化即forward-backward打拍的两种方式介绍](handshake_protocol/h7.md)
    * [x] [【握手协议】多路握手协议的融合场景与RTL编写](handshake_protocol/h8.md)
    * [x] [【握手协议】多路握手协议的拆分场景与RTL编写](handshake_protocol/h9.md)
    * [ ] [【握手协议】应用于握手型接口的agent自动生成工具](handshake_protocol/h10.md)
- [ ] [Linux相关工具使用(CS_BASIC)](cs_basic/index.md)
    * [ ] [Shell](cs_basic/shell.md)
    * [ ] [Shell Tools and Scripting](cs_basic/Shell_Tools_and_Scripting.md)
    * [ ] [Editors:vim](cs_basic/Editors_vim.md)
    * [ ] [Data Wrangling](cs_basic/Data_Wrangling.md)
    * [x] [Command Line Environment](cs_basic/Command-line-Environment.md)
    * [x] [Version Control and Git](cs_basic/Version_Control.md)
    * [x] [Git branch](cs_basic/git_branch.md)
    * [x] [Git rebase](cs_basic/git_rebase.md)
    * [x] [Debugging and Profiling](cs_basic/Debugging_and_Profiling.md)
    * [ ] [Metaprogramming](cs_basic/Metaprogramming.md)
    * [ ] [Security and Cryptography](cs_basic/Security_and_Cryptography.md)
    * [ ] [Others](cs_basic/Others.md)
- [ ] [C++的高级特性(CPP_ADVANCE)](cpp_advance/index.md)
    * [x] [1. Types and Structs](cpp_advance/Types_and_Structs.md)
    * [x] [2. Initialization and References](cpp_advance/Initialization_and_References.md)
    * [x] [3. Streams](cpp_advance/Streams.md)
    * [x] [4. Containers](cpp_advance/Containers.md)
    * [ ] [5. Iterators and Pointers](cpp_advance/Iterators_and_Pointers.md)
    * [ ] [6. Classes](cpp_advance/Classes.md)
    * [ ] [7. Template Classes and Const Correctness](cpp_advance/Template_Classes_and_Const_Correctness.md)
    * [ ] [8. Template Functions](cpp_advance/Template_Functions.md)
    * [ ] [9. Functions and Lambdas](cpp_advance/Functions_and_Lambdas.md)
    * [ ] [10. Special Member Functions](cpp_advance/Special_Member_Functions.md)
    * [ ] [11. Move Semantics](cpp_advance/Move_Semantics.md)
    * [ ] [12. std::optional and Type Safety](cpp_advance/Optional_and_Type_Safety.md)
    * [ ] [13. RAII, Smart Pointers, and Building C++ Projects](cpp_advance/RAll_Smart_Pointers_and_Building_Cpp_Projects.md)
- [ ] [无线通信相关(WIRELESS_COMMUNCATION)](wireless_communication/index.md)
    * [ ] To be continued
- [ ] [正点原子FPGA(LEARN_INTEL_FPGA)](learn_intel_fpga/index.md)
    * [x] [Testbench文件的书写](learn_intel_fpga/testbench.md)
    * [x] [Modelsim手动仿真](learn_intel_fpga/modelsim1.md)
    * [x] [Modelsim联合仿真](learn_intel_fpga/modelsim2.md)

- [ ] [verilog读取SD卡(SD)](fpga_sd_card_reader/index.md)
    * [x] [SD卡简介](fpga_sd_card_reader/sd1.md)
    * [x] [SD卡常用命令](fpga_sd_card_reader/sd2.md)
    * [x] [SPI接口与时序](fpga_sd_card_reader/sd3.md)
    * [x] [SD卡的操作时序](fpga_sd_card_reader/sd4.md)
    * [x] [SD卡读写测试实验程序框图](fpga_sd_card_reader/sd5.md)
    * [x] [SD卡控制顶层模块RTL代码（sd_ctrl_top.v）](fpga_sd_card_reader/sd6.md)
    * [x] [SD卡控制器模块RTL代码（sd_init.v、sd_read.v、sd_write.v）](fpga_sd_card_reader/sd7.md)

- [ ] [Vivado开发教程](vivado/index.md)
    * [x] [Vivado设计流程及使用模式](vivado/vivado1.md)
    * [x] [如何在设计中使用ip](vivado/vivado2.md)
    * [x] [基于XSim的逻辑仿真](vivado/vivado3.md)
    * [x] [基于ModelSim的逻辑仿真](vivado/vivado4.md)

- [ ] [HLS](hls/index.md)
    * [x] [软件工程师应该如何理解FPGA架构](hls/hls1.md)
    * [x] [HLS工作机制](hls/hls2.md)
    * [x] [Vivado HLS设计流程介绍](hls/hls3.md)
    * [x] [Vivado HLS设计流程Demo](hls/hls4.md)
    * [x] [如何处理任意精度的数据类型](hls/hls5.md)
    * [x] [数据类型的转换](hls/hls6.md)
    * [x] [了解HLS中的复合数据类型](hls/hls7.md)
    * [x] [Vivado HLS中的C++基本运算1](hls/hls8.md)
    * [x] [Vivado HLS中的C++基本运算2](hls/hls9.md)
    * [x] [描述高效的C测试平台-测试激励](hls/hls10.md)
    * [x] [描述高效的C测试平台-输出监测与格式控制](hls/hls11.md)
    * [x] [接口综合-基本介绍](hls/hls12.md)
    * [x] [接口综合-对数组的处理](hls/hls13.md)
    * [x] [接口综合-demo](hls/hls14.md)
    * [x] [for循环优化-基本性能指标](hls/hls15.md)
    * [x] [for循环优化-循环合并](hls/hls16.md)
    * [x] [for循环优化-数据流](hls/hls17.md)
    * [x] [for循环优化-嵌套的for循环](hls/hls18.md)
    * [x] [for循环优化-其它优化方法](hls/hls19.md)
    * [x] [数组优化-数组分割](hls/hls20.md)
    * [x] [数组优化-数组映射与重组](hls/hls21.md)
    * [x] [数组优化-其它优化方法](hls/hls22.md)
    * [x] [Vivado HLS函数层面的优化](hls/hls23.md)
    * [x] [Demo](hls/hls24.md)
    * [x] [总结](hls/hls25.md)

- [ ] [SOC_DESIGN](soc_design/index.md)

- [ ] [PIM](processing_in_memory/index.md)
    * [x] [存内计算综述(A_Modern_Primer_on_Processing_in_Memory)](processing_in_memory/A_Modern_Primer_on_Processing_in_Memory.md)

- [ ] [IC_INTERVIEW](digital_ic_interview/index.md)
    * [x] [FIFO深度计算](digital_ic_interview/01_fifo/fifo_depth.md)
    * [x] [同步FIFO](digital_ic_interview/01_fifo/sync_fifo.md)
    * [x] [异步FIFO](digital_ic_interview/01_fifo/async_fifo.md)
    * [x] [竞争冒险](digital_ic_interview/02_RaceCondition_Metastability_Synchronization/race_condition.md)
    * [x] [FPGA中亚稳态](digital_ic_interview/02_RaceCondition_Metastability_Synchronization/metastability.md)
    * [x] [复位相关](digital_ic_interview/02_RaceCondition_Metastability_Synchronization/reset.md)
    * [x] [跨时钟域](digital_ic_interview/02_RaceCondition_Metastability_Synchronization/crc.md)
    * [x] [数字IC设计流程](digital_ic_interview/03_Design_Flow/flow_and_tools.md)
    * [x] [FPGA原型验证](digital_ic_interview/03_Design_Flow/FPGA_prototyping.md)
    * [x] [CDC跨时钟域处理](digital_ic_interview/04_STA_Timing_Constraints/cdc.md)
    * [x] [AXI4总线介绍](digital_ic_interview/05_AXI/intro.md)
    * [x] [AXI4用实例介绍 5 个读写通道](digital_ic_interview/05_AXI/channels.md)
    * [x] [自定义 AXI-Lite 接口的 IP 及源码分析](digital_ic_interview/05_AXI/axi_lite.md)
    * [x] [异步电路分析](digital_ic_interview/async.md)