!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
FREERTOS_CONFIG_H	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	68;"	d
INCLUDE_uxTaskPriorityGet	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	122;"	d
INCLUDE_vTaskCleanUpResources	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	124;"	d
INCLUDE_vTaskDelay	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	127;"	d
INCLUDE_vTaskDelayUntil	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	126;"	d
INCLUDE_vTaskDelete	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	123;"	d
INCLUDE_vTaskPrioritySet	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	121;"	d
INCLUDE_vTaskSuspend	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	125;"	d
configASSERT	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	156;"	d
configCHECK_FOR_STACK_OVERFLOW	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	102;"	d
configCPU_CLOCK_HZ	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	91;"	d
configGENERATE_RUN_TIME_STATS	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	107;"	d
configIDLE_SHOULD_YIELD	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	99;"	d
configKERNEL_INTERRUPT_PRIORITY	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	149;"	d
configLIBRARY_LOWEST_INTERRUPT_PRIORITY	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	139;"	d
configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	145;"	d
configMAX_CO_ROUTINE_PRIORITIES	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	111;"	d
configMAX_PRIORITIES	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	93;"	d
configMAX_SYSCALL_INTERRUPT_PRIORITY	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	152;"	d
configMAX_TASK_NAME_LEN	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	96;"	d
configMINIMAL_STACK_SIZE	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	94;"	d
configPRIO_BITS	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	132;"	d
configPRIO_BITS	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	134;"	d
configQUEUE_REGISTRY_SIZE	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	101;"	d
configTICK_RATE_HZ	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	92;"	d
configTIMER_QUEUE_LENGTH	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	116;"	d
configTIMER_TASK_PRIORITY	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	115;"	d
configTIMER_TASK_STACK_DEPTH	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	117;"	d
configTOTAL_HEAP_SIZE	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	95;"	d
configUSE_16_BIT_TICKS	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	98;"	d
configUSE_APPLICATION_TASK_TAG	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	105;"	d
configUSE_COUNTING_SEMAPHORES	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	106;"	d
configUSE_CO_ROUTINES	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	110;"	d
configUSE_IDLE_HOOK	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	89;"	d
configUSE_MALLOC_FAILED_HOOK	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	104;"	d
configUSE_MUTEXES	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	100;"	d
configUSE_PREEMPTION	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	88;"	d
configUSE_RECURSIVE_MUTEXES	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	103;"	d
configUSE_TICK_HOOK	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	90;"	d
configUSE_TIMERS	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	114;"	d
configUSE_TRACE_FACILITY	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	97;"	d
vPortSVCHandler	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	160;"	d
xPortPendSVHandler	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	161;"	d
xPortSysTickHandler	CORTEX_M4F_STM32F4/FreeRTOSConfig.h	162;"	d
ACR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ACR;      \/*!< FLASH access control register,   Address offset: 0x00 *\/$/;"	m	struct:__anon265
ADC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1634;"	d
ADC1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1635;"	d
ADC1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1504;"	d
ADC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1636;"	d
ADC2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1505;"	d
ADC3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1637;"	d
ADC3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1506;"	d
ADC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1507;"	d
ADC_CCR_ADCPRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2080;"	d
ADC_CCR_ADCPRE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2081;"	d
ADC_CCR_ADCPRE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2082;"	d
ADC_CCR_DDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2076;"	d
ADC_CCR_DELAY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2071;"	d
ADC_CCR_DELAY_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2072;"	d
ADC_CCR_DELAY_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2073;"	d
ADC_CCR_DELAY_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2074;"	d
ADC_CCR_DELAY_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2075;"	d
ADC_CCR_DMA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2077;"	d
ADC_CCR_DMA_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2078;"	d
ADC_CCR_DMA_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2079;"	d
ADC_CCR_MULTI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2065;"	d
ADC_CCR_MULTI_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2066;"	d
ADC_CCR_MULTI_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2067;"	d
ADC_CCR_MULTI_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2068;"	d
ADC_CCR_MULTI_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2069;"	d
ADC_CCR_MULTI_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2070;"	d
ADC_CCR_TSVREFE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2084;"	d
ADC_CCR_VBATE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2083;"	d
ADC_CDR_DATA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2087;"	d
ADC_CDR_DATA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2088;"	d
ADC_CR1_AWDCH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1743;"	d
ADC_CR1_AWDCH_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1744;"	d
ADC_CR1_AWDCH_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1745;"	d
ADC_CR1_AWDCH_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1746;"	d
ADC_CR1_AWDCH_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1747;"	d
ADC_CR1_AWDCH_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1748;"	d
ADC_CR1_AWDEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1762;"	d
ADC_CR1_AWDIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1750;"	d
ADC_CR1_AWDSGL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1753;"	d
ADC_CR1_DISCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1755;"	d
ADC_CR1_DISCNUM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1757;"	d
ADC_CR1_DISCNUM_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1758;"	d
ADC_CR1_DISCNUM_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1759;"	d
ADC_CR1_DISCNUM_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1760;"	d
ADC_CR1_EOCIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1749;"	d
ADC_CR1_JAUTO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1754;"	d
ADC_CR1_JAWDEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1761;"	d
ADC_CR1_JDISCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1756;"	d
ADC_CR1_JEOCIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1751;"	d
ADC_CR1_OVRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1766;"	d
ADC_CR1_RES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1763;"	d
ADC_CR1_RES_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1764;"	d
ADC_CR1_RES_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1765;"	d
ADC_CR1_SCAN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1752;"	d
ADC_CR2_ADON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1769;"	d
ADC_CR2_ALIGN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1774;"	d
ADC_CR2_CONT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1770;"	d
ADC_CR2_DDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1772;"	d
ADC_CR2_DMA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1771;"	d
ADC_CR2_EOCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1773;"	d
ADC_CR2_EXTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1789;"	d
ADC_CR2_EXTEN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1790;"	d
ADC_CR2_EXTEN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1791;"	d
ADC_CR2_EXTSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1784;"	d
ADC_CR2_EXTSEL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1785;"	d
ADC_CR2_EXTSEL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1786;"	d
ADC_CR2_EXTSEL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1787;"	d
ADC_CR2_EXTSEL_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1788;"	d
ADC_CR2_JEXTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1780;"	d
ADC_CR2_JEXTEN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1781;"	d
ADC_CR2_JEXTEN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1782;"	d
ADC_CR2_JEXTSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1775;"	d
ADC_CR2_JEXTSEL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1776;"	d
ADC_CR2_JEXTSEL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1777;"	d
ADC_CR2_JEXTSEL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1778;"	d
ADC_CR2_JEXTSEL_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1779;"	d
ADC_CR2_JSWSTART	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1783;"	d
ADC_CR2_SWSTART	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1792;"	d
ADC_CSR_AWD1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2045;"	d
ADC_CSR_AWD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2051;"	d
ADC_CSR_AWD3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2057;"	d
ADC_CSR_DOVR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2050;"	d
ADC_CSR_DOVR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2056;"	d
ADC_CSR_DOVR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2062;"	d
ADC_CSR_EOC1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2046;"	d
ADC_CSR_EOC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2052;"	d
ADC_CSR_EOC3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2058;"	d
ADC_CSR_JEOC1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2047;"	d
ADC_CSR_JEOC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2053;"	d
ADC_CSR_JEOC3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2059;"	d
ADC_CSR_JSTRT1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2048;"	d
ADC_CSR_JSTRT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2054;"	d
ADC_CSR_JSTRT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2060;"	d
ADC_CSR_STRT1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2049;"	d
ADC_CSR_STRT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2055;"	d
ADC_CSR_STRT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2061;"	d
ADC_Common_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon251
ADC_DR_ADC2DATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2042;"	d
ADC_DR_DATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2041;"	d
ADC_HTR_HT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1887;"	d
ADC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  ADC_IRQn                    = 18,     \/*!< ADC1, ADC2 and ADC3 global Interrupts                             *\/$/;"	e	enum:IRQn
ADC_JDR1_JDATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2029;"	d
ADC_JDR2_JDATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2032;"	d
ADC_JDR3_JDATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2035;"	d
ADC_JDR4_JDATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2038;"	d
ADC_JOFR1_JOFFSET1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1875;"	d
ADC_JOFR2_JOFFSET2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1878;"	d
ADC_JOFR3_JOFFSET3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1881;"	d
ADC_JOFR4_JOFFSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1884;"	d
ADC_JSQR_JL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2024;"	d
ADC_JSQR_JL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2025;"	d
ADC_JSQR_JL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2026;"	d
ADC_JSQR_JSQ1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2000;"	d
ADC_JSQR_JSQ1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2001;"	d
ADC_JSQR_JSQ1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2002;"	d
ADC_JSQR_JSQ1_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2003;"	d
ADC_JSQR_JSQ1_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2004;"	d
ADC_JSQR_JSQ1_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2005;"	d
ADC_JSQR_JSQ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2006;"	d
ADC_JSQR_JSQ2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2007;"	d
ADC_JSQR_JSQ2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2008;"	d
ADC_JSQR_JSQ2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2009;"	d
ADC_JSQR_JSQ2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2010;"	d
ADC_JSQR_JSQ2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2011;"	d
ADC_JSQR_JSQ3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2012;"	d
ADC_JSQR_JSQ3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2013;"	d
ADC_JSQR_JSQ3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2014;"	d
ADC_JSQR_JSQ3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2015;"	d
ADC_JSQR_JSQ3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2016;"	d
ADC_JSQR_JSQ3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2017;"	d
ADC_JSQR_JSQ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2018;"	d
ADC_JSQR_JSQ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2019;"	d
ADC_JSQR_JSQ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2020;"	d
ADC_JSQR_JSQ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2021;"	d
ADC_JSQR_JSQ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2022;"	d
ADC_JSQR_JSQ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2023;"	d
ADC_LTR_LT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1890;"	d
ADC_SMPR1_SMP10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1795;"	d
ADC_SMPR1_SMP10_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1796;"	d
ADC_SMPR1_SMP10_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1797;"	d
ADC_SMPR1_SMP10_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1798;"	d
ADC_SMPR1_SMP11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1799;"	d
ADC_SMPR1_SMP11_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1800;"	d
ADC_SMPR1_SMP11_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1801;"	d
ADC_SMPR1_SMP11_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1802;"	d
ADC_SMPR1_SMP12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1803;"	d
ADC_SMPR1_SMP12_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1804;"	d
ADC_SMPR1_SMP12_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1805;"	d
ADC_SMPR1_SMP12_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1806;"	d
ADC_SMPR1_SMP13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1807;"	d
ADC_SMPR1_SMP13_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1808;"	d
ADC_SMPR1_SMP13_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1809;"	d
ADC_SMPR1_SMP13_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1810;"	d
ADC_SMPR1_SMP14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1811;"	d
ADC_SMPR1_SMP14_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1812;"	d
ADC_SMPR1_SMP14_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1813;"	d
ADC_SMPR1_SMP14_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1814;"	d
ADC_SMPR1_SMP15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1815;"	d
ADC_SMPR1_SMP15_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1816;"	d
ADC_SMPR1_SMP15_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1817;"	d
ADC_SMPR1_SMP15_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1818;"	d
ADC_SMPR1_SMP16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1819;"	d
ADC_SMPR1_SMP16_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1820;"	d
ADC_SMPR1_SMP16_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1821;"	d
ADC_SMPR1_SMP16_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1822;"	d
ADC_SMPR1_SMP17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1823;"	d
ADC_SMPR1_SMP17_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1824;"	d
ADC_SMPR1_SMP17_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1825;"	d
ADC_SMPR1_SMP17_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1826;"	d
ADC_SMPR1_SMP18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1827;"	d
ADC_SMPR1_SMP18_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1828;"	d
ADC_SMPR1_SMP18_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1829;"	d
ADC_SMPR1_SMP18_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1830;"	d
ADC_SMPR2_SMP0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1833;"	d
ADC_SMPR2_SMP0_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1834;"	d
ADC_SMPR2_SMP0_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1835;"	d
ADC_SMPR2_SMP0_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1836;"	d
ADC_SMPR2_SMP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1837;"	d
ADC_SMPR2_SMP1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1838;"	d
ADC_SMPR2_SMP1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1839;"	d
ADC_SMPR2_SMP1_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1840;"	d
ADC_SMPR2_SMP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1841;"	d
ADC_SMPR2_SMP2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1842;"	d
ADC_SMPR2_SMP2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1843;"	d
ADC_SMPR2_SMP2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1844;"	d
ADC_SMPR2_SMP3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1845;"	d
ADC_SMPR2_SMP3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1846;"	d
ADC_SMPR2_SMP3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1847;"	d
ADC_SMPR2_SMP3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1848;"	d
ADC_SMPR2_SMP4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1849;"	d
ADC_SMPR2_SMP4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1850;"	d
ADC_SMPR2_SMP4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1851;"	d
ADC_SMPR2_SMP4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1852;"	d
ADC_SMPR2_SMP5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1853;"	d
ADC_SMPR2_SMP5_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1854;"	d
ADC_SMPR2_SMP5_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1855;"	d
ADC_SMPR2_SMP5_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1856;"	d
ADC_SMPR2_SMP6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1857;"	d
ADC_SMPR2_SMP6_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1858;"	d
ADC_SMPR2_SMP6_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1859;"	d
ADC_SMPR2_SMP6_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1860;"	d
ADC_SMPR2_SMP7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1861;"	d
ADC_SMPR2_SMP7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1862;"	d
ADC_SMPR2_SMP7_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1863;"	d
ADC_SMPR2_SMP7_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1864;"	d
ADC_SMPR2_SMP8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1865;"	d
ADC_SMPR2_SMP8_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1866;"	d
ADC_SMPR2_SMP8_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1867;"	d
ADC_SMPR2_SMP8_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1868;"	d
ADC_SMPR2_SMP9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1869;"	d
ADC_SMPR2_SMP9_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1870;"	d
ADC_SMPR2_SMP9_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1871;"	d
ADC_SMPR2_SMP9_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1872;"	d
ADC_SQR1_L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1917;"	d
ADC_SQR1_L_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1918;"	d
ADC_SQR1_L_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1919;"	d
ADC_SQR1_L_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1920;"	d
ADC_SQR1_L_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1921;"	d
ADC_SQR1_SQ13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1893;"	d
ADC_SQR1_SQ13_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1894;"	d
ADC_SQR1_SQ13_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1895;"	d
ADC_SQR1_SQ13_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1896;"	d
ADC_SQR1_SQ13_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1897;"	d
ADC_SQR1_SQ13_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1898;"	d
ADC_SQR1_SQ14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1899;"	d
ADC_SQR1_SQ14_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1900;"	d
ADC_SQR1_SQ14_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1901;"	d
ADC_SQR1_SQ14_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1902;"	d
ADC_SQR1_SQ14_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1903;"	d
ADC_SQR1_SQ14_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1904;"	d
ADC_SQR1_SQ15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1905;"	d
ADC_SQR1_SQ15_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1906;"	d
ADC_SQR1_SQ15_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1907;"	d
ADC_SQR1_SQ15_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1908;"	d
ADC_SQR1_SQ15_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1909;"	d
ADC_SQR1_SQ15_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1910;"	d
ADC_SQR1_SQ16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1911;"	d
ADC_SQR1_SQ16_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1912;"	d
ADC_SQR1_SQ16_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1913;"	d
ADC_SQR1_SQ16_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1914;"	d
ADC_SQR1_SQ16_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1915;"	d
ADC_SQR1_SQ16_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1916;"	d
ADC_SQR2_SQ10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1942;"	d
ADC_SQR2_SQ10_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1943;"	d
ADC_SQR2_SQ10_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1944;"	d
ADC_SQR2_SQ10_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1945;"	d
ADC_SQR2_SQ10_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1946;"	d
ADC_SQR2_SQ10_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1947;"	d
ADC_SQR2_SQ11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1948;"	d
ADC_SQR2_SQ11_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1949;"	d
ADC_SQR2_SQ11_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1950;"	d
ADC_SQR2_SQ11_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1951;"	d
ADC_SQR2_SQ11_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1952;"	d
ADC_SQR2_SQ11_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1953;"	d
ADC_SQR2_SQ12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1954;"	d
ADC_SQR2_SQ12_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1955;"	d
ADC_SQR2_SQ12_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1956;"	d
ADC_SQR2_SQ12_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1957;"	d
ADC_SQR2_SQ12_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1958;"	d
ADC_SQR2_SQ12_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1959;"	d
ADC_SQR2_SQ7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1924;"	d
ADC_SQR2_SQ7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1925;"	d
ADC_SQR2_SQ7_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1926;"	d
ADC_SQR2_SQ7_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1927;"	d
ADC_SQR2_SQ7_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1928;"	d
ADC_SQR2_SQ7_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1929;"	d
ADC_SQR2_SQ8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1930;"	d
ADC_SQR2_SQ8_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1931;"	d
ADC_SQR2_SQ8_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1932;"	d
ADC_SQR2_SQ8_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1933;"	d
ADC_SQR2_SQ8_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1934;"	d
ADC_SQR2_SQ8_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1935;"	d
ADC_SQR2_SQ9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1936;"	d
ADC_SQR2_SQ9_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1937;"	d
ADC_SQR2_SQ9_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1938;"	d
ADC_SQR2_SQ9_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1939;"	d
ADC_SQR2_SQ9_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1940;"	d
ADC_SQR2_SQ9_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1941;"	d
ADC_SQR3_SQ1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1962;"	d
ADC_SQR3_SQ1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1963;"	d
ADC_SQR3_SQ1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1964;"	d
ADC_SQR3_SQ1_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1965;"	d
ADC_SQR3_SQ1_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1966;"	d
ADC_SQR3_SQ1_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1967;"	d
ADC_SQR3_SQ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1968;"	d
ADC_SQR3_SQ2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1969;"	d
ADC_SQR3_SQ2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1970;"	d
ADC_SQR3_SQ2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1971;"	d
ADC_SQR3_SQ2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1972;"	d
ADC_SQR3_SQ2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1973;"	d
ADC_SQR3_SQ3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1974;"	d
ADC_SQR3_SQ3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1975;"	d
ADC_SQR3_SQ3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1976;"	d
ADC_SQR3_SQ3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1977;"	d
ADC_SQR3_SQ3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1978;"	d
ADC_SQR3_SQ3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1979;"	d
ADC_SQR3_SQ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1980;"	d
ADC_SQR3_SQ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1981;"	d
ADC_SQR3_SQ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1982;"	d
ADC_SQR3_SQ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1983;"	d
ADC_SQR3_SQ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1984;"	d
ADC_SQR3_SQ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1985;"	d
ADC_SQR3_SQ5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1986;"	d
ADC_SQR3_SQ5_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1987;"	d
ADC_SQR3_SQ5_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1988;"	d
ADC_SQR3_SQ5_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1989;"	d
ADC_SQR3_SQ5_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1990;"	d
ADC_SQR3_SQ5_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1991;"	d
ADC_SQR3_SQ6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1992;"	d
ADC_SQR3_SQ6_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1993;"	d
ADC_SQR3_SQ6_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1994;"	d
ADC_SQR3_SQ6_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1995;"	d
ADC_SQR3_SQ6_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1996;"	d
ADC_SQR3_SQ6_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1997;"	d
ADC_SR_AWD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1735;"	d
ADC_SR_EOC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1736;"	d
ADC_SR_JEOC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1737;"	d
ADC_SR_JSTRT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1738;"	d
ADC_SR_OVR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1740;"	d
ADC_SR_STRT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1739;"	d
ADC_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon250
AFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AFR[2];   \/*!< GPIO alternate function registers,     Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon277
AHB1ENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB1ENR;       \/*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 *\/$/;"	m	struct:__anon284
AHB1LPENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB1LPENR;     \/*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 *\/$/;"	m	struct:__anon284
AHB1PERIPH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1465;"	d
AHB1RSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB1RSTR;      \/*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon284
AHB2ENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB2ENR;       \/*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 *\/$/;"	m	struct:__anon284
AHB2LPENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB2LPENR;     \/*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 *\/$/;"	m	struct:__anon284
AHB2PERIPH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1466;"	d
AHB2RSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB2RSTR;      \/*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 *\/$/;"	m	struct:__anon284
AHB3ENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB3ENR;       \/*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 *\/$/;"	m	struct:__anon284
AHB3LPENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB3LPENR;     \/*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 *\/$/;"	m	struct:__anon284
AHB3RSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AHB3RSTR;      \/*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 *\/$/;"	m	struct:__anon284
ALRMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ALRMAR;  \/*!< RTC alarm A register,                                     Address offset: 0x1C *\/$/;"	m	struct:__anon285
ALRMASSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ALRMASSR;\/*!< RTC alarm A sub second register,                          Address offset: 0x44 *\/$/;"	m	struct:__anon285
ALRMBR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ALRMBR;  \/*!< RTC alarm B register,                                     Address offset: 0x20 *\/$/;"	m	struct:__anon285
ALRMBSSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ALRMBSSR;\/*!< RTC alarm B sub second register,                          Address offset: 0x48 *\/$/;"	m	struct:__anon285
AMTCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AMTCR;         \/*!< DMA2D AHB Master Timer Configuration Register,  Address offset: 0x4C *\/$/;"	m	struct:__anon262
APB1ENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB1ENR;       \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 *\/$/;"	m	struct:__anon284
APB1FZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB1FZ;  \/*!< Debug MCU APB1 freeze register,   Address offset: 0x08 *\/$/;"	m	struct:__anon258
APB1LPENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB1LPENR;     \/*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 *\/$/;"	m	struct:__anon284
APB1PERIPH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1463;"	d
APB1RSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB1RSTR;      \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon284
APB2ENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB2ENR;       \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 *\/$/;"	m	struct:__anon284
APB2FZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB2FZ;  \/*!< Debug MCU APB2 freeze register,   Address offset: 0x0C *\/$/;"	m	struct:__anon258
APB2LPENR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB2LPENR;     \/*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 *\/$/;"	m	struct:__anon284
APB2PERIPH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1464;"	d
APB2RSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t APB2RSTR;      \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 *\/$/;"	m	struct:__anon284
ARG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ARG;            \/*!< SDIO argument register,         Address offset: 0x08 *\/$/;"	m	struct:__anon288
ARR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon290
AWCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t AWCR;          \/*!< LTDC Active Width Configuration Register,            Address offset: 0x10 *\/$/;"	m	struct:__anon281
BCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BCCR;          \/*!< LTDC Background Color Configuration Register,        Address offset: 0x2C *\/$/;"	m	struct:__anon281
BDCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BDCR;          \/*!< RCC Backup domain control register,                          Address offset: 0x70 *\/$/;"	m	struct:__anon284
BDTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t BDTR;        \/*!< TIM break and dead-time register,    Address offset: 0x44 *\/$/;"	m	struct:__anon290
BFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BFCR;          \/*!< LTDC Layerx Blending Factors Configuration Register           Address offset: 0xA0 *\/$/;"	m	struct:__anon282
BGCLUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BGCLUT[256];   \/*!< DMA2D Background CLUT,                          Address offset:800-BFF *\/$/;"	m	struct:__anon262
BGCMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BGCMAR;        \/*!< DMA2D Background CLUT Memory Address Register,  Address offset: 0x30 *\/$/;"	m	struct:__anon262
BGCOLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BGCOLR;        \/*!< DMA2D Background Color Register,                Address offset: 0x28 *\/$/;"	m	struct:__anon262
BGMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BGMAR;         \/*!< DMA2D Background Memory Address Register,       Address offset: 0x14 *\/$/;"	m	struct:__anon262
BGOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BGOR;          \/*!< DMA2D Background Offset Register,               Address offset: 0x18 *\/$/;"	m	struct:__anon262
BGPFCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BGPFCCR;       \/*!< DMA2D Background PFC Control Register,          Address offset: 0x24 *\/$/;"	m	struct:__anon262
BKP0R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP0R;   \/*!< RTC backup register 1,                                    Address offset: 0x50 *\/$/;"	m	struct:__anon285
BKP10R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP10R;  \/*!< RTC backup register 10,                                   Address offset: 0x78 *\/$/;"	m	struct:__anon285
BKP11R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP11R;  \/*!< RTC backup register 11,                                   Address offset: 0x7C *\/$/;"	m	struct:__anon285
BKP12R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP12R;  \/*!< RTC backup register 12,                                   Address offset: 0x80 *\/$/;"	m	struct:__anon285
BKP13R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP13R;  \/*!< RTC backup register 13,                                   Address offset: 0x84 *\/$/;"	m	struct:__anon285
BKP14R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP14R;  \/*!< RTC backup register 14,                                   Address offset: 0x88 *\/$/;"	m	struct:__anon285
BKP15R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP15R;  \/*!< RTC backup register 15,                                   Address offset: 0x8C *\/$/;"	m	struct:__anon285
BKP16R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP16R;  \/*!< RTC backup register 16,                                   Address offset: 0x90 *\/$/;"	m	struct:__anon285
BKP17R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP17R;  \/*!< RTC backup register 17,                                   Address offset: 0x94 *\/$/;"	m	struct:__anon285
BKP18R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP18R;  \/*!< RTC backup register 18,                                   Address offset: 0x98 *\/$/;"	m	struct:__anon285
BKP19R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP19R;  \/*!< RTC backup register 19,                                   Address offset: 0x9C *\/$/;"	m	struct:__anon285
BKP1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP1R;   \/*!< RTC backup register 1,                                    Address offset: 0x54 *\/$/;"	m	struct:__anon285
BKP2R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP2R;   \/*!< RTC backup register 2,                                    Address offset: 0x58 *\/$/;"	m	struct:__anon285
BKP3R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP3R;   \/*!< RTC backup register 3,                                    Address offset: 0x5C *\/$/;"	m	struct:__anon285
BKP4R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP4R;   \/*!< RTC backup register 4,                                    Address offset: 0x60 *\/$/;"	m	struct:__anon285
BKP5R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP5R;   \/*!< RTC backup register 5,                                    Address offset: 0x64 *\/$/;"	m	struct:__anon285
BKP6R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP6R;   \/*!< RTC backup register 6,                                    Address offset: 0x68 *\/$/;"	m	struct:__anon285
BKP7R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP7R;   \/*!< RTC backup register 7,                                    Address offset: 0x6C *\/$/;"	m	struct:__anon285
BKP8R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP8R;   \/*!< RTC backup register 8,                                    Address offset: 0x70 *\/$/;"	m	struct:__anon285
BKP9R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BKP9R;   \/*!< RTC backup register 9,                                    Address offset: 0x74 *\/$/;"	m	struct:__anon285
BKPSRAM_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1440;"	d
BKPSRAM_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1455;"	d
BPCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BPCR;          \/*!< LTDC Back Porch Configuration Register,              Address offset: 0x0C *\/$/;"	m	struct:__anon281
BRR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t BRR;        \/*!< USART Baud rate register,                Address offset: 0x08 *\/$/;"	m	struct:__anon291
BSRRH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t BSRRH;    \/*!< GPIO port bit set\/reset high register, Address offset: 0x1A      *\/$/;"	m	struct:__anon277
BSRRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t BSRRL;    \/*!< GPIO port bit set\/reset low register,  Address offset: 0x18      *\/$/;"	m	struct:__anon277
BTCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BTCR[8];    \/*!< NOR\/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C *\/   $/;"	m	struct:__anon266
BTCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BTCR[8];    \/*!< NOR\/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C *\/   $/;"	m	struct:__anon271
BTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              BTR;                 \/*!< CAN bit timing register,             Address offset: 0x1C          *\/$/;"	m	struct:__anon255
BWTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BWTR[7];    \/*!< NOR\/PSRAM write timing registers, Address offset: 0x104-0x11C *\/$/;"	m	struct:__anon267
BWTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t BWTR[7];    \/*!< NOR\/PSRAM write timing registers, Address offset: 0x104-0x11C *\/$/;"	m	struct:__anon272
BusFault_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  BusFault_IRQn               = -11,    \/*!< 5 Cortex-M4 Bus Fault Interrupt                                   *\/$/;"	e	enum:IRQn
CACR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CACR;          \/*!< LTDC Layerx Constant Alpha Configuration Register             Address offset: 0x98 *\/$/;"	m	struct:__anon282
CALIBR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CALIBR;  \/*!< RTC calibration register,                                 Address offset: 0x18 *\/$/;"	m	struct:__anon285
CALR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CALR;    \/*!< RTC calibration register,                                 Address offset: 0x3C *\/$/;"	m	struct:__anon285
CAN1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1624;"	d
CAN1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1492;"	d
CAN1_RX0_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN1_RX0_IRQn               = 20,     \/*!< CAN1 RX0 Interrupt                                                *\/$/;"	e	enum:IRQn
CAN1_RX1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN1_RX1_IRQn               = 21,     \/*!< CAN1 RX1 Interrupt                                                *\/$/;"	e	enum:IRQn
CAN1_SCE_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN1_SCE_IRQn               = 22,     \/*!< CAN1 SCE Interrupt                                                *\/$/;"	e	enum:IRQn
CAN1_TX_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN1_TX_IRQn                = 19,     \/*!< CAN1 TX Interrupt                                                 *\/$/;"	e	enum:IRQn
CAN2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1625;"	d
CAN2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1493;"	d
CAN2_RX0_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN2_RX0_IRQn               = 64,     \/*!< CAN2 RX0 Interrupt                                                *\/$/;"	e	enum:IRQn
CAN2_RX1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN2_RX1_IRQn               = 65,     \/*!< CAN2 RX1 Interrupt                                                *\/$/;"	e	enum:IRQn
CAN2_SCE_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN2_SCE_IRQn               = 66,     \/*!< CAN2 SCE Interrupt                                                *\/$/;"	e	enum:IRQn
CAN2_TX_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN2_TX_IRQn                = 63,     \/*!< CAN2 TX Interrupt                                                 *\/$/;"	e	enum:IRQn
CAN_BTR_BRP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2188;"	d
CAN_BTR_LBKM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2192;"	d
CAN_BTR_SILM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2193;"	d
CAN_BTR_SJW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2191;"	d
CAN_BTR_TS1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2189;"	d
CAN_BTR_TS2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2190;"	d
CAN_ESR_BOFF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2177;"	d
CAN_ESR_EPVF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2176;"	d
CAN_ESR_EWGF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2175;"	d
CAN_ESR_LEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2179;"	d
CAN_ESR_LEC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2180;"	d
CAN_ESR_LEC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2181;"	d
CAN_ESR_LEC_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2182;"	d
CAN_ESR_REC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2185;"	d
CAN_ESR_TEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2184;"	d
CAN_F0R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2387;"	d
CAN_F0R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2388;"	d
CAN_F0R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2397;"	d
CAN_F0R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2398;"	d
CAN_F0R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2399;"	d
CAN_F0R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2400;"	d
CAN_F0R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2401;"	d
CAN_F0R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2402;"	d
CAN_F0R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2403;"	d
CAN_F0R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2404;"	d
CAN_F0R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2405;"	d
CAN_F0R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2406;"	d
CAN_F0R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2389;"	d
CAN_F0R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2407;"	d
CAN_F0R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2408;"	d
CAN_F0R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2409;"	d
CAN_F0R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2410;"	d
CAN_F0R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2411;"	d
CAN_F0R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2412;"	d
CAN_F0R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2413;"	d
CAN_F0R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2414;"	d
CAN_F0R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2415;"	d
CAN_F0R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2416;"	d
CAN_F0R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2390;"	d
CAN_F0R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2417;"	d
CAN_F0R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2418;"	d
CAN_F0R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2391;"	d
CAN_F0R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2392;"	d
CAN_F0R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2393;"	d
CAN_F0R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2394;"	d
CAN_F0R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2395;"	d
CAN_F0R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2396;"	d
CAN_F0R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2863;"	d
CAN_F0R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2864;"	d
CAN_F0R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2873;"	d
CAN_F0R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2874;"	d
CAN_F0R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2875;"	d
CAN_F0R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2876;"	d
CAN_F0R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2877;"	d
CAN_F0R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2878;"	d
CAN_F0R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2879;"	d
CAN_F0R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2880;"	d
CAN_F0R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2881;"	d
CAN_F0R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2882;"	d
CAN_F0R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2865;"	d
CAN_F0R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2883;"	d
CAN_F0R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2884;"	d
CAN_F0R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2885;"	d
CAN_F0R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2886;"	d
CAN_F0R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2887;"	d
CAN_F0R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2888;"	d
CAN_F0R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2889;"	d
CAN_F0R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2890;"	d
CAN_F0R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2891;"	d
CAN_F0R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2892;"	d
CAN_F0R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2866;"	d
CAN_F0R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2893;"	d
CAN_F0R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2894;"	d
CAN_F0R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2867;"	d
CAN_F0R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2868;"	d
CAN_F0R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2869;"	d
CAN_F0R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2870;"	d
CAN_F0R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2871;"	d
CAN_F0R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2872;"	d
CAN_F10R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2727;"	d
CAN_F10R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2728;"	d
CAN_F10R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2737;"	d
CAN_F10R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2738;"	d
CAN_F10R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2739;"	d
CAN_F10R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2740;"	d
CAN_F10R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2741;"	d
CAN_F10R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2742;"	d
CAN_F10R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2743;"	d
CAN_F10R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2744;"	d
CAN_F10R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2745;"	d
CAN_F10R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2746;"	d
CAN_F10R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2729;"	d
CAN_F10R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2747;"	d
CAN_F10R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2748;"	d
CAN_F10R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2749;"	d
CAN_F10R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2750;"	d
CAN_F10R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2751;"	d
CAN_F10R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2752;"	d
CAN_F10R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2753;"	d
CAN_F10R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2754;"	d
CAN_F10R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2755;"	d
CAN_F10R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2756;"	d
CAN_F10R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2730;"	d
CAN_F10R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2757;"	d
CAN_F10R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2758;"	d
CAN_F10R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2731;"	d
CAN_F10R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2732;"	d
CAN_F10R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2733;"	d
CAN_F10R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2734;"	d
CAN_F10R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2735;"	d
CAN_F10R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2736;"	d
CAN_F10R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3203;"	d
CAN_F10R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3204;"	d
CAN_F10R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3213;"	d
CAN_F10R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3214;"	d
CAN_F10R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3215;"	d
CAN_F10R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3216;"	d
CAN_F10R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3217;"	d
CAN_F10R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3218;"	d
CAN_F10R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3219;"	d
CAN_F10R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3220;"	d
CAN_F10R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3221;"	d
CAN_F10R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3222;"	d
CAN_F10R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3205;"	d
CAN_F10R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3223;"	d
CAN_F10R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3224;"	d
CAN_F10R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3225;"	d
CAN_F10R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3226;"	d
CAN_F10R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3227;"	d
CAN_F10R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3228;"	d
CAN_F10R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3229;"	d
CAN_F10R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3230;"	d
CAN_F10R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3231;"	d
CAN_F10R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3232;"	d
CAN_F10R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3206;"	d
CAN_F10R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3233;"	d
CAN_F10R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3234;"	d
CAN_F10R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3207;"	d
CAN_F10R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3208;"	d
CAN_F10R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3209;"	d
CAN_F10R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3210;"	d
CAN_F10R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3211;"	d
CAN_F10R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3212;"	d
CAN_F11R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2761;"	d
CAN_F11R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2762;"	d
CAN_F11R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2771;"	d
CAN_F11R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2772;"	d
CAN_F11R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2773;"	d
CAN_F11R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2774;"	d
CAN_F11R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2775;"	d
CAN_F11R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2776;"	d
CAN_F11R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2777;"	d
CAN_F11R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2778;"	d
CAN_F11R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2779;"	d
CAN_F11R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2780;"	d
CAN_F11R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2763;"	d
CAN_F11R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2781;"	d
CAN_F11R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2782;"	d
CAN_F11R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2783;"	d
CAN_F11R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2784;"	d
CAN_F11R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2785;"	d
CAN_F11R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2786;"	d
CAN_F11R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2787;"	d
CAN_F11R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2788;"	d
CAN_F11R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2789;"	d
CAN_F11R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2790;"	d
CAN_F11R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2764;"	d
CAN_F11R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2791;"	d
CAN_F11R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2792;"	d
CAN_F11R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2765;"	d
CAN_F11R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2766;"	d
CAN_F11R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2767;"	d
CAN_F11R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2768;"	d
CAN_F11R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2769;"	d
CAN_F11R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2770;"	d
CAN_F11R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3237;"	d
CAN_F11R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3238;"	d
CAN_F11R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3247;"	d
CAN_F11R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3248;"	d
CAN_F11R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3249;"	d
CAN_F11R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3250;"	d
CAN_F11R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3251;"	d
CAN_F11R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3252;"	d
CAN_F11R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3253;"	d
CAN_F11R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3254;"	d
CAN_F11R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3255;"	d
CAN_F11R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3256;"	d
CAN_F11R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3239;"	d
CAN_F11R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3257;"	d
CAN_F11R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3258;"	d
CAN_F11R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3259;"	d
CAN_F11R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3260;"	d
CAN_F11R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3261;"	d
CAN_F11R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3262;"	d
CAN_F11R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3263;"	d
CAN_F11R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3264;"	d
CAN_F11R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3265;"	d
CAN_F11R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3266;"	d
CAN_F11R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3240;"	d
CAN_F11R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3267;"	d
CAN_F11R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3268;"	d
CAN_F11R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3241;"	d
CAN_F11R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3242;"	d
CAN_F11R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3243;"	d
CAN_F11R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3244;"	d
CAN_F11R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3245;"	d
CAN_F11R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3246;"	d
CAN_F12R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2795;"	d
CAN_F12R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2796;"	d
CAN_F12R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2805;"	d
CAN_F12R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2806;"	d
CAN_F12R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2807;"	d
CAN_F12R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2808;"	d
CAN_F12R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2809;"	d
CAN_F12R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2810;"	d
CAN_F12R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2811;"	d
CAN_F12R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2812;"	d
CAN_F12R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2813;"	d
CAN_F12R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2814;"	d
CAN_F12R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2797;"	d
CAN_F12R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2815;"	d
CAN_F12R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2816;"	d
CAN_F12R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2817;"	d
CAN_F12R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2818;"	d
CAN_F12R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2819;"	d
CAN_F12R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2820;"	d
CAN_F12R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2821;"	d
CAN_F12R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2822;"	d
CAN_F12R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2823;"	d
CAN_F12R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2824;"	d
CAN_F12R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2798;"	d
CAN_F12R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2825;"	d
CAN_F12R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2826;"	d
CAN_F12R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2799;"	d
CAN_F12R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2800;"	d
CAN_F12R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2801;"	d
CAN_F12R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2802;"	d
CAN_F12R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2803;"	d
CAN_F12R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2804;"	d
CAN_F12R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3271;"	d
CAN_F12R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3272;"	d
CAN_F12R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3281;"	d
CAN_F12R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3282;"	d
CAN_F12R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3283;"	d
CAN_F12R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3284;"	d
CAN_F12R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3285;"	d
CAN_F12R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3286;"	d
CAN_F12R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3287;"	d
CAN_F12R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3288;"	d
CAN_F12R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3289;"	d
CAN_F12R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3290;"	d
CAN_F12R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3273;"	d
CAN_F12R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3291;"	d
CAN_F12R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3292;"	d
CAN_F12R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3293;"	d
CAN_F12R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3294;"	d
CAN_F12R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3295;"	d
CAN_F12R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3296;"	d
CAN_F12R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3297;"	d
CAN_F12R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3298;"	d
CAN_F12R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3299;"	d
CAN_F12R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3300;"	d
CAN_F12R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3274;"	d
CAN_F12R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3301;"	d
CAN_F12R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3302;"	d
CAN_F12R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3275;"	d
CAN_F12R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3276;"	d
CAN_F12R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3277;"	d
CAN_F12R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3278;"	d
CAN_F12R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3279;"	d
CAN_F12R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3280;"	d
CAN_F13R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2829;"	d
CAN_F13R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2830;"	d
CAN_F13R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2839;"	d
CAN_F13R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2840;"	d
CAN_F13R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2841;"	d
CAN_F13R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2842;"	d
CAN_F13R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2843;"	d
CAN_F13R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2844;"	d
CAN_F13R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2845;"	d
CAN_F13R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2846;"	d
CAN_F13R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2847;"	d
CAN_F13R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2848;"	d
CAN_F13R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2831;"	d
CAN_F13R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2849;"	d
CAN_F13R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2850;"	d
CAN_F13R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2851;"	d
CAN_F13R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2852;"	d
CAN_F13R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2853;"	d
CAN_F13R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2854;"	d
CAN_F13R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2855;"	d
CAN_F13R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2856;"	d
CAN_F13R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2857;"	d
CAN_F13R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2858;"	d
CAN_F13R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2832;"	d
CAN_F13R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2859;"	d
CAN_F13R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2860;"	d
CAN_F13R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2833;"	d
CAN_F13R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2834;"	d
CAN_F13R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2835;"	d
CAN_F13R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2836;"	d
CAN_F13R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2837;"	d
CAN_F13R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2838;"	d
CAN_F13R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3305;"	d
CAN_F13R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3306;"	d
CAN_F13R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3315;"	d
CAN_F13R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3316;"	d
CAN_F13R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3317;"	d
CAN_F13R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3318;"	d
CAN_F13R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3319;"	d
CAN_F13R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3320;"	d
CAN_F13R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3321;"	d
CAN_F13R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3322;"	d
CAN_F13R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3323;"	d
CAN_F13R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3324;"	d
CAN_F13R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3307;"	d
CAN_F13R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3325;"	d
CAN_F13R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3326;"	d
CAN_F13R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3327;"	d
CAN_F13R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3328;"	d
CAN_F13R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3329;"	d
CAN_F13R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3330;"	d
CAN_F13R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3331;"	d
CAN_F13R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3332;"	d
CAN_F13R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3333;"	d
CAN_F13R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3334;"	d
CAN_F13R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3308;"	d
CAN_F13R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3335;"	d
CAN_F13R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3336;"	d
CAN_F13R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3309;"	d
CAN_F13R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3310;"	d
CAN_F13R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3311;"	d
CAN_F13R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3312;"	d
CAN_F13R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3313;"	d
CAN_F13R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3314;"	d
CAN_F1R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2421;"	d
CAN_F1R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2422;"	d
CAN_F1R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2431;"	d
CAN_F1R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2432;"	d
CAN_F1R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2433;"	d
CAN_F1R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2434;"	d
CAN_F1R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2435;"	d
CAN_F1R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2436;"	d
CAN_F1R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2437;"	d
CAN_F1R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2438;"	d
CAN_F1R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2439;"	d
CAN_F1R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2440;"	d
CAN_F1R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2423;"	d
CAN_F1R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2441;"	d
CAN_F1R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2442;"	d
CAN_F1R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2443;"	d
CAN_F1R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2444;"	d
CAN_F1R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2445;"	d
CAN_F1R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2446;"	d
CAN_F1R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2447;"	d
CAN_F1R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2448;"	d
CAN_F1R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2449;"	d
CAN_F1R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2450;"	d
CAN_F1R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2424;"	d
CAN_F1R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2451;"	d
CAN_F1R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2452;"	d
CAN_F1R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2425;"	d
CAN_F1R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2426;"	d
CAN_F1R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2427;"	d
CAN_F1R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2428;"	d
CAN_F1R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2429;"	d
CAN_F1R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2430;"	d
CAN_F1R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2897;"	d
CAN_F1R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2898;"	d
CAN_F1R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2907;"	d
CAN_F1R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2908;"	d
CAN_F1R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2909;"	d
CAN_F1R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2910;"	d
CAN_F1R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2911;"	d
CAN_F1R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2912;"	d
CAN_F1R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2913;"	d
CAN_F1R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2914;"	d
CAN_F1R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2915;"	d
CAN_F1R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2916;"	d
CAN_F1R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2899;"	d
CAN_F1R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2917;"	d
CAN_F1R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2918;"	d
CAN_F1R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2919;"	d
CAN_F1R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2920;"	d
CAN_F1R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2921;"	d
CAN_F1R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2922;"	d
CAN_F1R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2923;"	d
CAN_F1R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2924;"	d
CAN_F1R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2925;"	d
CAN_F1R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2926;"	d
CAN_F1R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2900;"	d
CAN_F1R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2927;"	d
CAN_F1R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2928;"	d
CAN_F1R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2901;"	d
CAN_F1R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2902;"	d
CAN_F1R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2903;"	d
CAN_F1R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2904;"	d
CAN_F1R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2905;"	d
CAN_F1R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2906;"	d
CAN_F2R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2455;"	d
CAN_F2R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2456;"	d
CAN_F2R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2465;"	d
CAN_F2R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2466;"	d
CAN_F2R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2467;"	d
CAN_F2R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2468;"	d
CAN_F2R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2469;"	d
CAN_F2R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2470;"	d
CAN_F2R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2471;"	d
CAN_F2R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2472;"	d
CAN_F2R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2473;"	d
CAN_F2R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2474;"	d
CAN_F2R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2457;"	d
CAN_F2R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2475;"	d
CAN_F2R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2476;"	d
CAN_F2R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2477;"	d
CAN_F2R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2478;"	d
CAN_F2R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2479;"	d
CAN_F2R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2480;"	d
CAN_F2R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2481;"	d
CAN_F2R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2482;"	d
CAN_F2R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2483;"	d
CAN_F2R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2484;"	d
CAN_F2R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2458;"	d
CAN_F2R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2485;"	d
CAN_F2R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2486;"	d
CAN_F2R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2459;"	d
CAN_F2R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2460;"	d
CAN_F2R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2461;"	d
CAN_F2R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2462;"	d
CAN_F2R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2463;"	d
CAN_F2R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2464;"	d
CAN_F2R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2931;"	d
CAN_F2R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2932;"	d
CAN_F2R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2941;"	d
CAN_F2R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2942;"	d
CAN_F2R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2943;"	d
CAN_F2R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2944;"	d
CAN_F2R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2945;"	d
CAN_F2R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2946;"	d
CAN_F2R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2947;"	d
CAN_F2R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2948;"	d
CAN_F2R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2949;"	d
CAN_F2R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2950;"	d
CAN_F2R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2933;"	d
CAN_F2R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2951;"	d
CAN_F2R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2952;"	d
CAN_F2R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2953;"	d
CAN_F2R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2954;"	d
CAN_F2R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2955;"	d
CAN_F2R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2956;"	d
CAN_F2R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2957;"	d
CAN_F2R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2958;"	d
CAN_F2R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2959;"	d
CAN_F2R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2960;"	d
CAN_F2R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2934;"	d
CAN_F2R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2961;"	d
CAN_F2R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2962;"	d
CAN_F2R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2935;"	d
CAN_F2R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2936;"	d
CAN_F2R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2937;"	d
CAN_F2R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2938;"	d
CAN_F2R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2939;"	d
CAN_F2R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2940;"	d
CAN_F3R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2489;"	d
CAN_F3R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2490;"	d
CAN_F3R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2499;"	d
CAN_F3R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2500;"	d
CAN_F3R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2501;"	d
CAN_F3R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2502;"	d
CAN_F3R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2503;"	d
CAN_F3R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2504;"	d
CAN_F3R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2505;"	d
CAN_F3R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2506;"	d
CAN_F3R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2507;"	d
CAN_F3R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2508;"	d
CAN_F3R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2491;"	d
CAN_F3R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2509;"	d
CAN_F3R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2510;"	d
CAN_F3R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2511;"	d
CAN_F3R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2512;"	d
CAN_F3R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2513;"	d
CAN_F3R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2514;"	d
CAN_F3R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2515;"	d
CAN_F3R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2516;"	d
CAN_F3R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2517;"	d
CAN_F3R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2518;"	d
CAN_F3R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2492;"	d
CAN_F3R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2519;"	d
CAN_F3R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2520;"	d
CAN_F3R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2493;"	d
CAN_F3R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2494;"	d
CAN_F3R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2495;"	d
CAN_F3R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2496;"	d
CAN_F3R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2497;"	d
CAN_F3R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2498;"	d
CAN_F3R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2965;"	d
CAN_F3R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2966;"	d
CAN_F3R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2975;"	d
CAN_F3R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2976;"	d
CAN_F3R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2977;"	d
CAN_F3R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2978;"	d
CAN_F3R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2979;"	d
CAN_F3R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2980;"	d
CAN_F3R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2981;"	d
CAN_F3R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2982;"	d
CAN_F3R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2983;"	d
CAN_F3R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2984;"	d
CAN_F3R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2967;"	d
CAN_F3R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2985;"	d
CAN_F3R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2986;"	d
CAN_F3R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2987;"	d
CAN_F3R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2988;"	d
CAN_F3R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2989;"	d
CAN_F3R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2990;"	d
CAN_F3R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2991;"	d
CAN_F3R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2992;"	d
CAN_F3R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2993;"	d
CAN_F3R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2994;"	d
CAN_F3R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2968;"	d
CAN_F3R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2995;"	d
CAN_F3R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2996;"	d
CAN_F3R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2969;"	d
CAN_F3R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2970;"	d
CAN_F3R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2971;"	d
CAN_F3R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2972;"	d
CAN_F3R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2973;"	d
CAN_F3R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2974;"	d
CAN_F4R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2523;"	d
CAN_F4R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2524;"	d
CAN_F4R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2533;"	d
CAN_F4R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2534;"	d
CAN_F4R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2535;"	d
CAN_F4R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2536;"	d
CAN_F4R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2537;"	d
CAN_F4R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2538;"	d
CAN_F4R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2539;"	d
CAN_F4R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2540;"	d
CAN_F4R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2541;"	d
CAN_F4R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2542;"	d
CAN_F4R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2525;"	d
CAN_F4R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2543;"	d
CAN_F4R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2544;"	d
CAN_F4R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2545;"	d
CAN_F4R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2546;"	d
CAN_F4R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2547;"	d
CAN_F4R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2548;"	d
CAN_F4R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2549;"	d
CAN_F4R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2550;"	d
CAN_F4R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2551;"	d
CAN_F4R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2552;"	d
CAN_F4R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2526;"	d
CAN_F4R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2553;"	d
CAN_F4R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2554;"	d
CAN_F4R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2527;"	d
CAN_F4R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2528;"	d
CAN_F4R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2529;"	d
CAN_F4R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2530;"	d
CAN_F4R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2531;"	d
CAN_F4R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2532;"	d
CAN_F4R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2999;"	d
CAN_F4R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3000;"	d
CAN_F4R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3009;"	d
CAN_F4R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3010;"	d
CAN_F4R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3011;"	d
CAN_F4R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3012;"	d
CAN_F4R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3013;"	d
CAN_F4R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3014;"	d
CAN_F4R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3015;"	d
CAN_F4R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3016;"	d
CAN_F4R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3017;"	d
CAN_F4R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3018;"	d
CAN_F4R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3001;"	d
CAN_F4R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3019;"	d
CAN_F4R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3020;"	d
CAN_F4R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3021;"	d
CAN_F4R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3022;"	d
CAN_F4R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3023;"	d
CAN_F4R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3024;"	d
CAN_F4R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3025;"	d
CAN_F4R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3026;"	d
CAN_F4R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3027;"	d
CAN_F4R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3028;"	d
CAN_F4R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3002;"	d
CAN_F4R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3029;"	d
CAN_F4R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3030;"	d
CAN_F4R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3003;"	d
CAN_F4R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3004;"	d
CAN_F4R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3005;"	d
CAN_F4R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3006;"	d
CAN_F4R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3007;"	d
CAN_F4R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3008;"	d
CAN_F5R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2557;"	d
CAN_F5R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2558;"	d
CAN_F5R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2567;"	d
CAN_F5R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2568;"	d
CAN_F5R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2569;"	d
CAN_F5R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2570;"	d
CAN_F5R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2571;"	d
CAN_F5R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2572;"	d
CAN_F5R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2573;"	d
CAN_F5R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2574;"	d
CAN_F5R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2575;"	d
CAN_F5R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2576;"	d
CAN_F5R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2559;"	d
CAN_F5R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2577;"	d
CAN_F5R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2578;"	d
CAN_F5R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2579;"	d
CAN_F5R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2580;"	d
CAN_F5R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2581;"	d
CAN_F5R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2582;"	d
CAN_F5R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2583;"	d
CAN_F5R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2584;"	d
CAN_F5R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2585;"	d
CAN_F5R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2586;"	d
CAN_F5R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2560;"	d
CAN_F5R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2587;"	d
CAN_F5R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2588;"	d
CAN_F5R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2561;"	d
CAN_F5R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2562;"	d
CAN_F5R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2563;"	d
CAN_F5R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2564;"	d
CAN_F5R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2565;"	d
CAN_F5R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2566;"	d
CAN_F5R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3033;"	d
CAN_F5R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3034;"	d
CAN_F5R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3043;"	d
CAN_F5R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3044;"	d
CAN_F5R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3045;"	d
CAN_F5R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3046;"	d
CAN_F5R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3047;"	d
CAN_F5R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3048;"	d
CAN_F5R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3049;"	d
CAN_F5R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3050;"	d
CAN_F5R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3051;"	d
CAN_F5R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3052;"	d
CAN_F5R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3035;"	d
CAN_F5R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3053;"	d
CAN_F5R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3054;"	d
CAN_F5R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3055;"	d
CAN_F5R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3056;"	d
CAN_F5R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3057;"	d
CAN_F5R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3058;"	d
CAN_F5R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3059;"	d
CAN_F5R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3060;"	d
CAN_F5R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3061;"	d
CAN_F5R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3062;"	d
CAN_F5R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3036;"	d
CAN_F5R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3063;"	d
CAN_F5R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3064;"	d
CAN_F5R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3037;"	d
CAN_F5R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3038;"	d
CAN_F5R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3039;"	d
CAN_F5R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3040;"	d
CAN_F5R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3041;"	d
CAN_F5R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3042;"	d
CAN_F6R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2591;"	d
CAN_F6R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2592;"	d
CAN_F6R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2601;"	d
CAN_F6R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2602;"	d
CAN_F6R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2603;"	d
CAN_F6R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2604;"	d
CAN_F6R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2605;"	d
CAN_F6R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2606;"	d
CAN_F6R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2607;"	d
CAN_F6R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2608;"	d
CAN_F6R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2609;"	d
CAN_F6R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2610;"	d
CAN_F6R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2593;"	d
CAN_F6R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2611;"	d
CAN_F6R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2612;"	d
CAN_F6R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2613;"	d
CAN_F6R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2614;"	d
CAN_F6R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2615;"	d
CAN_F6R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2616;"	d
CAN_F6R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2617;"	d
CAN_F6R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2618;"	d
CAN_F6R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2619;"	d
CAN_F6R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2620;"	d
CAN_F6R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2594;"	d
CAN_F6R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2621;"	d
CAN_F6R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2622;"	d
CAN_F6R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2595;"	d
CAN_F6R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2596;"	d
CAN_F6R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2597;"	d
CAN_F6R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2598;"	d
CAN_F6R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2599;"	d
CAN_F6R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2600;"	d
CAN_F6R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3067;"	d
CAN_F6R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3068;"	d
CAN_F6R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3077;"	d
CAN_F6R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3078;"	d
CAN_F6R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3079;"	d
CAN_F6R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3080;"	d
CAN_F6R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3081;"	d
CAN_F6R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3082;"	d
CAN_F6R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3083;"	d
CAN_F6R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3084;"	d
CAN_F6R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3085;"	d
CAN_F6R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3086;"	d
CAN_F6R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3069;"	d
CAN_F6R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3087;"	d
CAN_F6R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3088;"	d
CAN_F6R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3089;"	d
CAN_F6R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3090;"	d
CAN_F6R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3091;"	d
CAN_F6R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3092;"	d
CAN_F6R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3093;"	d
CAN_F6R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3094;"	d
CAN_F6R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3095;"	d
CAN_F6R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3096;"	d
CAN_F6R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3070;"	d
CAN_F6R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3097;"	d
CAN_F6R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3098;"	d
CAN_F6R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3071;"	d
CAN_F6R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3072;"	d
CAN_F6R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3073;"	d
CAN_F6R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3074;"	d
CAN_F6R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3075;"	d
CAN_F6R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3076;"	d
CAN_F7R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2625;"	d
CAN_F7R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2626;"	d
CAN_F7R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2635;"	d
CAN_F7R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2636;"	d
CAN_F7R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2637;"	d
CAN_F7R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2638;"	d
CAN_F7R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2639;"	d
CAN_F7R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2640;"	d
CAN_F7R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2641;"	d
CAN_F7R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2642;"	d
CAN_F7R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2643;"	d
CAN_F7R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2644;"	d
CAN_F7R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2627;"	d
CAN_F7R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2645;"	d
CAN_F7R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2646;"	d
CAN_F7R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2647;"	d
CAN_F7R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2648;"	d
CAN_F7R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2649;"	d
CAN_F7R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2650;"	d
CAN_F7R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2651;"	d
CAN_F7R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2652;"	d
CAN_F7R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2653;"	d
CAN_F7R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2654;"	d
CAN_F7R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2628;"	d
CAN_F7R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2655;"	d
CAN_F7R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2656;"	d
CAN_F7R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2629;"	d
CAN_F7R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2630;"	d
CAN_F7R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2631;"	d
CAN_F7R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2632;"	d
CAN_F7R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2633;"	d
CAN_F7R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2634;"	d
CAN_F7R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3101;"	d
CAN_F7R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3102;"	d
CAN_F7R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3111;"	d
CAN_F7R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3112;"	d
CAN_F7R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3113;"	d
CAN_F7R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3114;"	d
CAN_F7R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3115;"	d
CAN_F7R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3116;"	d
CAN_F7R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3117;"	d
CAN_F7R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3118;"	d
CAN_F7R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3119;"	d
CAN_F7R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3120;"	d
CAN_F7R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3103;"	d
CAN_F7R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3121;"	d
CAN_F7R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3122;"	d
CAN_F7R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3123;"	d
CAN_F7R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3124;"	d
CAN_F7R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3125;"	d
CAN_F7R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3126;"	d
CAN_F7R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3127;"	d
CAN_F7R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3128;"	d
CAN_F7R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3129;"	d
CAN_F7R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3130;"	d
CAN_F7R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3104;"	d
CAN_F7R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3131;"	d
CAN_F7R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3132;"	d
CAN_F7R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3105;"	d
CAN_F7R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3106;"	d
CAN_F7R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3107;"	d
CAN_F7R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3108;"	d
CAN_F7R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3109;"	d
CAN_F7R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3110;"	d
CAN_F8R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2659;"	d
CAN_F8R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2660;"	d
CAN_F8R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2669;"	d
CAN_F8R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2670;"	d
CAN_F8R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2671;"	d
CAN_F8R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2672;"	d
CAN_F8R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2673;"	d
CAN_F8R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2674;"	d
CAN_F8R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2675;"	d
CAN_F8R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2676;"	d
CAN_F8R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2677;"	d
CAN_F8R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2678;"	d
CAN_F8R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2661;"	d
CAN_F8R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2679;"	d
CAN_F8R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2680;"	d
CAN_F8R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2681;"	d
CAN_F8R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2682;"	d
CAN_F8R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2683;"	d
CAN_F8R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2684;"	d
CAN_F8R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2685;"	d
CAN_F8R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2686;"	d
CAN_F8R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2687;"	d
CAN_F8R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2688;"	d
CAN_F8R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2662;"	d
CAN_F8R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2689;"	d
CAN_F8R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2690;"	d
CAN_F8R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2663;"	d
CAN_F8R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2664;"	d
CAN_F8R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2665;"	d
CAN_F8R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2666;"	d
CAN_F8R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2667;"	d
CAN_F8R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2668;"	d
CAN_F8R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3135;"	d
CAN_F8R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3136;"	d
CAN_F8R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3145;"	d
CAN_F8R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3146;"	d
CAN_F8R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3147;"	d
CAN_F8R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3148;"	d
CAN_F8R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3149;"	d
CAN_F8R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3150;"	d
CAN_F8R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3151;"	d
CAN_F8R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3152;"	d
CAN_F8R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3153;"	d
CAN_F8R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3154;"	d
CAN_F8R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3137;"	d
CAN_F8R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3155;"	d
CAN_F8R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3156;"	d
CAN_F8R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3157;"	d
CAN_F8R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3158;"	d
CAN_F8R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3159;"	d
CAN_F8R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3160;"	d
CAN_F8R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3161;"	d
CAN_F8R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3162;"	d
CAN_F8R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3163;"	d
CAN_F8R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3164;"	d
CAN_F8R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3138;"	d
CAN_F8R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3165;"	d
CAN_F8R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3166;"	d
CAN_F8R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3139;"	d
CAN_F8R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3140;"	d
CAN_F8R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3141;"	d
CAN_F8R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3142;"	d
CAN_F8R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3143;"	d
CAN_F8R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3144;"	d
CAN_F9R1_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2693;"	d
CAN_F9R1_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2694;"	d
CAN_F9R1_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2703;"	d
CAN_F9R1_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2704;"	d
CAN_F9R1_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2705;"	d
CAN_F9R1_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2706;"	d
CAN_F9R1_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2707;"	d
CAN_F9R1_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2708;"	d
CAN_F9R1_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2709;"	d
CAN_F9R1_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2710;"	d
CAN_F9R1_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2711;"	d
CAN_F9R1_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2712;"	d
CAN_F9R1_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2695;"	d
CAN_F9R1_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2713;"	d
CAN_F9R1_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2714;"	d
CAN_F9R1_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2715;"	d
CAN_F9R1_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2716;"	d
CAN_F9R1_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2717;"	d
CAN_F9R1_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2718;"	d
CAN_F9R1_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2719;"	d
CAN_F9R1_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2720;"	d
CAN_F9R1_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2721;"	d
CAN_F9R1_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2722;"	d
CAN_F9R1_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2696;"	d
CAN_F9R1_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2723;"	d
CAN_F9R1_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2724;"	d
CAN_F9R1_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2697;"	d
CAN_F9R1_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2698;"	d
CAN_F9R1_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2699;"	d
CAN_F9R1_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2700;"	d
CAN_F9R1_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2701;"	d
CAN_F9R1_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2702;"	d
CAN_F9R2_FB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3169;"	d
CAN_F9R2_FB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3170;"	d
CAN_F9R2_FB10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3179;"	d
CAN_F9R2_FB11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3180;"	d
CAN_F9R2_FB12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3181;"	d
CAN_F9R2_FB13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3182;"	d
CAN_F9R2_FB14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3183;"	d
CAN_F9R2_FB15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3184;"	d
CAN_F9R2_FB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3185;"	d
CAN_F9R2_FB17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3186;"	d
CAN_F9R2_FB18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3187;"	d
CAN_F9R2_FB19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3188;"	d
CAN_F9R2_FB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3171;"	d
CAN_F9R2_FB20	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3189;"	d
CAN_F9R2_FB21	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3190;"	d
CAN_F9R2_FB22	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3191;"	d
CAN_F9R2_FB23	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3192;"	d
CAN_F9R2_FB24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3193;"	d
CAN_F9R2_FB25	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3194;"	d
CAN_F9R2_FB26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3195;"	d
CAN_F9R2_FB27	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3196;"	d
CAN_F9R2_FB28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3197;"	d
CAN_F9R2_FB29	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3198;"	d
CAN_F9R2_FB3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3172;"	d
CAN_F9R2_FB30	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3199;"	d
CAN_F9R2_FB31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3200;"	d
CAN_F9R2_FB4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3173;"	d
CAN_F9R2_FB5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3174;"	d
CAN_F9R2_FB6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3175;"	d
CAN_F9R2_FB7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3176;"	d
CAN_F9R2_FB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3177;"	d
CAN_F9R2_FB9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3178;"	d
CAN_FA1R_FACT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2370;"	d
CAN_FA1R_FACT0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2371;"	d
CAN_FA1R_FACT1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2372;"	d
CAN_FA1R_FACT10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2381;"	d
CAN_FA1R_FACT11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2382;"	d
CAN_FA1R_FACT12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2383;"	d
CAN_FA1R_FACT13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2384;"	d
CAN_FA1R_FACT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2373;"	d
CAN_FA1R_FACT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2374;"	d
CAN_FA1R_FACT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2375;"	d
CAN_FA1R_FACT5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2376;"	d
CAN_FA1R_FACT6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2377;"	d
CAN_FA1R_FACT7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2378;"	d
CAN_FA1R_FACT8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2379;"	d
CAN_FA1R_FACT9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2380;"	d
CAN_FFA1R_FFA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2353;"	d
CAN_FFA1R_FFA0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2354;"	d
CAN_FFA1R_FFA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2355;"	d
CAN_FFA1R_FFA10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2364;"	d
CAN_FFA1R_FFA11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2365;"	d
CAN_FFA1R_FFA12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2366;"	d
CAN_FFA1R_FFA13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2367;"	d
CAN_FFA1R_FFA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2356;"	d
CAN_FFA1R_FFA3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2357;"	d
CAN_FFA1R_FFA4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2358;"	d
CAN_FFA1R_FFA5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2359;"	d
CAN_FFA1R_FFA6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2360;"	d
CAN_FFA1R_FFA7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2361;"	d
CAN_FFA1R_FFA8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2362;"	d
CAN_FFA1R_FFA9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2363;"	d
CAN_FIFOMailBox_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} CAN_FIFOMailBox_TypeDef;$/;"	t	typeref:struct:__anon253
CAN_FM1R_FBM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2319;"	d
CAN_FM1R_FBM0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2320;"	d
CAN_FM1R_FBM1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2321;"	d
CAN_FM1R_FBM10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2330;"	d
CAN_FM1R_FBM11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2331;"	d
CAN_FM1R_FBM12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2332;"	d
CAN_FM1R_FBM13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2333;"	d
CAN_FM1R_FBM2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2322;"	d
CAN_FM1R_FBM3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2323;"	d
CAN_FM1R_FBM4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2324;"	d
CAN_FM1R_FBM5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2325;"	d
CAN_FM1R_FBM6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2326;"	d
CAN_FM1R_FBM7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2327;"	d
CAN_FM1R_FBM8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2328;"	d
CAN_FM1R_FBM9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2329;"	d
CAN_FMR_FINIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2316;"	d
CAN_FS1R_FSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2336;"	d
CAN_FS1R_FSC0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2337;"	d
CAN_FS1R_FSC1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2338;"	d
CAN_FS1R_FSC10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2347;"	d
CAN_FS1R_FSC11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2348;"	d
CAN_FS1R_FSC12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2349;"	d
CAN_FS1R_FSC13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2350;"	d
CAN_FS1R_FSC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2339;"	d
CAN_FS1R_FSC3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2340;"	d
CAN_FS1R_FSC4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2341;"	d
CAN_FS1R_FSC5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2342;"	d
CAN_FS1R_FSC6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2343;"	d
CAN_FS1R_FSC7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2344;"	d
CAN_FS1R_FSC8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2345;"	d
CAN_FS1R_FSC9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2346;"	d
CAN_FilterRegister_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} CAN_FilterRegister_TypeDef;$/;"	t	typeref:struct:__anon254
CAN_IER_BOFIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2168;"	d
CAN_IER_EPVIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2167;"	d
CAN_IER_ERRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2170;"	d
CAN_IER_EWGIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2166;"	d
CAN_IER_FFIE0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2161;"	d
CAN_IER_FFIE1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2164;"	d
CAN_IER_FMPIE0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2160;"	d
CAN_IER_FMPIE1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2163;"	d
CAN_IER_FOVIE0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2162;"	d
CAN_IER_FOVIE1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2165;"	d
CAN_IER_LECIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2169;"	d
CAN_IER_SLKIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2172;"	d
CAN_IER_TMEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2159;"	d
CAN_IER_WKUIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2171;"	d
CAN_MCR_ABOM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2103;"	d
CAN_MCR_AWUM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2102;"	d
CAN_MCR_INRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2097;"	d
CAN_MCR_NART	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2101;"	d
CAN_MCR_RESET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2105;"	d
CAN_MCR_RFLM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2100;"	d
CAN_MCR_SLEEP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2098;"	d
CAN_MCR_TTCM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2104;"	d
CAN_MCR_TXFP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2099;"	d
CAN_MSR_ERRI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2110;"	d
CAN_MSR_INAK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2108;"	d
CAN_MSR_RX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2116;"	d
CAN_MSR_RXM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2114;"	d
CAN_MSR_SAMP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2115;"	d
CAN_MSR_SLAK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2109;"	d
CAN_MSR_SLAKI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2112;"	d
CAN_MSR_TXM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2113;"	d
CAN_MSR_WKUI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2111;"	d
CAN_RDH0R_DATA4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2286;"	d
CAN_RDH0R_DATA5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2287;"	d
CAN_RDH0R_DATA6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2288;"	d
CAN_RDH0R_DATA7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2289;"	d
CAN_RDH1R_DATA4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2309;"	d
CAN_RDH1R_DATA5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2310;"	d
CAN_RDH1R_DATA6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2311;"	d
CAN_RDH1R_DATA7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2312;"	d
CAN_RDL0R_DATA0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2280;"	d
CAN_RDL0R_DATA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2281;"	d
CAN_RDL0R_DATA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2282;"	d
CAN_RDL0R_DATA3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2283;"	d
CAN_RDL1R_DATA0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2303;"	d
CAN_RDL1R_DATA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2304;"	d
CAN_RDL1R_DATA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2305;"	d
CAN_RDL1R_DATA3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2306;"	d
CAN_RDT0R_DLC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2275;"	d
CAN_RDT0R_FMI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2276;"	d
CAN_RDT0R_TIME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2277;"	d
CAN_RDT1R_DLC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2298;"	d
CAN_RDT1R_FMI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2299;"	d
CAN_RDT1R_TIME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2300;"	d
CAN_RF0R_FMP0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2147;"	d
CAN_RF0R_FOVR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2149;"	d
CAN_RF0R_FULL0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2148;"	d
CAN_RF0R_RFOM0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2150;"	d
CAN_RF1R_FMP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2153;"	d
CAN_RF1R_FOVR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2155;"	d
CAN_RF1R_FULL1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2154;"	d
CAN_RF1R_RFOM1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2156;"	d
CAN_RI0R_EXID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2271;"	d
CAN_RI0R_IDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2270;"	d
CAN_RI0R_RTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2269;"	d
CAN_RI0R_STID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2272;"	d
CAN_RI1R_EXID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2294;"	d
CAN_RI1R_IDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2293;"	d
CAN_RI1R_RTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2292;"	d
CAN_RI1R_STID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2295;"	d
CAN_TDH0R_DATA4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2215;"	d
CAN_TDH0R_DATA5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2216;"	d
CAN_TDH0R_DATA6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2217;"	d
CAN_TDH0R_DATA7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2218;"	d
CAN_TDH1R_DATA4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2239;"	d
CAN_TDH1R_DATA5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2240;"	d
CAN_TDH1R_DATA6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2241;"	d
CAN_TDH1R_DATA7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2242;"	d
CAN_TDH2R_DATA4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2263;"	d
CAN_TDH2R_DATA5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2264;"	d
CAN_TDH2R_DATA6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2265;"	d
CAN_TDH2R_DATA7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2266;"	d
CAN_TDL0R_DATA0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2209;"	d
CAN_TDL0R_DATA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2210;"	d
CAN_TDL0R_DATA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2211;"	d
CAN_TDL0R_DATA3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2212;"	d
CAN_TDL1R_DATA0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2233;"	d
CAN_TDL1R_DATA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2234;"	d
CAN_TDL1R_DATA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2235;"	d
CAN_TDL1R_DATA3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2236;"	d
CAN_TDL2R_DATA0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2257;"	d
CAN_TDL2R_DATA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2258;"	d
CAN_TDL2R_DATA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2259;"	d
CAN_TDL2R_DATA3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2260;"	d
CAN_TDT0R_DLC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2204;"	d
CAN_TDT0R_TGT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2205;"	d
CAN_TDT0R_TIME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2206;"	d
CAN_TDT1R_DLC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2228;"	d
CAN_TDT1R_TGT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2229;"	d
CAN_TDT1R_TIME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2230;"	d
CAN_TDT2R_DLC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2252;"	d
CAN_TDT2R_TGT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2253;"	d
CAN_TDT2R_TIME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2254;"	d
CAN_TI0R_EXID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2200;"	d
CAN_TI0R_IDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2199;"	d
CAN_TI0R_RTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2198;"	d
CAN_TI0R_STID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2201;"	d
CAN_TI0R_TXRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2197;"	d
CAN_TI1R_EXID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2224;"	d
CAN_TI1R_IDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2223;"	d
CAN_TI1R_RTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2222;"	d
CAN_TI1R_STID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2225;"	d
CAN_TI1R_TXRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2221;"	d
CAN_TI2R_EXID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2248;"	d
CAN_TI2R_IDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2247;"	d
CAN_TI2R_RTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2246;"	d
CAN_TI2R_STID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2249;"	d
CAN_TI2R_TXRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2245;"	d
CAN_TSR_ABRQ0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2123;"	d
CAN_TSR_ABRQ1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2128;"	d
CAN_TSR_ABRQ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2133;"	d
CAN_TSR_ALST0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2121;"	d
CAN_TSR_ALST1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2126;"	d
CAN_TSR_ALST2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2131;"	d
CAN_TSR_CODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2134;"	d
CAN_TSR_LOW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2141;"	d
CAN_TSR_LOW0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2142;"	d
CAN_TSR_LOW1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2143;"	d
CAN_TSR_LOW2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2144;"	d
CAN_TSR_RQCP0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2119;"	d
CAN_TSR_RQCP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2124;"	d
CAN_TSR_RQCP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2129;"	d
CAN_TSR_TERR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2122;"	d
CAN_TSR_TERR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2127;"	d
CAN_TSR_TERR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2132;"	d
CAN_TSR_TME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2136;"	d
CAN_TSR_TME0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2137;"	d
CAN_TSR_TME1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2138;"	d
CAN_TSR_TME2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2139;"	d
CAN_TSR_TXOK0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2120;"	d
CAN_TSR_TXOK1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2125;"	d
CAN_TSR_TXOK2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	2130;"	d
CAN_TxMailBox_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} CAN_TxMailBox_TypeDef;$/;"	t	typeref:struct:__anon252
CAN_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} CAN_TypeDef;$/;"	t	typeref:struct:__anon255
CCER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CCER;        \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon290
CCMDATARAM_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1435;"	d
CCMDATARAM_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1450;"	d
CCMR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CCMR1;       \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon290
CCMR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CCMR2;       \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon290
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CCR;        \/*!< I2C Clock control register, Address offset: 0x1C *\/$/;"	m	struct:__anon279
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CCR;    \/*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 *\/$/;"	m	struct:__anon251
CCR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/$/;"	m	struct:__anon290
CCR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/$/;"	m	struct:__anon290
CCR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon290
CCR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon290
CDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CDR;    \/*!< ADC common regular data register for dual$/;"	m	struct:__anon251
CDSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CDSR;         \/*!< LTDC Current Display Status Register,                       Address offset: 0x48 *\/$/;"	m	struct:__anon281
CFBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CFBAR;         \/*!< LTDC Layerx Color Frame Buffer Address Register               Address offset: 0xAC *\/$/;"	m	struct:__anon282
CFBLNR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CFBLNR;        \/*!< LTDC Layerx ColorFrame Buffer Line Number Register            Address offset: 0xB4 *\/$/;"	m	struct:__anon282
CFBLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CFBLR;         \/*!< LTDC Layerx Color Frame Buffer Length Register                Address offset: 0xB0 *\/$/;"	m	struct:__anon282
CFGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CFGR;          \/*!< RCC clock configuration register,                            Address offset: 0x08 *\/$/;"	m	struct:__anon284
CFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon292
CIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CIR;           \/*!< RCC clock interrupt register,                                Address offset: 0x0C *\/$/;"	m	struct:__anon284
CKCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CKCR;          \/*!< LTDC Layerx Color Keying Configuration Register               Address offset: 0x90 *\/$/;"	m	struct:__anon282
CLEAR_BIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9123;"	d
CLEAR_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9127;"	d
CLKCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CLKCR;          \/*!< SDI clock control register,     Address offset: 0x04 *\/$/;"	m	struct:__anon288
CLRFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CLRFR;    \/*!< SAI block x clear flag register,          Address offset: 0x1C *\/$/;"	m	struct:__anon287
CLUTWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CLUTWR;         \/*!< LTDC Layerx CLUT Write Register                               Address offset: 0x144 *\/$/;"	m	struct:__anon282
CMD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CMD;            \/*!< SDIO command register,          Address offset: 0x0C *\/$/;"	m	struct:__anon288
CMPCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CMPCR;        \/*!< SYSCFG Compensation cell control register,         Address offset: 0x20      *\/$/;"	m	struct:__anon278
CNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon290
CPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CPSR;          \/*!< LTDC Current Position Status Register,               Address offset: 0x44 *\/$/;"	m	struct:__anon281
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;               \/*!< HASH control register,          Address offset: 0x00        *\/$/;"	m	struct:__anon294
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;            \/*!< DMA2D Control Register,                         Address offset: 0x00 *\/$/;"	m	struct:__anon262
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;            \/*!< LTDC Layerx Control Register                                  Address offset: 0x84 *\/$/;"	m	struct:__anon282
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;            \/*!< RCC clock control register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon284
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;         \/*!< CRC Control register,          Address offset: 0x08 *\/$/;"	m	struct:__anon256
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;         \/*!< CRYP control register,                                    Address offset: 0x00 *\/$/;"	m	struct:__anon293
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;       \/*!< DAC control register,                                    Address offset: 0x00 *\/$/;"	m	struct:__anon257
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;       \/*!< DCMI control register 1,                       Address offset: 0x00 *\/$/;"	m	struct:__anon259
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;       \/*!< FLASH control register,          Address offset: 0x10 *\/$/;"	m	struct:__anon265
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;      \/*!< Debug MCU configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon258
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;      \/*!< RTC control register,                                     Address offset: 0x08 *\/$/;"	m	struct:__anon285
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;     \/*!< DMA stream x configuration register      *\/$/;"	m	struct:__anon260
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon283
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon292
CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR;  \/*!< RNG control register, Address offset: 0x00 *\/$/;"	m	struct:__anon296
CR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR1;         \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon290
CR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR1;        \/*!< I2C Control register 1,     Address offset: 0x00 *\/$/;"	m	struct:__anon279
CR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR1;        \/*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 *\/$/;"	m	struct:__anon289
CR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR1;        \/*!< USART Control register 1,                Address offset: 0x0C *\/$/;"	m	struct:__anon291
CR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR1;      \/*!< SAI block x configuration register 1,     Address offset: 0x04 *\/$/;"	m	struct:__anon287
CR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR1;    \/*!< ADC control register 1,                      Address offset: 0x04 *\/      $/;"	m	struct:__anon250
CR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR2;         \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon290
CR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR2;        \/*!< I2C Control register 2,     Address offset: 0x04 *\/$/;"	m	struct:__anon279
CR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR2;        \/*!< SPI control register 2,                             Address offset: 0x04 *\/$/;"	m	struct:__anon289
CR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR2;        \/*!< USART Control register 2,                Address offset: 0x10 *\/$/;"	m	struct:__anon291
CR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR2;      \/*!< SAI block x configuration register 2,     Address offset: 0x08 *\/$/;"	m	struct:__anon287
CR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CR2;    \/*!< ADC control register 2,                      Address offset: 0x08 *\/$/;"	m	struct:__anon250
CR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CR3;        \/*!< USART Control register 3,                Address offset: 0x14 *\/$/;"	m	struct:__anon291
CRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1665;"	d
CRCPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t CRCPR;      \/*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 *\/$/;"	m	struct:__anon289
CRC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1537;"	d
CRC_CR_RESET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3352;"	d
CRC_DR_DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3344;"	d
CRC_IDR_IDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3348;"	d
CRC_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon256
CRYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1689;"	d
CRYP_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1567;"	d
CRYP_CR_ALGODIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3360;"	d
CRYP_CR_ALGOMODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3362;"	d
CRYP_CR_ALGOMODE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3363;"	d
CRYP_CR_ALGOMODE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3364;"	d
CRYP_CR_ALGOMODE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3365;"	d
CRYP_CR_ALGOMODE_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3387;"	d
CRYP_CR_ALGOMODE_AES_CBC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3371;"	d
CRYP_CR_ALGOMODE_AES_CTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3372;"	d
CRYP_CR_ALGOMODE_AES_ECB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3370;"	d
CRYP_CR_ALGOMODE_AES_KEY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3373;"	d
CRYP_CR_ALGOMODE_DES_CBC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3369;"	d
CRYP_CR_ALGOMODE_DES_ECB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3368;"	d
CRYP_CR_ALGOMODE_TDES_CBC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3367;"	d
CRYP_CR_ALGOMODE_TDES_ECB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3366;"	d
CRYP_CR_CRYPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3382;"	d
CRYP_CR_DATATYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3375;"	d
CRYP_CR_DATATYPE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3376;"	d
CRYP_CR_DATATYPE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3377;"	d
CRYP_CR_FFLUSH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3381;"	d
CRYP_CR_GCM_CCMPH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3384;"	d
CRYP_CR_GCM_CCMPH_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3385;"	d
CRYP_CR_GCM_CCMPH_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3386;"	d
CRYP_CR_KEYSIZE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3378;"	d
CRYP_CR_KEYSIZE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3379;"	d
CRYP_CR_KEYSIZE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3380;"	d
CRYP_DMACR_DIEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3396;"	d
CRYP_DMACR_DOEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3397;"	d
CRYP_IMSCR_INIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3399;"	d
CRYP_IMSCR_OUTIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3400;"	d
CRYP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CRYP_IRQn                   = 79,     \/*!< CRYP crypto global interrupt                                      *\/$/;"	e	enum:IRQn
CRYP_MISR_INMIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3405;"	d
CRYP_MISR_OUTMIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3406;"	d
CRYP_RISR_INRIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3403;"	d
CRYP_RISR_OUTRIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3402;"	d
CRYP_SR_BUSY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3394;"	d
CRYP_SR_IFEM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3390;"	d
CRYP_SR_IFNF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3391;"	d
CRYP_SR_OFFU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3393;"	d
CRYP_SR_OFNE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3392;"	d
CRYP_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} CRYP_TypeDef;$/;"	t	typeref:struct:__anon293
CSGCM0R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM0R;    \/*!< CRYP GCM\/GMAC context swap register 0,                    Address offset: 0x70 *\/$/;"	m	struct:__anon293
CSGCM1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM1R;    \/*!< CRYP GCM\/GMAC context swap register 1,                    Address offset: 0x74 *\/$/;"	m	struct:__anon293
CSGCM2R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM2R;    \/*!< CRYP GCM\/GMAC context swap register 2,                    Address offset: 0x78 *\/$/;"	m	struct:__anon293
CSGCM3R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM3R;    \/*!< CRYP GCM\/GMAC context swap register 3,                    Address offset: 0x7C *\/$/;"	m	struct:__anon293
CSGCM4R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM4R;    \/*!< CRYP GCM\/GMAC context swap register 4,                    Address offset: 0x80 *\/$/;"	m	struct:__anon293
CSGCM5R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM5R;    \/*!< CRYP GCM\/GMAC context swap register 5,                    Address offset: 0x84 *\/$/;"	m	struct:__anon293
CSGCM6R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM6R;    \/*!< CRYP GCM\/GMAC context swap register 6,                    Address offset: 0x88 *\/$/;"	m	struct:__anon293
CSGCM7R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCM7R;    \/*!< CRYP GCM\/GMAC context swap register 7,                    Address offset: 0x8C *\/$/;"	m	struct:__anon293
CSGCMCCM0R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM0R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 0,        Address offset: 0x50 *\/$/;"	m	struct:__anon293
CSGCMCCM1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM1R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 1,        Address offset: 0x54 *\/$/;"	m	struct:__anon293
CSGCMCCM2R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM2R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 2,        Address offset: 0x58 *\/$/;"	m	struct:__anon293
CSGCMCCM3R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM3R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 3,        Address offset: 0x5C *\/$/;"	m	struct:__anon293
CSGCMCCM4R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM4R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 4,        Address offset: 0x60 *\/$/;"	m	struct:__anon293
CSGCMCCM5R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM5R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 5,        Address offset: 0x64 *\/$/;"	m	struct:__anon293
CSGCMCCM6R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM6R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 6,        Address offset: 0x68 *\/$/;"	m	struct:__anon293
CSGCMCCM7R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSGCMCCM7R; \/*!< CRYP GCM\/GMAC or CCM\/CMAC context swap register 7,        Address offset: 0x6C *\/$/;"	m	struct:__anon293
CSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSR;           \/*!< RCC clock control & status register,                         Address offset: 0x74 *\/$/;"	m	struct:__anon284
CSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSR;    \/*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 *\/$/;"	m	struct:__anon251
CSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon283
CSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CSR[54];          \/*!< HASH context swap registers,    Address offset: 0x0F8-0x1CC *\/$/;"	m	struct:__anon294
CWSIZER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CWSIZER;  \/*!< DCMI crop window size,                         Address offset: 0x24 *\/$/;"	m	struct:__anon259
CWSTRTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t CWSTRTR;  \/*!< DCMI crop window start,                        Address offset: 0x20 *\/$/;"	m	struct:__anon259
DAC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1627;"	d
DAC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1495;"	d
DAC_CR_BOFF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3415;"	d
DAC_CR_BOFF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3435;"	d
DAC_CR_DMAEN1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3433;"	d
DAC_CR_DMAEN2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3453;"	d
DAC_CR_EN1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3414;"	d
DAC_CR_EN2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3434;"	d
DAC_CR_MAMP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3427;"	d
DAC_CR_MAMP1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3428;"	d
DAC_CR_MAMP1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3429;"	d
DAC_CR_MAMP1_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3430;"	d
DAC_CR_MAMP1_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3431;"	d
DAC_CR_MAMP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3447;"	d
DAC_CR_MAMP2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3448;"	d
DAC_CR_MAMP2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3449;"	d
DAC_CR_MAMP2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3450;"	d
DAC_CR_MAMP2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3451;"	d
DAC_CR_TEN1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3416;"	d
DAC_CR_TEN2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3436;"	d
DAC_CR_TSEL1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3418;"	d
DAC_CR_TSEL1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3419;"	d
DAC_CR_TSEL1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3420;"	d
DAC_CR_TSEL1_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3421;"	d
DAC_CR_TSEL2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3438;"	d
DAC_CR_TSEL2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3439;"	d
DAC_CR_TSEL2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3440;"	d
DAC_CR_TSEL2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3441;"	d
DAC_CR_WAVE1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3423;"	d
DAC_CR_WAVE1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3424;"	d
DAC_CR_WAVE1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3425;"	d
DAC_CR_WAVE2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3443;"	d
DAC_CR_WAVE2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3444;"	d
DAC_CR_WAVE2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3445;"	d
DAC_DHR12L1_DACC1DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3463;"	d
DAC_DHR12L2_DACC2DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3472;"	d
DAC_DHR12LD_DACC1DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3482;"	d
DAC_DHR12LD_DACC2DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3483;"	d
DAC_DHR12R1_DACC1DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3460;"	d
DAC_DHR12R2_DACC2DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3469;"	d
DAC_DHR12RD_DACC1DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3478;"	d
DAC_DHR12RD_DACC2DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3479;"	d
DAC_DHR8R1_DACC1DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3466;"	d
DAC_DHR8R2_DACC2DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3475;"	d
DAC_DHR8RD_DACC1DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3486;"	d
DAC_DHR8RD_DACC2DHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3487;"	d
DAC_DOR1_DACC1DOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3490;"	d
DAC_DOR2_DACC2DOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3493;"	d
DAC_SR_DMAUDR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3496;"	d
DAC_SR_DMAUDR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3497;"	d
DAC_SWTRIGR_SWTRIG1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3456;"	d
DAC_SWTRIGR_SWTRIG2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3457;"	d
DAC_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon257
DBGMCU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1711;"	d
DBGMCU_APB1_FZ_DBG_CAN1_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8660;"	d
DBGMCU_APB1_FZ_DBG_CAN2_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8661;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8657;"	d
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8658;"	d
DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8659;"	d
DBGMCU_APB1_FZ_DBG_IWDEG_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8663;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8656;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8654;"	d
DBGMCU_APB1_FZ_DBG_TIM10_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8669;"	d
DBGMCU_APB1_FZ_DBG_TIM11_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8670;"	d
DBGMCU_APB1_FZ_DBG_TIM12_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8651;"	d
DBGMCU_APB1_FZ_DBG_TIM13_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8652;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8653;"	d
DBGMCU_APB1_FZ_DBG_TIM1_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8666;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8645;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8646;"	d
DBGMCU_APB1_FZ_DBG_TIM4_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8647;"	d
DBGMCU_APB1_FZ_DBG_TIM5_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8648;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8649;"	d
DBGMCU_APB1_FZ_DBG_TIM7_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8650;"	d
DBGMCU_APB1_FZ_DBG_TIM8_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8667;"	d
DBGMCU_APB1_FZ_DBG_TIM9_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8668;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8655;"	d
DBGMCU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1592;"	d
DBGMCU_CR_DBG_SLEEP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8635;"	d
DBGMCU_CR_DBG_STANDBY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8637;"	d
DBGMCU_CR_DBG_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8636;"	d
DBGMCU_CR_TRACE_IOEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8638;"	d
DBGMCU_CR_TRACE_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8640;"	d
DBGMCU_CR_TRACE_MODE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8641;"	d
DBGMCU_CR_TRACE_MODE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8642;"	d
DBGMCU_IDCODE_DEV_ID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8631;"	d
DBGMCU_IDCODE_REV_ID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8632;"	d
DBGMCU_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon258
DCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DCCR;          \/*!< LTDC Layerx Default Color Configuration Register              Address offset: 0x9C *\/$/;"	m	struct:__anon282
DCKCFGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DCKCFGR;       \/*!< RCC Dedicated Clocks configuration register,                 Address offset: 0x8C *\/$/;"	m	struct:__anon284
DCMI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1688;"	d
DCMI_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1566;"	d
DCMI_CR_CAPTURE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3511;"	d
DCMI_CR_CM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3512;"	d
DCMI_CR_CRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3523;"	d
DCMI_CR_CROP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3513;"	d
DCMI_CR_EDM_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3521;"	d
DCMI_CR_EDM_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3522;"	d
DCMI_CR_ENABLE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3524;"	d
DCMI_CR_ESS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3515;"	d
DCMI_CR_FCRC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3519;"	d
DCMI_CR_FCRC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3520;"	d
DCMI_CR_HSPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3517;"	d
DCMI_CR_JPEG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3514;"	d
DCMI_CR_PCKPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3516;"	d
DCMI_CR_VSPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3518;"	d
DCMI_ICR_ERR_ISC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3555;"	d
DCMI_ICR_FRAME_ISC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3553;"	d
DCMI_ICR_LINE_ISC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3557;"	d
DCMI_ICR_OVF_ISC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3554;"	d
DCMI_ICR_VSYNC_ISC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3556;"	d
DCMI_IER_ERR_IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3541;"	d
DCMI_IER_FRAME_IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3539;"	d
DCMI_IER_LINE_IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3543;"	d
DCMI_IER_OVF_IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3540;"	d
DCMI_IER_VSYNC_IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3542;"	d
DCMI_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DCMI_IRQn                   = 78,     \/*!< DCMI global interrupt                                             *\/$/;"	e	enum:IRQn
DCMI_MISR_ERR_MIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3548;"	d
DCMI_MISR_FRAME_MIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3546;"	d
DCMI_MISR_LINE_MIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3550;"	d
DCMI_MISR_OVF_MIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3547;"	d
DCMI_MISR_VSYNC_MIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3549;"	d
DCMI_RISR_ERR_RIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3534;"	d
DCMI_RISR_FRAME_RIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3532;"	d
DCMI_RISR_LINE_RIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3536;"	d
DCMI_RISR_OVF_RIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3533;"	d
DCMI_RISR_VSYNC_RIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3535;"	d
DCMI_SR_FNE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3529;"	d
DCMI_SR_HSYNC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3527;"	d
DCMI_SR_VSYNC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3528;"	d
DCMI_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} DCMI_TypeDef;$/;"	t	typeref:struct:__anon259
DCOUNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  DCOUNT;         \/*!< SDIO data counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon288
DCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t DCR;         \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon290
DCTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DCTRL;          \/*!< SDIO data control register,     Address offset: 0x2C *\/$/;"	m	struct:__anon288
DHR12L1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR12L1;  \/*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C *\/$/;"	m	struct:__anon257
DHR12L2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR12L2;  \/*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 *\/$/;"	m	struct:__anon257
DHR12LD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR12LD;  \/*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 *\/$/;"	m	struct:__anon257
DHR12R1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR12R1;  \/*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 *\/$/;"	m	struct:__anon257
DHR12R2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR12R2;  \/*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 *\/$/;"	m	struct:__anon257
DHR12RD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR12RD;  \/*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 *\/$/;"	m	struct:__anon257
DHR8R1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR8R1;   \/*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 *\/$/;"	m	struct:__anon257
DHR8R2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR8R2;   \/*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C *\/$/;"	m	struct:__anon257
DHR8RD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DHR8RD;   \/*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 *\/$/;"	m	struct:__anon257
DIER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t DIER;        \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon290
DIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DIN;              \/*!< HASH data input register,       Address offset: 0x04        *\/$/;"	m	struct:__anon294
DISABLE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon248
DLEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DLEN;           \/*!< SDIO data length register,      Address offset: 0x28 *\/$/;"	m	struct:__anon288
DMA1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1668;"	d
DMA1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1540;"	d
DMA1_Stream0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1669;"	d
DMA1_Stream0_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1541;"	d
DMA1_Stream0_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream0_IRQn           = 11,     \/*!< DMA1 Stream 0 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1670;"	d
DMA1_Stream1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1542;"	d
DMA1_Stream1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream1_IRQn           = 12,     \/*!< DMA1 Stream 1 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1671;"	d
DMA1_Stream2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1543;"	d
DMA1_Stream2_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream2_IRQn           = 13,     \/*!< DMA1 Stream 2 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1672;"	d
DMA1_Stream3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1544;"	d
DMA1_Stream3_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream3_IRQn           = 14,     \/*!< DMA1 Stream 3 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1673;"	d
DMA1_Stream4_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1545;"	d
DMA1_Stream4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream4_IRQn           = 15,     \/*!< DMA1 Stream 4 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1674;"	d
DMA1_Stream5_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1546;"	d
DMA1_Stream5_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream5_IRQn           = 16,     \/*!< DMA1 Stream 5 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1675;"	d
DMA1_Stream6_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1547;"	d
DMA1_Stream6_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream6_IRQn           = 17,     \/*!< DMA1 Stream 6 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA1_Stream7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1676;"	d
DMA1_Stream7_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1548;"	d
DMA1_Stream7_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA1_Stream7_IRQn           = 47,     \/*!< DMA1 Stream7 Interrupt                                            *\/$/;"	e	enum:IRQn
DMA2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1677;"	d
DMA2D	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1687;"	d
DMA2D_AMTCR_DT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3860;"	d
DMA2D_AMTCR_EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3859;"	d
DMA2D_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1563;"	d
DMA2D_BGCMAR_MA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3808;"	d
DMA2D_BGCOLR_BLUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3798;"	d
DMA2D_BGCOLR_GREEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3799;"	d
DMA2D_BGCOLR_RED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3800;"	d
DMA2D_BGMAR_MA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3766;"	d
DMA2D_BGOR_LO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3770;"	d
DMA2D_BGPFCCR_ALPHA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3794;"	d
DMA2D_BGPFCCR_AM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3793;"	d
DMA2D_BGPFCCR_CCM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3790;"	d
DMA2D_BGPFCCR_CM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3789;"	d
DMA2D_BGPFCCR_CS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3792;"	d
DMA2D_BGPFCCR_START	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3791;"	d
DMA2D_CR_ABORT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3729;"	d
DMA2D_CR_CAEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3733;"	d
DMA2D_CR_CEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3735;"	d
DMA2D_CR_CTCIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3734;"	d
DMA2D_CR_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3736;"	d
DMA2D_CR_START	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3727;"	d
DMA2D_CR_SUSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3728;"	d
DMA2D_CR_TCIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3731;"	d
DMA2D_CR_TEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3730;"	d
DMA2D_CR_TWIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3732;"	d
DMA2D_FGCMAR_MA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3804;"	d
DMA2D_FGCOLR_BLUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3783;"	d
DMA2D_FGCOLR_GREEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3784;"	d
DMA2D_FGCOLR_RED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3785;"	d
DMA2D_FGMAR_MA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3758;"	d
DMA2D_FGOR_LO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3762;"	d
DMA2D_FGPFCCR_ALPHA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3779;"	d
DMA2D_FGPFCCR_AM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3778;"	d
DMA2D_FGPFCCR_CCM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3775;"	d
DMA2D_FGPFCCR_CM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3774;"	d
DMA2D_FGPFCCR_CS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3777;"	d
DMA2D_FGPFCCR_START	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3776;"	d
DMA2D_IFSR_CCAEIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3752;"	d
DMA2D_IFSR_CCEIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3754;"	d
DMA2D_IFSR_CCTCIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3753;"	d
DMA2D_IFSR_CTCIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3750;"	d
DMA2D_IFSR_CTEIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3749;"	d
DMA2D_IFSR_CTWIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3751;"	d
DMA2D_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2D_IRQn                  = 90      \/*!< DMA2D global Interrupt                                            *\/   $/;"	e	enum:IRQn
DMA2D_ISR_CAEIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3743;"	d
DMA2D_ISR_CEIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3745;"	d
DMA2D_ISR_CTCIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3744;"	d
DMA2D_ISR_TCIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3741;"	d
DMA2D_ISR_TEIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3740;"	d
DMA2D_ISR_TWIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3742;"	d
DMA2D_LWR_LW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3855;"	d
DMA2D_NLR_NL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3850;"	d
DMA2D_NLR_PL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3851;"	d
DMA2D_OCOLR_ALPHA_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3821;"	d
DMA2D_OCOLR_ALPHA_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3832;"	d
DMA2D_OCOLR_ALPHA_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3838;"	d
DMA2D_OCOLR_BLUE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3818;"	d
DMA2D_OCOLR_BLUE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3824;"	d
DMA2D_OCOLR_BLUE_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3829;"	d
DMA2D_OCOLR_BLUE_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3835;"	d
DMA2D_OCOLR_GREEN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3819;"	d
DMA2D_OCOLR_GREEN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3825;"	d
DMA2D_OCOLR_GREEN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3830;"	d
DMA2D_OCOLR_GREEN_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3836;"	d
DMA2D_OCOLR_RED_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3820;"	d
DMA2D_OCOLR_RED_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3826;"	d
DMA2D_OCOLR_RED_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3831;"	d
DMA2D_OCOLR_RED_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3837;"	d
DMA2D_OMAR_MA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3842;"	d
DMA2D_OOR_LO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3846;"	d
DMA2D_OPFCCR_CM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3812;"	d
DMA2D_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} DMA2D_TypeDef;$/;"	t	typeref:struct:__anon262
DMA2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1549;"	d
DMA2_Stream0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1678;"	d
DMA2_Stream0_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1550;"	d
DMA2_Stream0_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream0_IRQn           = 56,     \/*!< DMA2 Stream 0 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1679;"	d
DMA2_Stream1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1551;"	d
DMA2_Stream1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream1_IRQn           = 57,     \/*!< DMA2 Stream 1 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1680;"	d
DMA2_Stream2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1552;"	d
DMA2_Stream2_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream2_IRQn           = 58,     \/*!< DMA2 Stream 2 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1681;"	d
DMA2_Stream3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1553;"	d
DMA2_Stream3_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream3_IRQn           = 59,     \/*!< DMA2 Stream 3 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1682;"	d
DMA2_Stream4_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1554;"	d
DMA2_Stream4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream4_IRQn           = 60,     \/*!< DMA2 Stream 4 global Interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1683;"	d
DMA2_Stream5_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1555;"	d
DMA2_Stream5_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream5_IRQn           = 68,     \/*!< DMA2 Stream 5 global interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1684;"	d
DMA2_Stream6_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1556;"	d
DMA2_Stream6_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream6_IRQn           = 69,     \/*!< DMA2 Stream 6 global interrupt                                    *\/$/;"	e	enum:IRQn
DMA2_Stream7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1685;"	d
DMA2_Stream7_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1557;"	d
DMA2_Stream7_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DMA2_Stream7_IRQn           = 70,     \/*!< DMA2 Stream 7 global interrupt                                    *\/$/;"	e	enum:IRQn
DMABMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMABMR;$/;"	m	struct:__anon263
DMACHRBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMACHRBAR;$/;"	m	struct:__anon263
DMACHRDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMACHRDR;$/;"	m	struct:__anon263
DMACHTBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMACHTBAR;$/;"	m	struct:__anon263
DMACHTDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMACHTDR;$/;"	m	struct:__anon263
DMACR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMACR;      \/*!< CRYP DMA control register,                                Address offset: 0x10 *\/$/;"	m	struct:__anon293
DMAIER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMAIER;$/;"	m	struct:__anon263
DMAMFBOCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMAMFBOCR;$/;"	m	struct:__anon263
DMAOMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMAOMR;$/;"	m	struct:__anon263
DMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t DMAR;        \/*!< TIM DMA address for full transfer,   Address offset: 0x4C *\/$/;"	m	struct:__anon290
DMARDLAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMARDLAR;$/;"	m	struct:__anon263
DMARPDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMARPDR;$/;"	m	struct:__anon263
DMARSWTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMARSWTR;$/;"	m	struct:__anon263
DMASR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMASR;$/;"	m	struct:__anon263
DMATDLAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMATDLAR;$/;"	m	struct:__anon263
DMATPDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DMATPDR;$/;"	m	struct:__anon263
DMA_HIFCR_CDMEIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3716;"	d
DMA_HIFCR_CDMEIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3711;"	d
DMA_HIFCR_CDMEIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3706;"	d
DMA_HIFCR_CDMEIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3701;"	d
DMA_HIFCR_CFEIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3717;"	d
DMA_HIFCR_CFEIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3712;"	d
DMA_HIFCR_CFEIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3707;"	d
DMA_HIFCR_CFEIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3702;"	d
DMA_HIFCR_CHTIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3714;"	d
DMA_HIFCR_CHTIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3709;"	d
DMA_HIFCR_CHTIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3704;"	d
DMA_HIFCR_CHTIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3699;"	d
DMA_HIFCR_CTCIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3713;"	d
DMA_HIFCR_CTCIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3708;"	d
DMA_HIFCR_CTCIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3703;"	d
DMA_HIFCR_CTCIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3698;"	d
DMA_HIFCR_CTEIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3715;"	d
DMA_HIFCR_CTEIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3710;"	d
DMA_HIFCR_CTEIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3705;"	d
DMA_HIFCR_CTEIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3700;"	d
DMA_HISR_DMEIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3672;"	d
DMA_HISR_DMEIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3667;"	d
DMA_HISR_DMEIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3662;"	d
DMA_HISR_DMEIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3657;"	d
DMA_HISR_FEIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3673;"	d
DMA_HISR_FEIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3668;"	d
DMA_HISR_FEIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3663;"	d
DMA_HISR_FEIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3658;"	d
DMA_HISR_HTIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3670;"	d
DMA_HISR_HTIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3665;"	d
DMA_HISR_HTIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3660;"	d
DMA_HISR_HTIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3655;"	d
DMA_HISR_TCIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3669;"	d
DMA_HISR_TCIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3664;"	d
DMA_HISR_TCIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3659;"	d
DMA_HISR_TCIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3654;"	d
DMA_HISR_TEIF4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3671;"	d
DMA_HISR_TEIF5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3666;"	d
DMA_HISR_TEIF6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3661;"	d
DMA_HISR_TEIF7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3656;"	d
DMA_LIFCR_CDMEIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3694;"	d
DMA_LIFCR_CDMEIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3689;"	d
DMA_LIFCR_CDMEIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3684;"	d
DMA_LIFCR_CDMEIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3679;"	d
DMA_LIFCR_CFEIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3695;"	d
DMA_LIFCR_CFEIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3690;"	d
DMA_LIFCR_CFEIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3685;"	d
DMA_LIFCR_CFEIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3680;"	d
DMA_LIFCR_CHTIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3692;"	d
DMA_LIFCR_CHTIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3687;"	d
DMA_LIFCR_CHTIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3682;"	d
DMA_LIFCR_CHTIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3677;"	d
DMA_LIFCR_CTCIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3691;"	d
DMA_LIFCR_CTCIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3686;"	d
DMA_LIFCR_CTCIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3681;"	d
DMA_LIFCR_CTCIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3676;"	d
DMA_LIFCR_CTEIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3693;"	d
DMA_LIFCR_CTEIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3688;"	d
DMA_LIFCR_CTEIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3683;"	d
DMA_LIFCR_CTEIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3678;"	d
DMA_LISR_DMEIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3650;"	d
DMA_LISR_DMEIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3645;"	d
DMA_LISR_DMEIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3640;"	d
DMA_LISR_DMEIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3635;"	d
DMA_LISR_FEIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3651;"	d
DMA_LISR_FEIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3646;"	d
DMA_LISR_FEIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3641;"	d
DMA_LISR_FEIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3636;"	d
DMA_LISR_HTIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3648;"	d
DMA_LISR_HTIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3643;"	d
DMA_LISR_HTIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3638;"	d
DMA_LISR_HTIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3633;"	d
DMA_LISR_TCIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3647;"	d
DMA_LISR_TCIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3642;"	d
DMA_LISR_TCIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3637;"	d
DMA_LISR_TCIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3632;"	d
DMA_LISR_TEIF0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3649;"	d
DMA_LISR_TEIF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3644;"	d
DMA_LISR_TEIF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3639;"	d
DMA_LISR_TEIF3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3634;"	d
DMA_Stream_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} DMA_Stream_TypeDef;$/;"	t	typeref:struct:__anon260
DMA_SxCR_ACK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3575;"	d
DMA_SxCR_CHSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3565;"	d
DMA_SxCR_CHSEL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3566;"	d
DMA_SxCR_CHSEL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3567;"	d
DMA_SxCR_CHSEL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3568;"	d
DMA_SxCR_CIRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3590;"	d
DMA_SxCR_CT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3576;"	d
DMA_SxCR_DBM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3577;"	d
DMA_SxCR_DIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3591;"	d
DMA_SxCR_DIR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3592;"	d
DMA_SxCR_DIR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3593;"	d
DMA_SxCR_DMEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3598;"	d
DMA_SxCR_EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3599;"	d
DMA_SxCR_HTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3596;"	d
DMA_SxCR_MBURST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3569;"	d
DMA_SxCR_MBURST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3570;"	d
DMA_SxCR_MBURST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3571;"	d
DMA_SxCR_MINC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3588;"	d
DMA_SxCR_MSIZE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3582;"	d
DMA_SxCR_MSIZE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3583;"	d
DMA_SxCR_MSIZE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3584;"	d
DMA_SxCR_PBURST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3572;"	d
DMA_SxCR_PBURST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3573;"	d
DMA_SxCR_PBURST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3574;"	d
DMA_SxCR_PFCTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3594;"	d
DMA_SxCR_PINC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3589;"	d
DMA_SxCR_PINCOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3581;"	d
DMA_SxCR_PL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3578;"	d
DMA_SxCR_PL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3579;"	d
DMA_SxCR_PL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3580;"	d
DMA_SxCR_PSIZE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3585;"	d
DMA_SxCR_PSIZE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3586;"	d
DMA_SxCR_PSIZE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3587;"	d
DMA_SxCR_TCIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3595;"	d
DMA_SxCR_TEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3597;"	d
DMA_SxFCR_DMDIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3626;"	d
DMA_SxFCR_FEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3621;"	d
DMA_SxFCR_FS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3622;"	d
DMA_SxFCR_FS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3623;"	d
DMA_SxFCR_FS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3624;"	d
DMA_SxFCR_FS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3625;"	d
DMA_SxFCR_FTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3627;"	d
DMA_SxFCR_FTH_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3628;"	d
DMA_SxFCR_FTH_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3629;"	d
DMA_SxNDT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3602;"	d
DMA_SxNDT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3603;"	d
DMA_SxNDT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3604;"	d
DMA_SxNDT_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3613;"	d
DMA_SxNDT_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3614;"	d
DMA_SxNDT_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3615;"	d
DMA_SxNDT_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3616;"	d
DMA_SxNDT_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3617;"	d
DMA_SxNDT_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3618;"	d
DMA_SxNDT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3605;"	d
DMA_SxNDT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3606;"	d
DMA_SxNDT_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3607;"	d
DMA_SxNDT_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3608;"	d
DMA_SxNDT_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3609;"	d
DMA_SxNDT_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3610;"	d
DMA_SxNDT_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3611;"	d
DMA_SxNDT_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3612;"	d
DMA_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon261
DOR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DOR1;     \/*!< DAC channel1 data output register,                       Address offset: 0x2C *\/$/;"	m	struct:__anon257
DOR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DOR2;     \/*!< DAC channel2 data output register,                       Address offset: 0x30 *\/$/;"	m	struct:__anon257
DOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DOUT;       \/*!< CRYP data output register,                                Address offset: 0x0C *\/$/;"	m	struct:__anon293
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t DR;         \/*!< I2C Data register,          Address offset: 0x10 *\/$/;"	m	struct:__anon279
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t DR;         \/*!< SPI data register,                                  Address offset: 0x0C *\/$/;"	m	struct:__anon289
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t DR;         \/*!< USART Data register,                     Address offset: 0x04 *\/$/;"	m	struct:__anon291
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;         \/*!< CRC Data register,             Address offset: 0x00 *\/$/;"	m	struct:__anon256
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;         \/*!< CRYP data input register,                                 Address offset: 0x08 *\/$/;"	m	struct:__anon293
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;       \/*!< DCMI data register,                            Address offset: 0x28 *\/$/;"	m	struct:__anon259
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;       \/*!< SAI block x data register,                Address offset: 0x20 *\/$/;"	m	struct:__anon287
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;      \/*!< RTC date register,                                        Address offset: 0x04 *\/$/;"	m	struct:__anon285
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;     \/*!< ADC regular data register,                   Address offset: 0x4C *\/$/;"	m	struct:__anon250
DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DR;  \/*!< RNG data register,    Address offset: 0x08 *\/$/;"	m	struct:__anon296
DTIMER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t DTIMER;         \/*!< SDIO data timer register,       Address offset: 0x24 *\/$/;"	m	struct:__anon288
DebugMonitor_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  DebugMonitor_IRQn           = -4,     \/*!< 12 Cortex-M4 Debug Monitor Interrupt                              *\/$/;"	e	enum:IRQn
ECCR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ECCR2;      \/*!< NAND Flash ECC result registers 2,                   Address offset: 0x74 *\/$/;"	m	struct:__anon268
ECCR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ECCR2;      \/*!< NAND Flash ECC result registers 2,                   Address offset: 0x74 *\/$/;"	m	struct:__anon273
ECCR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ECCR3;      \/*!< NAND Flash ECC result registers 3,                   Address offset: 0x94 *\/$/;"	m	struct:__anon269
ECCR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ECCR3;      \/*!< NAND Flash ECC result registers 3,                   Address offset: 0x94 *\/$/;"	m	struct:__anon274
EGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t EGR;         \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon290
EMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t EMR;    \/*!< EXTI Event mask register,                Address offset: 0x04 *\/$/;"	m	struct:__anon264
ENABLE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon248
ERROR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon249
ESCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ESCR;     \/*!< DCMI embedded synchronization code register,   Address offset: 0x18 *\/$/;"	m	struct:__anon259
ESR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              ESR;                 \/*!< CAN error status register,           Address offset: 0x18          *\/$/;"	m	struct:__anon255
ESUR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ESUR;     \/*!< DCMI embedded synchronization unmask register, Address offset: 0x1C *\/$/;"	m	struct:__anon259
ETH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1686;"	d
ETH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1558;"	d
ETH_DMABMR_AAB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8953;"	d
ETH_DMABMR_DA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8990;"	d
ETH_DMABMR_DSL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8989;"	d
ETH_DMABMR_EDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8988;"	d
ETH_DMABMR_FB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8969;"	d
ETH_DMABMR_FPM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8954;"	d
ETH_DMABMR_PBL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8975;"	d
ETH_DMABMR_PBL_16Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8980;"	d
ETH_DMABMR_PBL_1Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8976;"	d
ETH_DMABMR_PBL_2Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8977;"	d
ETH_DMABMR_PBL_32Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8981;"	d
ETH_DMABMR_PBL_4Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8978;"	d
ETH_DMABMR_PBL_4xPBL_128Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8987;"	d
ETH_DMABMR_PBL_4xPBL_16Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8984;"	d
ETH_DMABMR_PBL_4xPBL_32Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8985;"	d
ETH_DMABMR_PBL_4xPBL_4Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8982;"	d
ETH_DMABMR_PBL_4xPBL_64Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8986;"	d
ETH_DMABMR_PBL_4xPBL_8Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8983;"	d
ETH_DMABMR_PBL_8Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8979;"	d
ETH_DMABMR_RDP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8956;"	d
ETH_DMABMR_RDP_16Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8961;"	d
ETH_DMABMR_RDP_1Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8957;"	d
ETH_DMABMR_RDP_2Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8958;"	d
ETH_DMABMR_RDP_32Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8962;"	d
ETH_DMABMR_RDP_4Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8959;"	d
ETH_DMABMR_RDP_4xPBL_128Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8968;"	d
ETH_DMABMR_RDP_4xPBL_16Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8965;"	d
ETH_DMABMR_RDP_4xPBL_32Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8966;"	d
ETH_DMABMR_RDP_4xPBL_4Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8963;"	d
ETH_DMABMR_RDP_4xPBL_64Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8967;"	d
ETH_DMABMR_RDP_4xPBL_8Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8964;"	d
ETH_DMABMR_RDP_8Beat	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8960;"	d
ETH_DMABMR_RTPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8970;"	d
ETH_DMABMR_RTPR_1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8971;"	d
ETH_DMABMR_RTPR_2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8972;"	d
ETH_DMABMR_RTPR_3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8973;"	d
ETH_DMABMR_RTPR_4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8974;"	d
ETH_DMABMR_SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8991;"	d
ETH_DMABMR_USP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8955;"	d
ETH_DMACHRBAR_HRBAP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9103;"	d
ETH_DMACHRDR_HRDAP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9097;"	d
ETH_DMACHTBAR_HTBAP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9100;"	d
ETH_DMACHTDR_HTDAP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9094;"	d
ETH_DMAIER_AISE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9072;"	d
ETH_DMAIER_ERIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9073;"	d
ETH_DMAIER_ETIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9075;"	d
ETH_DMAIER_FBEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9074;"	d
ETH_DMAIER_NISE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9071;"	d
ETH_DMAIER_RBUIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9078;"	d
ETH_DMAIER_RIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9079;"	d
ETH_DMAIER_ROIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9081;"	d
ETH_DMAIER_RPSIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9077;"	d
ETH_DMAIER_RWTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9076;"	d
ETH_DMAIER_TBUIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9083;"	d
ETH_DMAIER_TIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9085;"	d
ETH_DMAIER_TJTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9082;"	d
ETH_DMAIER_TPSIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9084;"	d
ETH_DMAIER_TUIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9080;"	d
ETH_DMAMFBOCR_MFA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9089;"	d
ETH_DMAMFBOCR_MFC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9091;"	d
ETH_DMAMFBOCR_OFOC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9088;"	d
ETH_DMAMFBOCR_OMFC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9090;"	d
ETH_DMAOMR_DFRF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9047;"	d
ETH_DMAOMR_DTCEFD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9045;"	d
ETH_DMAOMR_FEF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9060;"	d
ETH_DMAOMR_FTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9049;"	d
ETH_DMAOMR_FUGF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9061;"	d
ETH_DMAOMR_OSF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9067;"	d
ETH_DMAOMR_RSF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9046;"	d
ETH_DMAOMR_RTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9062;"	d
ETH_DMAOMR_RTC_128Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9066;"	d
ETH_DMAOMR_RTC_32Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9064;"	d
ETH_DMAOMR_RTC_64Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9063;"	d
ETH_DMAOMR_RTC_96Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9065;"	d
ETH_DMAOMR_SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9068;"	d
ETH_DMAOMR_ST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9059;"	d
ETH_DMAOMR_TSF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9048;"	d
ETH_DMAOMR_TTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9050;"	d
ETH_DMAOMR_TTC_128Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9052;"	d
ETH_DMAOMR_TTC_16Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9058;"	d
ETH_DMAOMR_TTC_192Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9053;"	d
ETH_DMAOMR_TTC_24Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9057;"	d
ETH_DMAOMR_TTC_256Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9054;"	d
ETH_DMAOMR_TTC_32Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9056;"	d
ETH_DMAOMR_TTC_40Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9055;"	d
ETH_DMAOMR_TTC_64Bytes	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9051;"	d
ETH_DMARDLAR_SRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9000;"	d
ETH_DMARPDR_RPD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8997;"	d
ETH_DMASR_AIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9029;"	d
ETH_DMASR_EBS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9009;"	d
ETH_DMASR_EBS_DataTransfTx	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9013;"	d
ETH_DMASR_EBS_DescAccess	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9011;"	d
ETH_DMASR_EBS_ReadTransf	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9012;"	d
ETH_DMASR_ERS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9030;"	d
ETH_DMASR_ETS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9032;"	d
ETH_DMASR_FBES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9031;"	d
ETH_DMASR_MMCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9008;"	d
ETH_DMASR_NIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9028;"	d
ETH_DMASR_PMTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9007;"	d
ETH_DMASR_RBUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9035;"	d
ETH_DMASR_ROS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9038;"	d
ETH_DMASR_RPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9021;"	d
ETH_DMASR_RPSS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9034;"	d
ETH_DMASR_RPS_Closing	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9026;"	d
ETH_DMASR_RPS_Fetching	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9023;"	d
ETH_DMASR_RPS_Queuing	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9027;"	d
ETH_DMASR_RPS_Stopped	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9022;"	d
ETH_DMASR_RPS_Suspended	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9025;"	d
ETH_DMASR_RPS_Waiting	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9024;"	d
ETH_DMASR_RS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9036;"	d
ETH_DMASR_RWTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9033;"	d
ETH_DMASR_TBUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9040;"	d
ETH_DMASR_TJTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9039;"	d
ETH_DMASR_TPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9014;"	d
ETH_DMASR_TPSS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9041;"	d
ETH_DMASR_TPS_Closing	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9020;"	d
ETH_DMASR_TPS_Fetching	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9016;"	d
ETH_DMASR_TPS_Reading	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9018;"	d
ETH_DMASR_TPS_Stopped	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9015;"	d
ETH_DMASR_TPS_Suspended	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9019;"	d
ETH_DMASR_TPS_Waiting	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9017;"	d
ETH_DMASR_TS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9042;"	d
ETH_DMASR_TSTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9006;"	d
ETH_DMASR_TUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9037;"	d
ETH_DMATDLAR_STL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9003;"	d
ETH_DMATPDR_TPD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8994;"	d
ETH_DMA_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1562;"	d
ETH_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  ETH_IRQn                    = 61,     \/*!< Ethernet global Interrupt                                         *\/$/;"	e	enum:IRQn
ETH_MACA0HR_MACA0H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8796;"	d
ETH_MACA0LR_MACA0L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8799;"	d
ETH_MACA1HR_AE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8802;"	d
ETH_MACA1HR_MACA1H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8811;"	d
ETH_MACA1HR_MBC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8804;"	d
ETH_MACA1HR_MBC_HBits15_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8805;"	d
ETH_MACA1HR_MBC_HBits7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8806;"	d
ETH_MACA1HR_MBC_LBits15_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8809;"	d
ETH_MACA1HR_MBC_LBits23_16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8808;"	d
ETH_MACA1HR_MBC_LBits31_24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8807;"	d
ETH_MACA1HR_MBC_LBits7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8810;"	d
ETH_MACA1HR_SA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8803;"	d
ETH_MACA1LR_MACA1L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8814;"	d
ETH_MACA2HR_AE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8817;"	d
ETH_MACA2HR_MACA2H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8826;"	d
ETH_MACA2HR_MBC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8819;"	d
ETH_MACA2HR_MBC_HBits15_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8820;"	d
ETH_MACA2HR_MBC_HBits7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8821;"	d
ETH_MACA2HR_MBC_LBits15_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8824;"	d
ETH_MACA2HR_MBC_LBits23_16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8823;"	d
ETH_MACA2HR_MBC_LBits31_24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8822;"	d
ETH_MACA2HR_MBC_LBits7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8825;"	d
ETH_MACA2HR_SA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8818;"	d
ETH_MACA2LR_MACA2L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8829;"	d
ETH_MACA3HR_AE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8832;"	d
ETH_MACA3HR_MACA3H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8841;"	d
ETH_MACA3HR_MBC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8834;"	d
ETH_MACA3HR_MBC_HBits15_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8835;"	d
ETH_MACA3HR_MBC_HBits7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8836;"	d
ETH_MACA3HR_MBC_LBits15_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8839;"	d
ETH_MACA3HR_MBC_LBits23_16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8838;"	d
ETH_MACA3HR_MBC_LBits31_24	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8837;"	d
ETH_MACA3HR_MBC_LBits7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8840;"	d
ETH_MACA3HR_SA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8833;"	d
ETH_MACA3LR_MACA3L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8844;"	d
ETH_MACCR_APCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8696;"	d
ETH_MACCR_BL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8697;"	d
ETH_MACCR_BL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8702;"	d
ETH_MACCR_BL_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8699;"	d
ETH_MACCR_BL_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8701;"	d
ETH_MACCR_BL_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8700;"	d
ETH_MACCR_CSD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8689;"	d
ETH_MACCR_DC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8703;"	d
ETH_MACCR_DM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8693;"	d
ETH_MACCR_FES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8690;"	d
ETH_MACCR_IFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8680;"	d
ETH_MACCR_IFG_40Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8688;"	d
ETH_MACCR_IFG_48Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8687;"	d
ETH_MACCR_IFG_56Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8686;"	d
ETH_MACCR_IFG_64Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8685;"	d
ETH_MACCR_IFG_72Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8684;"	d
ETH_MACCR_IFG_80Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8683;"	d
ETH_MACCR_IFG_88Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8682;"	d
ETH_MACCR_IFG_96Bit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8681;"	d
ETH_MACCR_IPCO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8694;"	d
ETH_MACCR_JD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8679;"	d
ETH_MACCR_LM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8692;"	d
ETH_MACCR_RD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8695;"	d
ETH_MACCR_RE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8705;"	d
ETH_MACCR_ROD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8691;"	d
ETH_MACCR_TE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8704;"	d
ETH_MACCR_WD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8678;"	d
ETH_MACFCR_FCBBPA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8755;"	d
ETH_MACFCR_PLT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8747;"	d
ETH_MACFCR_PLT_Minus144	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8750;"	d
ETH_MACFCR_PLT_Minus256	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8751;"	d
ETH_MACFCR_PLT_Minus28	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8749;"	d
ETH_MACFCR_PLT_Minus4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8748;"	d
ETH_MACFCR_PT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8745;"	d
ETH_MACFCR_RFCE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8753;"	d
ETH_MACFCR_TFCE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8754;"	d
ETH_MACFCR_UPFD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8752;"	d
ETH_MACFCR_ZQPD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8746;"	d
ETH_MACFFR_BFD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8716;"	d
ETH_MACFFR_DAIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8718;"	d
ETH_MACFFR_HM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8719;"	d
ETH_MACFFR_HPF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8709;"	d
ETH_MACFFR_HU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8720;"	d
ETH_MACFFR_PAM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8717;"	d
ETH_MACFFR_PCF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8712;"	d
ETH_MACFFR_PCF_BlockAll	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8713;"	d
ETH_MACFFR_PCF_ForwardAll	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8714;"	d
ETH_MACFFR_PCF_ForwardPassedAddrFilter	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8715;"	d
ETH_MACFFR_PM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8721;"	d
ETH_MACFFR_RA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8708;"	d
ETH_MACFFR_SAF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8710;"	d
ETH_MACFFR_SAIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8711;"	d
ETH_MACHTHR_HTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8724;"	d
ETH_MACHTLR_HTL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8727;"	d
ETH_MACIMR_PMTIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8793;"	d
ETH_MACIMR_TSTIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8792;"	d
ETH_MACMIIAR_CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8732;"	d
ETH_MACMIIAR_CR_Div102	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8737;"	d
ETH_MACMIIAR_CR_Div16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8735;"	d
ETH_MACMIIAR_CR_Div26	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8736;"	d
ETH_MACMIIAR_CR_Div42	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8733;"	d
ETH_MACMIIAR_CR_Div62	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8734;"	d
ETH_MACMIIAR_MB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8739;"	d
ETH_MACMIIAR_MR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8731;"	d
ETH_MACMIIAR_MW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8738;"	d
ETH_MACMIIAR_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8730;"	d
ETH_MACMIIDR_MD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8742;"	d
ETH_MACPMTCSR_GU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8777;"	d
ETH_MACPMTCSR_MPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8781;"	d
ETH_MACPMTCSR_MPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8779;"	d
ETH_MACPMTCSR_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8782;"	d
ETH_MACPMTCSR_WFE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8780;"	d
ETH_MACPMTCSR_WFFRPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8776;"	d
ETH_MACPMTCSR_WFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8778;"	d
ETH_MACRWUFFR_D	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8762;"	d
ETH_MACSR_MMCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8788;"	d
ETH_MACSR_MMCTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8786;"	d
ETH_MACSR_MMMCRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8787;"	d
ETH_MACSR_PMTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8789;"	d
ETH_MACSR_TSTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8785;"	d
ETH_MACVLANTR_VLANTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8758;"	d
ETH_MACVLANTR_VLANTI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8759;"	d
ETH_MAC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1559;"	d
ETH_MMCCR_CR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8856;"	d
ETH_MMCCR_CSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8855;"	d
ETH_MMCCR_MCF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8853;"	d
ETH_MMCCR_MCFHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8851;"	d
ETH_MMCCR_MCP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8852;"	d
ETH_MMCCR_ROR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8854;"	d
ETH_MMCRFAECR_RFAEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8891;"	d
ETH_MMCRFCECR_RFCEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8888;"	d
ETH_MMCRGUFCR_RGUFC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8894;"	d
ETH_MMCRIMR_RFAEM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8870;"	d
ETH_MMCRIMR_RFCEM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8871;"	d
ETH_MMCRIMR_RGUFM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8869;"	d
ETH_MMCRIR_RFAES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8860;"	d
ETH_MMCRIR_RFCES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8861;"	d
ETH_MMCRIR_RGUFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8859;"	d
ETH_MMCTGFCR_TGFC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8885;"	d
ETH_MMCTGFMSCCR_TGFMSCC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8882;"	d
ETH_MMCTGFSCCR_TGFSCC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8879;"	d
ETH_MMCTIMR_TGFM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8874;"	d
ETH_MMCTIMR_TGFMSCM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8875;"	d
ETH_MMCTIMR_TGFSCM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8876;"	d
ETH_MMCTIR_TGFMSCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8865;"	d
ETH_MMCTIR_TGFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8864;"	d
ETH_MMCTIR_TGFSCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8866;"	d
ETH_MMC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1560;"	d
ETH_PTPSSIR_STSSI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8919;"	d
ETH_PTPTSAR_TSA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8936;"	d
ETH_PTPTSCR_TSARU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8911;"	d
ETH_PTPTSCR_TSCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8901;"	d
ETH_PTPTSCR_TSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8916;"	d
ETH_PTPTSCR_TSFCU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8915;"	d
ETH_PTPTSCR_TSITE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8912;"	d
ETH_PTPTSCR_TSSTI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8914;"	d
ETH_PTPTSCR_TSSTU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8913;"	d
ETH_PTPTSHR_STS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8922;"	d
ETH_PTPTSHUR_TSUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8929;"	d
ETH_PTPTSLR_STPNS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8925;"	d
ETH_PTPTSLR_STSS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8926;"	d
ETH_PTPTSLUR_TSUPNS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8932;"	d
ETH_PTPTSLUR_TSUSS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8933;"	d
ETH_PTPTSSR_TSPTPPSV2E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8907;"	d
ETH_PTPTSSR_TSSARFE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8909;"	d
ETH_PTPTSSR_TSSEME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8903;"	d
ETH_PTPTSSR_TSSIPV4FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8904;"	d
ETH_PTPTSSR_TSSIPV6FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8905;"	d
ETH_PTPTSSR_TSSMRME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8902;"	d
ETH_PTPTSSR_TSSO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8946;"	d
ETH_PTPTSSR_TSSPTPOEFE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8906;"	d
ETH_PTPTSSR_TSSSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8908;"	d
ETH_PTPTSSR_TSTTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8945;"	d
ETH_PTPTTHR_TTSH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8939;"	d
ETH_PTPTTLR_TTSL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8942;"	d
ETH_PTP_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1561;"	d
ETH_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} ETH_TypeDef;$/;"	t	typeref:struct:__anon263
ETH_WKUP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  ETH_WKUP_IRQn               = 62,     \/*!< Ethernet Wakeup through EXTI line Interrupt                       *\/$/;"	e	enum:IRQn
EXTI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1642;"	d
EXTI0_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI0_IRQn                  = 6,      \/*!< EXTI Line0 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI15_10_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI15_10_IRQn              = 40,     \/*!< External Line[15:10] Interrupts                                   *\/$/;"	e	enum:IRQn
EXTI1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI1_IRQn                  = 7,      \/*!< EXTI Line1 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI2_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI2_IRQn                  = 8,      \/*!< EXTI Line2 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI3_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI3_IRQn                  = 9,      \/*!< EXTI Line3 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI4_IRQn                  = 10,     \/*!< EXTI Line4 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI9_5_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  EXTI9_5_IRQn                = 23,     \/*!< External Line[9:5] Interrupts                                     *\/$/;"	e	enum:IRQn
EXTICR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t EXTICR[4];    \/*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 *\/$/;"	m	struct:__anon278
EXTI_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1512;"	d
EXTI_EMR_MR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3897;"	d
EXTI_EMR_MR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3898;"	d
EXTI_EMR_MR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3907;"	d
EXTI_EMR_MR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3908;"	d
EXTI_EMR_MR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3909;"	d
EXTI_EMR_MR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3910;"	d
EXTI_EMR_MR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3911;"	d
EXTI_EMR_MR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3912;"	d
EXTI_EMR_MR16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3913;"	d
EXTI_EMR_MR17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3914;"	d
EXTI_EMR_MR18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3915;"	d
EXTI_EMR_MR19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3916;"	d
EXTI_EMR_MR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3899;"	d
EXTI_EMR_MR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3900;"	d
EXTI_EMR_MR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3901;"	d
EXTI_EMR_MR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3902;"	d
EXTI_EMR_MR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3903;"	d
EXTI_EMR_MR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3904;"	d
EXTI_EMR_MR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3905;"	d
EXTI_EMR_MR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3906;"	d
EXTI_FTSR_TR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3941;"	d
EXTI_FTSR_TR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3942;"	d
EXTI_FTSR_TR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3951;"	d
EXTI_FTSR_TR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3952;"	d
EXTI_FTSR_TR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3953;"	d
EXTI_FTSR_TR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3954;"	d
EXTI_FTSR_TR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3955;"	d
EXTI_FTSR_TR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3956;"	d
EXTI_FTSR_TR16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3957;"	d
EXTI_FTSR_TR17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3958;"	d
EXTI_FTSR_TR18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3959;"	d
EXTI_FTSR_TR19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3960;"	d
EXTI_FTSR_TR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3943;"	d
EXTI_FTSR_TR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3944;"	d
EXTI_FTSR_TR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3945;"	d
EXTI_FTSR_TR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3946;"	d
EXTI_FTSR_TR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3947;"	d
EXTI_FTSR_TR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3948;"	d
EXTI_FTSR_TR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3949;"	d
EXTI_FTSR_TR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3950;"	d
EXTI_IMR_MR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3875;"	d
EXTI_IMR_MR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3876;"	d
EXTI_IMR_MR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3885;"	d
EXTI_IMR_MR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3886;"	d
EXTI_IMR_MR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3887;"	d
EXTI_IMR_MR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3888;"	d
EXTI_IMR_MR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3889;"	d
EXTI_IMR_MR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3890;"	d
EXTI_IMR_MR16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3891;"	d
EXTI_IMR_MR17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3892;"	d
EXTI_IMR_MR18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3893;"	d
EXTI_IMR_MR19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3894;"	d
EXTI_IMR_MR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3877;"	d
EXTI_IMR_MR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3878;"	d
EXTI_IMR_MR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3879;"	d
EXTI_IMR_MR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3880;"	d
EXTI_IMR_MR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3881;"	d
EXTI_IMR_MR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3882;"	d
EXTI_IMR_MR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3883;"	d
EXTI_IMR_MR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3884;"	d
EXTI_PR_PR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3985;"	d
EXTI_PR_PR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3986;"	d
EXTI_PR_PR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3995;"	d
EXTI_PR_PR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3996;"	d
EXTI_PR_PR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3997;"	d
EXTI_PR_PR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3998;"	d
EXTI_PR_PR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3999;"	d
EXTI_PR_PR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4000;"	d
EXTI_PR_PR16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4001;"	d
EXTI_PR_PR17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4002;"	d
EXTI_PR_PR18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4003;"	d
EXTI_PR_PR19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4004;"	d
EXTI_PR_PR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3987;"	d
EXTI_PR_PR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3988;"	d
EXTI_PR_PR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3989;"	d
EXTI_PR_PR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3990;"	d
EXTI_PR_PR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3991;"	d
EXTI_PR_PR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3992;"	d
EXTI_PR_PR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3993;"	d
EXTI_PR_PR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3994;"	d
EXTI_RTSR_TR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3919;"	d
EXTI_RTSR_TR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3920;"	d
EXTI_RTSR_TR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3929;"	d
EXTI_RTSR_TR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3930;"	d
EXTI_RTSR_TR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3931;"	d
EXTI_RTSR_TR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3932;"	d
EXTI_RTSR_TR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3933;"	d
EXTI_RTSR_TR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3934;"	d
EXTI_RTSR_TR16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3935;"	d
EXTI_RTSR_TR17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3936;"	d
EXTI_RTSR_TR18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3937;"	d
EXTI_RTSR_TR19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3938;"	d
EXTI_RTSR_TR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3921;"	d
EXTI_RTSR_TR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3922;"	d
EXTI_RTSR_TR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3923;"	d
EXTI_RTSR_TR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3924;"	d
EXTI_RTSR_TR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3925;"	d
EXTI_RTSR_TR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3926;"	d
EXTI_RTSR_TR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3927;"	d
EXTI_RTSR_TR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3928;"	d
EXTI_SWIER_SWIER0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3963;"	d
EXTI_SWIER_SWIER1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3964;"	d
EXTI_SWIER_SWIER10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3973;"	d
EXTI_SWIER_SWIER11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3974;"	d
EXTI_SWIER_SWIER12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3975;"	d
EXTI_SWIER_SWIER13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3976;"	d
EXTI_SWIER_SWIER14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3977;"	d
EXTI_SWIER_SWIER15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3978;"	d
EXTI_SWIER_SWIER16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3979;"	d
EXTI_SWIER_SWIER17	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3980;"	d
EXTI_SWIER_SWIER18	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3981;"	d
EXTI_SWIER_SWIER19	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3982;"	d
EXTI_SWIER_SWIER2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3965;"	d
EXTI_SWIER_SWIER3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3966;"	d
EXTI_SWIER_SWIER4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3967;"	d
EXTI_SWIER_SWIER5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3968;"	d
EXTI_SWIER_SWIER6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3969;"	d
EXTI_SWIER_SWIER7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3970;"	d
EXTI_SWIER_SWIER8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3971;"	d
EXTI_SWIER_SWIER9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	3972;"	d
EXTI_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon264
ErrorStatus	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	t	typeref:enum:__anon249
FA1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              FA1R;                \/*!< CAN filter activation register,      Address offset: 0x21C         *\/$/;"	m	struct:__anon255
FCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FCR;    \/*!< DMA stream x FIFO control register       *\/$/;"	m	struct:__anon260
FFA1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              FFA1R;               \/*!< CAN filter FIFO assignment register, Address offset: 0x214         *\/$/;"	m	struct:__anon255
FGCLUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FGCLUT[256];   \/*!< DMA2D Foreground CLUT,                          Address offset:400-7FF *\/$/;"	m	struct:__anon262
FGCMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FGCMAR;        \/*!< DMA2D Foreground CLUT Memory Address Register,  Address offset: 0x2C *\/$/;"	m	struct:__anon262
FGCOLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FGCOLR;        \/*!< DMA2D Foreground Color Register,                Address offset: 0x20 *\/$/;"	m	struct:__anon262
FGMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FGMAR;         \/*!< DMA2D Foreground Memory Address Register,       Address offset: 0x0C *\/$/;"	m	struct:__anon262
FGOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FGOR;          \/*!< DMA2D Foreground Offset Register,               Address offset: 0x10 *\/$/;"	m	struct:__anon262
FGPFCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FGPFCCR;       \/*!< DMA2D Foreground PFC Control Register,          Address offset: 0x1C *\/$/;"	m	struct:__anon262
FIFO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FIFO;           \/*!< SDIO data FIFO register,        Address offset: 0x80 *\/$/;"	m	struct:__anon288
FIFOCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  FIFOCNT;        \/*!< SDIO FIFO counter register,     Address offset: 0x48 *\/$/;"	m	struct:__anon288
FLASH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1667;"	d
FLASH_ACR_BYTE0_ADDRESS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4035;"	d
FLASH_ACR_BYTE2_ADDRESS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4036;"	d
FLASH_ACR_DCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4032;"	d
FLASH_ACR_DCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4034;"	d
FLASH_ACR_ICEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4031;"	d
FLASH_ACR_ICRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4033;"	d
FLASH_ACR_LATENCY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4012;"	d
FLASH_ACR_LATENCY_0WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4013;"	d
FLASH_ACR_LATENCY_10WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4023;"	d
FLASH_ACR_LATENCY_11WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4024;"	d
FLASH_ACR_LATENCY_12WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4025;"	d
FLASH_ACR_LATENCY_13WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4026;"	d
FLASH_ACR_LATENCY_14WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4027;"	d
FLASH_ACR_LATENCY_15WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4028;"	d
FLASH_ACR_LATENCY_1WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4014;"	d
FLASH_ACR_LATENCY_2WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4015;"	d
FLASH_ACR_LATENCY_3WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4016;"	d
FLASH_ACR_LATENCY_4WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4017;"	d
FLASH_ACR_LATENCY_5WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4018;"	d
FLASH_ACR_LATENCY_6WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4019;"	d
FLASH_ACR_LATENCY_7WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4020;"	d
FLASH_ACR_LATENCY_8WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4021;"	d
FLASH_ACR_LATENCY_9WS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4022;"	d
FLASH_ACR_PRFTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4030;"	d
FLASH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1434;"	d
FLASH_CR_EOPIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4063;"	d
FLASH_CR_LOCK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4064;"	d
FLASH_CR_MER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4050;"	d
FLASH_CR_MER1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4051;"	d
FLASH_CR_MER2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4061;"	d
FLASH_CR_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4048;"	d
FLASH_CR_PSIZE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4058;"	d
FLASH_CR_PSIZE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4059;"	d
FLASH_CR_PSIZE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4060;"	d
FLASH_CR_SER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4049;"	d
FLASH_CR_SNB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4052;"	d
FLASH_CR_SNB_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4053;"	d
FLASH_CR_SNB_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4054;"	d
FLASH_CR_SNB_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4055;"	d
FLASH_CR_SNB_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4056;"	d
FLASH_CR_SNB_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4057;"	d
FLASH_CR_STRT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4062;"	d
FLASH_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  FLASH_IRQn                  = 4,      \/*!< FLASH global Interrupt                                            *\/$/;"	e	enum:IRQn
FLASH_OPTCR1_nWRP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4104;"	d
FLASH_OPTCR1_nWRP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4105;"	d
FLASH_OPTCR1_nWRP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4106;"	d
FLASH_OPTCR1_nWRP_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4115;"	d
FLASH_OPTCR1_nWRP_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4116;"	d
FLASH_OPTCR1_nWRP_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4107;"	d
FLASH_OPTCR1_nWRP_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4108;"	d
FLASH_OPTCR1_nWRP_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4109;"	d
FLASH_OPTCR1_nWRP_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4110;"	d
FLASH_OPTCR1_nWRP_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4111;"	d
FLASH_OPTCR1_nWRP_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4112;"	d
FLASH_OPTCR1_nWRP_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4113;"	d
FLASH_OPTCR1_nWRP_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4114;"	d
FLASH_OPTCR_BFB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4072;"	d
FLASH_OPTCR_BOR_LEV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4071;"	d
FLASH_OPTCR_BOR_LEV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4069;"	d
FLASH_OPTCR_BOR_LEV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4070;"	d
FLASH_OPTCR_DB1M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4100;"	d
FLASH_OPTCR_OPTLOCK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4067;"	d
FLASH_OPTCR_OPTSTRT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4068;"	d
FLASH_OPTCR_RDP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4077;"	d
FLASH_OPTCR_RDP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4078;"	d
FLASH_OPTCR_RDP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4079;"	d
FLASH_OPTCR_RDP_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4080;"	d
FLASH_OPTCR_RDP_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4081;"	d
FLASH_OPTCR_RDP_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4082;"	d
FLASH_OPTCR_RDP_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4083;"	d
FLASH_OPTCR_RDP_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4084;"	d
FLASH_OPTCR_RDP_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4085;"	d
FLASH_OPTCR_SPRMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4101;"	d
FLASH_OPTCR_WDG_SW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4074;"	d
FLASH_OPTCR_nRST_STDBY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4076;"	d
FLASH_OPTCR_nRST_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4075;"	d
FLASH_OPTCR_nWRP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4086;"	d
FLASH_OPTCR_nWRP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4087;"	d
FLASH_OPTCR_nWRP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4088;"	d
FLASH_OPTCR_nWRP_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4097;"	d
FLASH_OPTCR_nWRP_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4098;"	d
FLASH_OPTCR_nWRP_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4089;"	d
FLASH_OPTCR_nWRP_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4090;"	d
FLASH_OPTCR_nWRP_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4091;"	d
FLASH_OPTCR_nWRP_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4092;"	d
FLASH_OPTCR_nWRP_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4093;"	d
FLASH_OPTCR_nWRP_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4094;"	d
FLASH_OPTCR_nWRP_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4095;"	d
FLASH_OPTCR_nWRP_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4096;"	d
FLASH_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1539;"	d
FLASH_SR_BSY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4045;"	d
FLASH_SR_EOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4039;"	d
FLASH_SR_PGAERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4042;"	d
FLASH_SR_PGPERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4043;"	d
FLASH_SR_PGSERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4044;"	d
FLASH_SR_SOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4040;"	d
FLASH_SR_WRPERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4041;"	d
FLASH_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon265
FLTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t FLTR;       \/*!< I2C FLTR register,          Address offset: 0x24 *\/$/;"	m	struct:__anon279
FM1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              FM1R;                \/*!< CAN filter mode register,            Address offset: 0x204         *\/$/;"	m	struct:__anon255
FMC_BCR1_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4951;"	d
FMC_BCR1_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4944;"	d
FMC_BCR1_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4952;"	d
FMC_BCR1_CCLKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4953;"	d
FMC_BCR1_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4950;"	d
FMC_BCR1_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4943;"	d
FMC_BCR1_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4932;"	d
FMC_BCR1_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4935;"	d
FMC_BCR1_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4936;"	d
FMC_BCR1_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4937;"	d
FMC_BCR1_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4933;"	d
FMC_BCR1_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4939;"	d
FMC_BCR1_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4940;"	d
FMC_BCR1_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4941;"	d
FMC_BCR1_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4947;"	d
FMC_BCR1_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4949;"	d
FMC_BCR1_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4945;"	d
FMC_BCR1_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4946;"	d
FMC_BCR1_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4948;"	d
FMC_BCR2_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4975;"	d
FMC_BCR2_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4968;"	d
FMC_BCR2_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4976;"	d
FMC_BCR2_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4974;"	d
FMC_BCR2_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4967;"	d
FMC_BCR2_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4956;"	d
FMC_BCR2_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4959;"	d
FMC_BCR2_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4960;"	d
FMC_BCR2_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4961;"	d
FMC_BCR2_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4957;"	d
FMC_BCR2_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4963;"	d
FMC_BCR2_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4964;"	d
FMC_BCR2_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4965;"	d
FMC_BCR2_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4971;"	d
FMC_BCR2_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4973;"	d
FMC_BCR2_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4969;"	d
FMC_BCR2_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4970;"	d
FMC_BCR2_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4972;"	d
FMC_BCR3_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4998;"	d
FMC_BCR3_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4991;"	d
FMC_BCR3_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4999;"	d
FMC_BCR3_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4997;"	d
FMC_BCR3_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4990;"	d
FMC_BCR3_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4979;"	d
FMC_BCR3_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4982;"	d
FMC_BCR3_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4983;"	d
FMC_BCR3_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4984;"	d
FMC_BCR3_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4980;"	d
FMC_BCR3_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4986;"	d
FMC_BCR3_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4987;"	d
FMC_BCR3_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4988;"	d
FMC_BCR3_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4994;"	d
FMC_BCR3_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4996;"	d
FMC_BCR3_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4992;"	d
FMC_BCR3_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4993;"	d
FMC_BCR3_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4995;"	d
FMC_BCR4_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5021;"	d
FMC_BCR4_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5014;"	d
FMC_BCR4_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5022;"	d
FMC_BCR4_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5020;"	d
FMC_BCR4_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5013;"	d
FMC_BCR4_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5002;"	d
FMC_BCR4_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5005;"	d
FMC_BCR4_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5006;"	d
FMC_BCR4_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5007;"	d
FMC_BCR4_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5003;"	d
FMC_BCR4_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5009;"	d
FMC_BCR4_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5010;"	d
FMC_BCR4_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5011;"	d
FMC_BCR4_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5017;"	d
FMC_BCR4_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5019;"	d
FMC_BCR4_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5015;"	d
FMC_BCR4_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5016;"	d
FMC_BCR4_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5018;"	d
FMC_BTR1_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5065;"	d
FMC_BTR1_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5066;"	d
FMC_BTR1_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5067;"	d
FMC_BTR1_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5031;"	d
FMC_BTR1_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5032;"	d
FMC_BTR1_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5033;"	d
FMC_BTR1_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5034;"	d
FMC_BTR1_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5035;"	d
FMC_BTR1_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5025;"	d
FMC_BTR1_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5026;"	d
FMC_BTR1_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5027;"	d
FMC_BTR1_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5028;"	d
FMC_BTR1_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5029;"	d
FMC_BTR1_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5047;"	d
FMC_BTR1_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5048;"	d
FMC_BTR1_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5049;"	d
FMC_BTR1_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5050;"	d
FMC_BTR1_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5051;"	d
FMC_BTR1_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5053;"	d
FMC_BTR1_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5054;"	d
FMC_BTR1_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5055;"	d
FMC_BTR1_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5056;"	d
FMC_BTR1_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5057;"	d
FMC_BTR1_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5037;"	d
FMC_BTR1_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5038;"	d
FMC_BTR1_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5039;"	d
FMC_BTR1_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5040;"	d
FMC_BTR1_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5041;"	d
FMC_BTR1_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5042;"	d
FMC_BTR1_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5043;"	d
FMC_BTR1_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5044;"	d
FMC_BTR1_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5045;"	d
FMC_BTR1_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5059;"	d
FMC_BTR1_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5060;"	d
FMC_BTR1_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5061;"	d
FMC_BTR1_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5062;"	d
FMC_BTR1_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5063;"	d
FMC_BTR2_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5110;"	d
FMC_BTR2_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5111;"	d
FMC_BTR2_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5112;"	d
FMC_BTR2_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5076;"	d
FMC_BTR2_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5077;"	d
FMC_BTR2_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5078;"	d
FMC_BTR2_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5079;"	d
FMC_BTR2_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5080;"	d
FMC_BTR2_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5070;"	d
FMC_BTR2_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5071;"	d
FMC_BTR2_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5072;"	d
FMC_BTR2_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5073;"	d
FMC_BTR2_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5074;"	d
FMC_BTR2_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5092;"	d
FMC_BTR2_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5093;"	d
FMC_BTR2_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5094;"	d
FMC_BTR2_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5095;"	d
FMC_BTR2_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5096;"	d
FMC_BTR2_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5098;"	d
FMC_BTR2_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5099;"	d
FMC_BTR2_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5100;"	d
FMC_BTR2_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5101;"	d
FMC_BTR2_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5102;"	d
FMC_BTR2_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5082;"	d
FMC_BTR2_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5083;"	d
FMC_BTR2_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5084;"	d
FMC_BTR2_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5085;"	d
FMC_BTR2_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5086;"	d
FMC_BTR2_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5087;"	d
FMC_BTR2_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5088;"	d
FMC_BTR2_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5089;"	d
FMC_BTR2_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5090;"	d
FMC_BTR2_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5104;"	d
FMC_BTR2_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5105;"	d
FMC_BTR2_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5106;"	d
FMC_BTR2_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5107;"	d
FMC_BTR2_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5108;"	d
FMC_BTR3_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5155;"	d
FMC_BTR3_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5156;"	d
FMC_BTR3_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5157;"	d
FMC_BTR3_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5121;"	d
FMC_BTR3_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5122;"	d
FMC_BTR3_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5123;"	d
FMC_BTR3_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5124;"	d
FMC_BTR3_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5125;"	d
FMC_BTR3_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5115;"	d
FMC_BTR3_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5116;"	d
FMC_BTR3_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5117;"	d
FMC_BTR3_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5118;"	d
FMC_BTR3_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5119;"	d
FMC_BTR3_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5137;"	d
FMC_BTR3_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5138;"	d
FMC_BTR3_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5139;"	d
FMC_BTR3_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5140;"	d
FMC_BTR3_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5141;"	d
FMC_BTR3_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5143;"	d
FMC_BTR3_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5144;"	d
FMC_BTR3_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5145;"	d
FMC_BTR3_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5146;"	d
FMC_BTR3_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5147;"	d
FMC_BTR3_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5127;"	d
FMC_BTR3_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5128;"	d
FMC_BTR3_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5129;"	d
FMC_BTR3_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5130;"	d
FMC_BTR3_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5131;"	d
FMC_BTR3_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5132;"	d
FMC_BTR3_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5133;"	d
FMC_BTR3_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5134;"	d
FMC_BTR3_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5135;"	d
FMC_BTR3_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5149;"	d
FMC_BTR3_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5150;"	d
FMC_BTR3_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5151;"	d
FMC_BTR3_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5152;"	d
FMC_BTR3_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5153;"	d
FMC_BTR4_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5200;"	d
FMC_BTR4_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5201;"	d
FMC_BTR4_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5202;"	d
FMC_BTR4_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5166;"	d
FMC_BTR4_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5167;"	d
FMC_BTR4_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5168;"	d
FMC_BTR4_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5169;"	d
FMC_BTR4_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5170;"	d
FMC_BTR4_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5160;"	d
FMC_BTR4_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5161;"	d
FMC_BTR4_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5162;"	d
FMC_BTR4_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5163;"	d
FMC_BTR4_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5164;"	d
FMC_BTR4_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5182;"	d
FMC_BTR4_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5183;"	d
FMC_BTR4_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5184;"	d
FMC_BTR4_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5185;"	d
FMC_BTR4_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5186;"	d
FMC_BTR4_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5188;"	d
FMC_BTR4_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5189;"	d
FMC_BTR4_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5190;"	d
FMC_BTR4_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5191;"	d
FMC_BTR4_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5192;"	d
FMC_BTR4_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5172;"	d
FMC_BTR4_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5173;"	d
FMC_BTR4_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5174;"	d
FMC_BTR4_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5175;"	d
FMC_BTR4_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5176;"	d
FMC_BTR4_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5177;"	d
FMC_BTR4_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5178;"	d
FMC_BTR4_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5179;"	d
FMC_BTR4_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5180;"	d
FMC_BTR4_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5194;"	d
FMC_BTR4_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5195;"	d
FMC_BTR4_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5196;"	d
FMC_BTR4_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5197;"	d
FMC_BTR4_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5198;"	d
FMC_BWTR1_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5239;"	d
FMC_BWTR1_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5240;"	d
FMC_BWTR1_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5241;"	d
FMC_BWTR1_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5211;"	d
FMC_BWTR1_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5212;"	d
FMC_BWTR1_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5213;"	d
FMC_BWTR1_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5214;"	d
FMC_BWTR1_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5215;"	d
FMC_BWTR1_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5205;"	d
FMC_BWTR1_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5206;"	d
FMC_BWTR1_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5207;"	d
FMC_BWTR1_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5208;"	d
FMC_BWTR1_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5209;"	d
FMC_BWTR1_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5227;"	d
FMC_BWTR1_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5228;"	d
FMC_BWTR1_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5229;"	d
FMC_BWTR1_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5230;"	d
FMC_BWTR1_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5231;"	d
FMC_BWTR1_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5217;"	d
FMC_BWTR1_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5218;"	d
FMC_BWTR1_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5219;"	d
FMC_BWTR1_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5220;"	d
FMC_BWTR1_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5221;"	d
FMC_BWTR1_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5222;"	d
FMC_BWTR1_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5223;"	d
FMC_BWTR1_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5224;"	d
FMC_BWTR1_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5225;"	d
FMC_BWTR1_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5233;"	d
FMC_BWTR1_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5234;"	d
FMC_BWTR1_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5235;"	d
FMC_BWTR1_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5236;"	d
FMC_BWTR1_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5237;"	d
FMC_BWTR2_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5278;"	d
FMC_BWTR2_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5279;"	d
FMC_BWTR2_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5280;"	d
FMC_BWTR2_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5250;"	d
FMC_BWTR2_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5251;"	d
FMC_BWTR2_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5252;"	d
FMC_BWTR2_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5253;"	d
FMC_BWTR2_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5254;"	d
FMC_BWTR2_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5244;"	d
FMC_BWTR2_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5245;"	d
FMC_BWTR2_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5246;"	d
FMC_BWTR2_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5247;"	d
FMC_BWTR2_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5248;"	d
FMC_BWTR2_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5266;"	d
FMC_BWTR2_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5267;"	d
FMC_BWTR2_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5268;"	d
FMC_BWTR2_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5269;"	d
FMC_BWTR2_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5270;"	d
FMC_BWTR2_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5256;"	d
FMC_BWTR2_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5257;"	d
FMC_BWTR2_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5258;"	d
FMC_BWTR2_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5259;"	d
FMC_BWTR2_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5260;"	d
FMC_BWTR2_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5261;"	d
FMC_BWTR2_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5262;"	d
FMC_BWTR2_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5263;"	d
FMC_BWTR2_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5264;"	d
FMC_BWTR2_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5272;"	d
FMC_BWTR2_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5273;"	d
FMC_BWTR2_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5274;"	d
FMC_BWTR2_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5275;"	d
FMC_BWTR2_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5276;"	d
FMC_BWTR3_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5317;"	d
FMC_BWTR3_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5318;"	d
FMC_BWTR3_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5319;"	d
FMC_BWTR3_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5289;"	d
FMC_BWTR3_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5290;"	d
FMC_BWTR3_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5291;"	d
FMC_BWTR3_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5292;"	d
FMC_BWTR3_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5293;"	d
FMC_BWTR3_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5283;"	d
FMC_BWTR3_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5284;"	d
FMC_BWTR3_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5285;"	d
FMC_BWTR3_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5286;"	d
FMC_BWTR3_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5287;"	d
FMC_BWTR3_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5305;"	d
FMC_BWTR3_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5306;"	d
FMC_BWTR3_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5307;"	d
FMC_BWTR3_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5308;"	d
FMC_BWTR3_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5309;"	d
FMC_BWTR3_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5295;"	d
FMC_BWTR3_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5296;"	d
FMC_BWTR3_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5297;"	d
FMC_BWTR3_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5298;"	d
FMC_BWTR3_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5299;"	d
FMC_BWTR3_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5300;"	d
FMC_BWTR3_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5301;"	d
FMC_BWTR3_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5302;"	d
FMC_BWTR3_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5303;"	d
FMC_BWTR3_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5311;"	d
FMC_BWTR3_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5312;"	d
FMC_BWTR3_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5313;"	d
FMC_BWTR3_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5314;"	d
FMC_BWTR3_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5315;"	d
FMC_BWTR4_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5356;"	d
FMC_BWTR4_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5357;"	d
FMC_BWTR4_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5358;"	d
FMC_BWTR4_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5328;"	d
FMC_BWTR4_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5329;"	d
FMC_BWTR4_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5330;"	d
FMC_BWTR4_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5331;"	d
FMC_BWTR4_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5332;"	d
FMC_BWTR4_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5322;"	d
FMC_BWTR4_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5323;"	d
FMC_BWTR4_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5324;"	d
FMC_BWTR4_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5325;"	d
FMC_BWTR4_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5326;"	d
FMC_BWTR4_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5344;"	d
FMC_BWTR4_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5345;"	d
FMC_BWTR4_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5346;"	d
FMC_BWTR4_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5347;"	d
FMC_BWTR4_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5348;"	d
FMC_BWTR4_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5334;"	d
FMC_BWTR4_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5335;"	d
FMC_BWTR4_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5336;"	d
FMC_BWTR4_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5337;"	d
FMC_BWTR4_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5338;"	d
FMC_BWTR4_DATAST_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5339;"	d
FMC_BWTR4_DATAST_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5340;"	d
FMC_BWTR4_DATAST_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5341;"	d
FMC_BWTR4_DATAST_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5342;"	d
FMC_BWTR4_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5350;"	d
FMC_BWTR4_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5351;"	d
FMC_BWTR4_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5352;"	d
FMC_BWTR4_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5353;"	d
FMC_BWTR4_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5354;"	d
FMC_Bank1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1703;"	d
FMC_Bank1E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1704;"	d
FMC_Bank1E_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1584;"	d
FMC_Bank1E_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FMC_Bank1E_TypeDef;$/;"	t	typeref:struct:__anon272
FMC_Bank1_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1583;"	d
FMC_Bank1_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FMC_Bank1_TypeDef; $/;"	t	typeref:struct:__anon271
FMC_Bank2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1705;"	d
FMC_Bank2_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1585;"	d
FMC_Bank2_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FMC_Bank2_TypeDef;$/;"	t	typeref:struct:__anon273
FMC_Bank3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1706;"	d
FMC_Bank3_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1586;"	d
FMC_Bank3_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FMC_Bank3_TypeDef;$/;"	t	typeref:struct:__anon274
FMC_Bank4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1707;"	d
FMC_Bank4_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1587;"	d
FMC_Bank4_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FMC_Bank4_TypeDef; $/;"	t	typeref:struct:__anon275
FMC_Bank5_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1708;"	d
FMC_Bank5_6_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1588;"	d
FMC_Bank5_6_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FMC_Bank5_6_TypeDef; $/;"	t	typeref:struct:__anon276
FMC_ECCR2_ECC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5759;"	d
FMC_ECCR3_ECC3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5762;"	d
FMC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  FMC_IRQn                    = 48,     \/*!< FMC global Interrupt                                              *\/$/;"	e	enum:IRQn
FMC_PATT2_ATTHIZ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5625;"	d
FMC_PATT2_ATTHIZ2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5626;"	d
FMC_PATT2_ATTHIZ2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5627;"	d
FMC_PATT2_ATTHIZ2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5628;"	d
FMC_PATT2_ATTHIZ2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5629;"	d
FMC_PATT2_ATTHIZ2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5630;"	d
FMC_PATT2_ATTHIZ2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5631;"	d
FMC_PATT2_ATTHIZ2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5632;"	d
FMC_PATT2_ATTHIZ2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5633;"	d
FMC_PATT2_ATTHOLD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5615;"	d
FMC_PATT2_ATTHOLD2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5616;"	d
FMC_PATT2_ATTHOLD2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5617;"	d
FMC_PATT2_ATTHOLD2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5618;"	d
FMC_PATT2_ATTHOLD2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5619;"	d
FMC_PATT2_ATTHOLD2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5620;"	d
FMC_PATT2_ATTHOLD2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5621;"	d
FMC_PATT2_ATTHOLD2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5622;"	d
FMC_PATT2_ATTHOLD2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5623;"	d
FMC_PATT2_ATTSET2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5595;"	d
FMC_PATT2_ATTSET2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5596;"	d
FMC_PATT2_ATTSET2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5597;"	d
FMC_PATT2_ATTSET2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5598;"	d
FMC_PATT2_ATTSET2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5599;"	d
FMC_PATT2_ATTSET2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5600;"	d
FMC_PATT2_ATTSET2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5601;"	d
FMC_PATT2_ATTSET2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5602;"	d
FMC_PATT2_ATTSET2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5603;"	d
FMC_PATT2_ATTWAIT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5605;"	d
FMC_PATT2_ATTWAIT2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5606;"	d
FMC_PATT2_ATTWAIT2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5607;"	d
FMC_PATT2_ATTWAIT2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5608;"	d
FMC_PATT2_ATTWAIT2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5609;"	d
FMC_PATT2_ATTWAIT2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5610;"	d
FMC_PATT2_ATTWAIT2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5611;"	d
FMC_PATT2_ATTWAIT2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5612;"	d
FMC_PATT2_ATTWAIT2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5613;"	d
FMC_PATT3_ATTHIZ3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5666;"	d
FMC_PATT3_ATTHIZ3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5667;"	d
FMC_PATT3_ATTHIZ3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5668;"	d
FMC_PATT3_ATTHIZ3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5669;"	d
FMC_PATT3_ATTHIZ3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5670;"	d
FMC_PATT3_ATTHIZ3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5671;"	d
FMC_PATT3_ATTHIZ3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5672;"	d
FMC_PATT3_ATTHIZ3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5673;"	d
FMC_PATT3_ATTHIZ3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5674;"	d
FMC_PATT3_ATTHOLD3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5656;"	d
FMC_PATT3_ATTHOLD3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5657;"	d
FMC_PATT3_ATTHOLD3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5658;"	d
FMC_PATT3_ATTHOLD3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5659;"	d
FMC_PATT3_ATTHOLD3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5660;"	d
FMC_PATT3_ATTHOLD3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5661;"	d
FMC_PATT3_ATTHOLD3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5662;"	d
FMC_PATT3_ATTHOLD3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5663;"	d
FMC_PATT3_ATTHOLD3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5664;"	d
FMC_PATT3_ATTSET3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5636;"	d
FMC_PATT3_ATTSET3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5637;"	d
FMC_PATT3_ATTSET3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5638;"	d
FMC_PATT3_ATTSET3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5639;"	d
FMC_PATT3_ATTSET3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5640;"	d
FMC_PATT3_ATTSET3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5641;"	d
FMC_PATT3_ATTSET3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5642;"	d
FMC_PATT3_ATTSET3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5643;"	d
FMC_PATT3_ATTSET3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5644;"	d
FMC_PATT3_ATTWAIT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5646;"	d
FMC_PATT3_ATTWAIT3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5647;"	d
FMC_PATT3_ATTWAIT3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5648;"	d
FMC_PATT3_ATTWAIT3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5649;"	d
FMC_PATT3_ATTWAIT3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5650;"	d
FMC_PATT3_ATTWAIT3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5651;"	d
FMC_PATT3_ATTWAIT3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5652;"	d
FMC_PATT3_ATTWAIT3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5653;"	d
FMC_PATT3_ATTWAIT3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5654;"	d
FMC_PATT4_ATTHIZ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5707;"	d
FMC_PATT4_ATTHIZ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5708;"	d
FMC_PATT4_ATTHIZ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5709;"	d
FMC_PATT4_ATTHIZ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5710;"	d
FMC_PATT4_ATTHIZ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5711;"	d
FMC_PATT4_ATTHIZ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5712;"	d
FMC_PATT4_ATTHIZ4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5713;"	d
FMC_PATT4_ATTHIZ4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5714;"	d
FMC_PATT4_ATTHIZ4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5715;"	d
FMC_PATT4_ATTHOLD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5697;"	d
FMC_PATT4_ATTHOLD4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5698;"	d
FMC_PATT4_ATTHOLD4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5699;"	d
FMC_PATT4_ATTHOLD4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5700;"	d
FMC_PATT4_ATTHOLD4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5701;"	d
FMC_PATT4_ATTHOLD4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5702;"	d
FMC_PATT4_ATTHOLD4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5703;"	d
FMC_PATT4_ATTHOLD4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5704;"	d
FMC_PATT4_ATTHOLD4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5705;"	d
FMC_PATT4_ATTSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5677;"	d
FMC_PATT4_ATTSET4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5678;"	d
FMC_PATT4_ATTSET4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5679;"	d
FMC_PATT4_ATTSET4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5680;"	d
FMC_PATT4_ATTSET4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5681;"	d
FMC_PATT4_ATTSET4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5682;"	d
FMC_PATT4_ATTSET4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5683;"	d
FMC_PATT4_ATTSET4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5684;"	d
FMC_PATT4_ATTSET4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5685;"	d
FMC_PATT4_ATTWAIT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5687;"	d
FMC_PATT4_ATTWAIT4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5688;"	d
FMC_PATT4_ATTWAIT4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5689;"	d
FMC_PATT4_ATTWAIT4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5690;"	d
FMC_PATT4_ATTWAIT4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5691;"	d
FMC_PATT4_ATTWAIT4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5692;"	d
FMC_PATT4_ATTWAIT4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5693;"	d
FMC_PATT4_ATTWAIT4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5694;"	d
FMC_PATT4_ATTWAIT4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5695;"	d
FMC_PCR2_ECCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5369;"	d
FMC_PCR2_ECCPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5383;"	d
FMC_PCR2_ECCPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5384;"	d
FMC_PCR2_ECCPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5385;"	d
FMC_PCR2_ECCPS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5386;"	d
FMC_PCR2_PBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5362;"	d
FMC_PCR2_PTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5363;"	d
FMC_PCR2_PWAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5361;"	d
FMC_PCR2_PWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5365;"	d
FMC_PCR2_PWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5366;"	d
FMC_PCR2_PWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5367;"	d
FMC_PCR2_TAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5377;"	d
FMC_PCR2_TAR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5378;"	d
FMC_PCR2_TAR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5379;"	d
FMC_PCR2_TAR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5380;"	d
FMC_PCR2_TAR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5381;"	d
FMC_PCR2_TCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5371;"	d
FMC_PCR2_TCLR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5372;"	d
FMC_PCR2_TCLR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5373;"	d
FMC_PCR2_TCLR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5374;"	d
FMC_PCR2_TCLR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5375;"	d
FMC_PCR3_ECCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5397;"	d
FMC_PCR3_ECCPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5411;"	d
FMC_PCR3_ECCPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5412;"	d
FMC_PCR3_ECCPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5413;"	d
FMC_PCR3_ECCPS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5414;"	d
FMC_PCR3_PBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5390;"	d
FMC_PCR3_PTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5391;"	d
FMC_PCR3_PWAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5389;"	d
FMC_PCR3_PWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5393;"	d
FMC_PCR3_PWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5394;"	d
FMC_PCR3_PWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5395;"	d
FMC_PCR3_TAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5405;"	d
FMC_PCR3_TAR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5406;"	d
FMC_PCR3_TAR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5407;"	d
FMC_PCR3_TAR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5408;"	d
FMC_PCR3_TAR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5409;"	d
FMC_PCR3_TCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5399;"	d
FMC_PCR3_TCLR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5400;"	d
FMC_PCR3_TCLR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5401;"	d
FMC_PCR3_TCLR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5402;"	d
FMC_PCR3_TCLR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5403;"	d
FMC_PCR4_ECCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5425;"	d
FMC_PCR4_ECCPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5439;"	d
FMC_PCR4_ECCPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5440;"	d
FMC_PCR4_ECCPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5441;"	d
FMC_PCR4_ECCPS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5442;"	d
FMC_PCR4_PBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5418;"	d
FMC_PCR4_PTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5419;"	d
FMC_PCR4_PWAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5417;"	d
FMC_PCR4_PWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5421;"	d
FMC_PCR4_PWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5422;"	d
FMC_PCR4_PWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5423;"	d
FMC_PCR4_TAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5433;"	d
FMC_PCR4_TAR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5434;"	d
FMC_PCR4_TAR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5435;"	d
FMC_PCR4_TAR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5436;"	d
FMC_PCR4_TAR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5437;"	d
FMC_PCR4_TCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5427;"	d
FMC_PCR4_TCLR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5428;"	d
FMC_PCR4_TCLR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5429;"	d
FMC_PCR4_TCLR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5430;"	d
FMC_PCR4_TCLR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5431;"	d
FMC_PIO4_IOHIZ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5748;"	d
FMC_PIO4_IOHIZ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5749;"	d
FMC_PIO4_IOHIZ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5750;"	d
FMC_PIO4_IOHIZ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5751;"	d
FMC_PIO4_IOHIZ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5752;"	d
FMC_PIO4_IOHIZ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5753;"	d
FMC_PIO4_IOHIZ4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5754;"	d
FMC_PIO4_IOHIZ4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5755;"	d
FMC_PIO4_IOHIZ4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5756;"	d
FMC_PIO4_IOHOLD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5738;"	d
FMC_PIO4_IOHOLD4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5739;"	d
FMC_PIO4_IOHOLD4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5740;"	d
FMC_PIO4_IOHOLD4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5741;"	d
FMC_PIO4_IOHOLD4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5742;"	d
FMC_PIO4_IOHOLD4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5743;"	d
FMC_PIO4_IOHOLD4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5744;"	d
FMC_PIO4_IOHOLD4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5745;"	d
FMC_PIO4_IOHOLD4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5746;"	d
FMC_PIO4_IOSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5718;"	d
FMC_PIO4_IOSET4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5719;"	d
FMC_PIO4_IOSET4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5720;"	d
FMC_PIO4_IOSET4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5721;"	d
FMC_PIO4_IOSET4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5722;"	d
FMC_PIO4_IOSET4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5723;"	d
FMC_PIO4_IOSET4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5724;"	d
FMC_PIO4_IOSET4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5725;"	d
FMC_PIO4_IOSET4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5726;"	d
FMC_PIO4_IOWAIT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5728;"	d
FMC_PIO4_IOWAIT4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5729;"	d
FMC_PIO4_IOWAIT4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5730;"	d
FMC_PIO4_IOWAIT4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5731;"	d
FMC_PIO4_IOWAIT4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5732;"	d
FMC_PIO4_IOWAIT4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5733;"	d
FMC_PIO4_IOWAIT4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5734;"	d
FMC_PIO4_IOWAIT4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5735;"	d
FMC_PIO4_IOWAIT4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5736;"	d
FMC_PMEM2_MEMHIZ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5502;"	d
FMC_PMEM2_MEMHIZ2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5503;"	d
FMC_PMEM2_MEMHIZ2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5504;"	d
FMC_PMEM2_MEMHIZ2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5505;"	d
FMC_PMEM2_MEMHIZ2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5506;"	d
FMC_PMEM2_MEMHIZ2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5507;"	d
FMC_PMEM2_MEMHIZ2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5508;"	d
FMC_PMEM2_MEMHIZ2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5509;"	d
FMC_PMEM2_MEMHIZ2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5510;"	d
FMC_PMEM2_MEMHOLD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5492;"	d
FMC_PMEM2_MEMHOLD2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5493;"	d
FMC_PMEM2_MEMHOLD2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5494;"	d
FMC_PMEM2_MEMHOLD2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5495;"	d
FMC_PMEM2_MEMHOLD2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5496;"	d
FMC_PMEM2_MEMHOLD2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5497;"	d
FMC_PMEM2_MEMHOLD2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5498;"	d
FMC_PMEM2_MEMHOLD2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5499;"	d
FMC_PMEM2_MEMHOLD2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5500;"	d
FMC_PMEM2_MEMSET2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5472;"	d
FMC_PMEM2_MEMSET2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5473;"	d
FMC_PMEM2_MEMSET2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5474;"	d
FMC_PMEM2_MEMSET2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5475;"	d
FMC_PMEM2_MEMSET2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5476;"	d
FMC_PMEM2_MEMSET2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5477;"	d
FMC_PMEM2_MEMSET2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5478;"	d
FMC_PMEM2_MEMSET2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5479;"	d
FMC_PMEM2_MEMSET2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5480;"	d
FMC_PMEM2_MEMWAIT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5482;"	d
FMC_PMEM2_MEMWAIT2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5483;"	d
FMC_PMEM2_MEMWAIT2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5484;"	d
FMC_PMEM2_MEMWAIT2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5485;"	d
FMC_PMEM2_MEMWAIT2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5486;"	d
FMC_PMEM2_MEMWAIT2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5487;"	d
FMC_PMEM2_MEMWAIT2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5488;"	d
FMC_PMEM2_MEMWAIT2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5489;"	d
FMC_PMEM2_MEMWAIT2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5490;"	d
FMC_PMEM3_MEMHIZ3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5543;"	d
FMC_PMEM3_MEMHIZ3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5544;"	d
FMC_PMEM3_MEMHIZ3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5545;"	d
FMC_PMEM3_MEMHIZ3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5546;"	d
FMC_PMEM3_MEMHIZ3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5547;"	d
FMC_PMEM3_MEMHIZ3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5548;"	d
FMC_PMEM3_MEMHIZ3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5549;"	d
FMC_PMEM3_MEMHIZ3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5550;"	d
FMC_PMEM3_MEMHIZ3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5551;"	d
FMC_PMEM3_MEMHOLD3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5533;"	d
FMC_PMEM3_MEMHOLD3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5534;"	d
FMC_PMEM3_MEMHOLD3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5535;"	d
FMC_PMEM3_MEMHOLD3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5536;"	d
FMC_PMEM3_MEMHOLD3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5537;"	d
FMC_PMEM3_MEMHOLD3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5538;"	d
FMC_PMEM3_MEMHOLD3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5539;"	d
FMC_PMEM3_MEMHOLD3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5540;"	d
FMC_PMEM3_MEMHOLD3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5541;"	d
FMC_PMEM3_MEMSET3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5513;"	d
FMC_PMEM3_MEMSET3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5514;"	d
FMC_PMEM3_MEMSET3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5515;"	d
FMC_PMEM3_MEMSET3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5516;"	d
FMC_PMEM3_MEMSET3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5517;"	d
FMC_PMEM3_MEMSET3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5518;"	d
FMC_PMEM3_MEMSET3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5519;"	d
FMC_PMEM3_MEMSET3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5520;"	d
FMC_PMEM3_MEMSET3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5521;"	d
FMC_PMEM3_MEMWAIT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5523;"	d
FMC_PMEM3_MEMWAIT3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5524;"	d
FMC_PMEM3_MEMWAIT3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5525;"	d
FMC_PMEM3_MEMWAIT3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5526;"	d
FMC_PMEM3_MEMWAIT3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5527;"	d
FMC_PMEM3_MEMWAIT3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5528;"	d
FMC_PMEM3_MEMWAIT3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5529;"	d
FMC_PMEM3_MEMWAIT3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5530;"	d
FMC_PMEM3_MEMWAIT3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5531;"	d
FMC_PMEM4_MEMHIZ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5584;"	d
FMC_PMEM4_MEMHIZ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5585;"	d
FMC_PMEM4_MEMHIZ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5586;"	d
FMC_PMEM4_MEMHIZ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5587;"	d
FMC_PMEM4_MEMHIZ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5588;"	d
FMC_PMEM4_MEMHIZ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5589;"	d
FMC_PMEM4_MEMHIZ4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5590;"	d
FMC_PMEM4_MEMHIZ4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5591;"	d
FMC_PMEM4_MEMHIZ4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5592;"	d
FMC_PMEM4_MEMHOLD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5574;"	d
FMC_PMEM4_MEMHOLD4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5575;"	d
FMC_PMEM4_MEMHOLD4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5576;"	d
FMC_PMEM4_MEMHOLD4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5577;"	d
FMC_PMEM4_MEMHOLD4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5578;"	d
FMC_PMEM4_MEMHOLD4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5579;"	d
FMC_PMEM4_MEMHOLD4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5580;"	d
FMC_PMEM4_MEMHOLD4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5581;"	d
FMC_PMEM4_MEMHOLD4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5582;"	d
FMC_PMEM4_MEMSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5554;"	d
FMC_PMEM4_MEMSET4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5555;"	d
FMC_PMEM4_MEMSET4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5556;"	d
FMC_PMEM4_MEMSET4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5557;"	d
FMC_PMEM4_MEMSET4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5558;"	d
FMC_PMEM4_MEMSET4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5559;"	d
FMC_PMEM4_MEMSET4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5560;"	d
FMC_PMEM4_MEMSET4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5561;"	d
FMC_PMEM4_MEMSET4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5562;"	d
FMC_PMEM4_MEMWAIT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5564;"	d
FMC_PMEM4_MEMWAIT4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5565;"	d
FMC_PMEM4_MEMWAIT4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5566;"	d
FMC_PMEM4_MEMWAIT4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5567;"	d
FMC_PMEM4_MEMWAIT4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5568;"	d
FMC_PMEM4_MEMWAIT4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5569;"	d
FMC_PMEM4_MEMWAIT4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5570;"	d
FMC_PMEM4_MEMWAIT4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5571;"	d
FMC_PMEM4_MEMWAIT4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5572;"	d
FMC_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1447;"	d
FMC_SDCMR_CTB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5912;"	d
FMC_SDCMR_CTB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5910;"	d
FMC_SDCMR_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5905;"	d
FMC_SDCMR_MODE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5906;"	d
FMC_SDCMR_MODE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5907;"	d
FMC_SDCMR_MODE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5908;"	d
FMC_SDCMR_MRD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5920;"	d
FMC_SDCMR_NRFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5914;"	d
FMC_SDCMR_NRFS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5915;"	d
FMC_SDCMR_NRFS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5916;"	d
FMC_SDCMR_NRFS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5917;"	d
FMC_SDCMR_NRFS_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5918;"	d
FMC_SDCR1_CAS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5779;"	d
FMC_SDCR1_CAS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5780;"	d
FMC_SDCR1_CAS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5781;"	d
FMC_SDCR1_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5773;"	d
FMC_SDCR1_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5774;"	d
FMC_SDCR1_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5775;"	d
FMC_SDCR1_NB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5777;"	d
FMC_SDCR1_NC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5765;"	d
FMC_SDCR1_NC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5766;"	d
FMC_SDCR1_NC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5767;"	d
FMC_SDCR1_NR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5769;"	d
FMC_SDCR1_NR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5770;"	d
FMC_SDCR1_NR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5771;"	d
FMC_SDCR1_RBURST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5789;"	d
FMC_SDCR1_RPIPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5791;"	d
FMC_SDCR1_RPIPE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5792;"	d
FMC_SDCR1_RPIPE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5793;"	d
FMC_SDCR1_SDCLK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5785;"	d
FMC_SDCR1_SDCLK_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5786;"	d
FMC_SDCR1_SDCLK_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5787;"	d
FMC_SDCR1_WP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5783;"	d
FMC_SDCR2_CAS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5810;"	d
FMC_SDCR2_CAS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5811;"	d
FMC_SDCR2_CAS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5812;"	d
FMC_SDCR2_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5804;"	d
FMC_SDCR2_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5805;"	d
FMC_SDCR2_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5806;"	d
FMC_SDCR2_NB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5808;"	d
FMC_SDCR2_NC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5796;"	d
FMC_SDCR2_NC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5797;"	d
FMC_SDCR2_NC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5798;"	d
FMC_SDCR2_NR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5800;"	d
FMC_SDCR2_NR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5801;"	d
FMC_SDCR2_NR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5802;"	d
FMC_SDCR2_RBURST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5820;"	d
FMC_SDCR2_RPIPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5822;"	d
FMC_SDCR2_RPIPE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5823;"	d
FMC_SDCR2_RPIPE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5824;"	d
FMC_SDCR2_SDCLK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5816;"	d
FMC_SDCR2_SDCLK_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5817;"	d
FMC_SDCR2_SDCLK_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5818;"	d
FMC_SDCR2_WP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5814;"	d
FMC_SDRTR_COUNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5925;"	d
FMC_SDRTR_CRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5923;"	d
FMC_SDRTR_REIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5927;"	d
FMC_SDSR_BUSY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5940;"	d
FMC_SDSR_MODES1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5932;"	d
FMC_SDSR_MODES1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5933;"	d
FMC_SDSR_MODES1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5934;"	d
FMC_SDSR_MODES2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5936;"	d
FMC_SDSR_MODES2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5937;"	d
FMC_SDSR_MODES2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5938;"	d
FMC_SDSR_RE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5930;"	d
FMC_SDTR1_TMRD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5827;"	d
FMC_SDTR1_TMRD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5828;"	d
FMC_SDTR1_TMRD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5829;"	d
FMC_SDTR1_TMRD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5830;"	d
FMC_SDTR1_TMRD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5831;"	d
FMC_SDTR1_TRAS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5839;"	d
FMC_SDTR1_TRAS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5840;"	d
FMC_SDTR1_TRAS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5841;"	d
FMC_SDTR1_TRAS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5842;"	d
FMC_SDTR1_TRAS_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5843;"	d
FMC_SDTR1_TRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5845;"	d
FMC_SDTR1_TRCD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5860;"	d
FMC_SDTR1_TRCD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5861;"	d
FMC_SDTR1_TRCD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5862;"	d
FMC_SDTR1_TRCD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5863;"	d
FMC_SDTR1_TRC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5846;"	d
FMC_SDTR1_TRC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5847;"	d
FMC_SDTR1_TRC_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5848;"	d
FMC_SDTR1_TRP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5855;"	d
FMC_SDTR1_TRP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5856;"	d
FMC_SDTR1_TRP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5857;"	d
FMC_SDTR1_TRP_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5858;"	d
FMC_SDTR1_TWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5850;"	d
FMC_SDTR1_TWR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5851;"	d
FMC_SDTR1_TWR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5852;"	d
FMC_SDTR1_TWR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5853;"	d
FMC_SDTR1_TXSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5833;"	d
FMC_SDTR1_TXSR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5834;"	d
FMC_SDTR1_TXSR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5835;"	d
FMC_SDTR1_TXSR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5836;"	d
FMC_SDTR1_TXSR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5837;"	d
FMC_SDTR2_TMRD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5866;"	d
FMC_SDTR2_TMRD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5867;"	d
FMC_SDTR2_TMRD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5868;"	d
FMC_SDTR2_TMRD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5869;"	d
FMC_SDTR2_TMRD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5870;"	d
FMC_SDTR2_TRAS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5878;"	d
FMC_SDTR2_TRAS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5879;"	d
FMC_SDTR2_TRAS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5880;"	d
FMC_SDTR2_TRAS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5881;"	d
FMC_SDTR2_TRAS_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5882;"	d
FMC_SDTR2_TRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5884;"	d
FMC_SDTR2_TRCD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5899;"	d
FMC_SDTR2_TRCD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5900;"	d
FMC_SDTR2_TRCD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5901;"	d
FMC_SDTR2_TRCD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5902;"	d
FMC_SDTR2_TRC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5885;"	d
FMC_SDTR2_TRC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5886;"	d
FMC_SDTR2_TRC_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5887;"	d
FMC_SDTR2_TRP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5894;"	d
FMC_SDTR2_TRP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5895;"	d
FMC_SDTR2_TRP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5896;"	d
FMC_SDTR2_TRP_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5897;"	d
FMC_SDTR2_TWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5889;"	d
FMC_SDTR2_TWR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5890;"	d
FMC_SDTR2_TWR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5891;"	d
FMC_SDTR2_TWR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5892;"	d
FMC_SDTR2_TXSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5872;"	d
FMC_SDTR2_TXSR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5873;"	d
FMC_SDTR2_TXSR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5874;"	d
FMC_SDTR2_TXSR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5875;"	d
FMC_SDTR2_TXSR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5876;"	d
FMC_SR2_FEMPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5451;"	d
FMC_SR2_IFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5450;"	d
FMC_SR2_IFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5447;"	d
FMC_SR2_ILEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5449;"	d
FMC_SR2_ILS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5446;"	d
FMC_SR2_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5448;"	d
FMC_SR2_IRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5445;"	d
FMC_SR3_FEMPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5460;"	d
FMC_SR3_IFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5459;"	d
FMC_SR3_IFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5456;"	d
FMC_SR3_ILEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5458;"	d
FMC_SR3_ILS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5455;"	d
FMC_SR3_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5457;"	d
FMC_SR3_IRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5454;"	d
FMC_SR4_FEMPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5469;"	d
FMC_SR4_IFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5468;"	d
FMC_SR4_IFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5465;"	d
FMC_SR4_ILEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5467;"	d
FMC_SR4_ILS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5464;"	d
FMC_SR4_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5466;"	d
FMC_SR4_IRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5463;"	d
FMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              FMR;                 \/*!< CAN filter master register,          Address offset: 0x200         *\/$/;"	m	struct:__anon255
FPU_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  FPU_IRQn                    = 81      \/*!< FPU global interrupt                                              *\/$/;"	e	enum:IRQn
FPU_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  FPU_IRQn                    = 81,      \/*!< FPU global interrupt                                             *\/$/;"	e	enum:IRQn
FPU_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  FPU_IRQn                    = 81,     \/*!< FPU global interrupt                                              *\/$/;"	e	enum:IRQn
FR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FR1; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon254
FR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FR2; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon254
FRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FRCR;     \/*!< SAI block x frame configuration register, Address offset: 0x0C *\/$/;"	m	struct:__anon287
FS1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              FS1R;                \/*!< CAN filter scale register,           Address offset: 0x20C         *\/$/;"	m	struct:__anon255
FSMC_BCR1_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4144;"	d
FSMC_BCR1_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4137;"	d
FSMC_BCR1_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4145;"	d
FSMC_BCR1_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4143;"	d
FSMC_BCR1_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4136;"	d
FSMC_BCR1_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4125;"	d
FSMC_BCR1_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4128;"	d
FSMC_BCR1_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4129;"	d
FSMC_BCR1_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4130;"	d
FSMC_BCR1_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4126;"	d
FSMC_BCR1_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4132;"	d
FSMC_BCR1_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4133;"	d
FSMC_BCR1_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4134;"	d
FSMC_BCR1_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4140;"	d
FSMC_BCR1_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4142;"	d
FSMC_BCR1_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4138;"	d
FSMC_BCR1_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4139;"	d
FSMC_BCR1_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4141;"	d
FSMC_BCR2_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4167;"	d
FSMC_BCR2_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4160;"	d
FSMC_BCR2_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4168;"	d
FSMC_BCR2_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4166;"	d
FSMC_BCR2_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4159;"	d
FSMC_BCR2_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4148;"	d
FSMC_BCR2_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4151;"	d
FSMC_BCR2_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4152;"	d
FSMC_BCR2_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4153;"	d
FSMC_BCR2_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4149;"	d
FSMC_BCR2_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4155;"	d
FSMC_BCR2_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4156;"	d
FSMC_BCR2_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4157;"	d
FSMC_BCR2_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4163;"	d
FSMC_BCR2_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4165;"	d
FSMC_BCR2_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4161;"	d
FSMC_BCR2_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4162;"	d
FSMC_BCR2_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4164;"	d
FSMC_BCR3_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4190;"	d
FSMC_BCR3_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4183;"	d
FSMC_BCR3_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4191;"	d
FSMC_BCR3_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4189;"	d
FSMC_BCR3_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4182;"	d
FSMC_BCR3_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4171;"	d
FSMC_BCR3_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4174;"	d
FSMC_BCR3_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4175;"	d
FSMC_BCR3_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4176;"	d
FSMC_BCR3_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4172;"	d
FSMC_BCR3_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4178;"	d
FSMC_BCR3_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4179;"	d
FSMC_BCR3_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4180;"	d
FSMC_BCR3_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4186;"	d
FSMC_BCR3_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4188;"	d
FSMC_BCR3_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4184;"	d
FSMC_BCR3_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4185;"	d
FSMC_BCR3_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4187;"	d
FSMC_BCR4_ASYNCWAIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4213;"	d
FSMC_BCR4_BURSTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4206;"	d
FSMC_BCR4_CBURSTRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4214;"	d
FSMC_BCR4_EXTMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4212;"	d
FSMC_BCR4_FACCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4205;"	d
FSMC_BCR4_MBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4194;"	d
FSMC_BCR4_MTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4197;"	d
FSMC_BCR4_MTYP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4198;"	d
FSMC_BCR4_MTYP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4199;"	d
FSMC_BCR4_MUXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4195;"	d
FSMC_BCR4_MWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4201;"	d
FSMC_BCR4_MWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4202;"	d
FSMC_BCR4_MWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4203;"	d
FSMC_BCR4_WAITCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4209;"	d
FSMC_BCR4_WAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4211;"	d
FSMC_BCR4_WAITPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4207;"	d
FSMC_BCR4_WRAPMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4208;"	d
FSMC_BCR4_WREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4210;"	d
FSMC_BTR1_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4253;"	d
FSMC_BTR1_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4254;"	d
FSMC_BTR1_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4255;"	d
FSMC_BTR1_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4223;"	d
FSMC_BTR1_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4224;"	d
FSMC_BTR1_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4225;"	d
FSMC_BTR1_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4226;"	d
FSMC_BTR1_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4227;"	d
FSMC_BTR1_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4217;"	d
FSMC_BTR1_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4218;"	d
FSMC_BTR1_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4219;"	d
FSMC_BTR1_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4220;"	d
FSMC_BTR1_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4221;"	d
FSMC_BTR1_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4235;"	d
FSMC_BTR1_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4236;"	d
FSMC_BTR1_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4237;"	d
FSMC_BTR1_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4238;"	d
FSMC_BTR1_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4239;"	d
FSMC_BTR1_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4241;"	d
FSMC_BTR1_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4242;"	d
FSMC_BTR1_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4243;"	d
FSMC_BTR1_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4244;"	d
FSMC_BTR1_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4245;"	d
FSMC_BTR1_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4229;"	d
FSMC_BTR1_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4230;"	d
FSMC_BTR1_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4231;"	d
FSMC_BTR1_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4232;"	d
FSMC_BTR1_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4233;"	d
FSMC_BTR1_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4247;"	d
FSMC_BTR1_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4248;"	d
FSMC_BTR1_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4249;"	d
FSMC_BTR1_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4250;"	d
FSMC_BTR1_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4251;"	d
FSMC_BTR2_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4294;"	d
FSMC_BTR2_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4295;"	d
FSMC_BTR2_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4296;"	d
FSMC_BTR2_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4264;"	d
FSMC_BTR2_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4265;"	d
FSMC_BTR2_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4266;"	d
FSMC_BTR2_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4267;"	d
FSMC_BTR2_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4268;"	d
FSMC_BTR2_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4258;"	d
FSMC_BTR2_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4259;"	d
FSMC_BTR2_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4260;"	d
FSMC_BTR2_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4261;"	d
FSMC_BTR2_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4262;"	d
FSMC_BTR2_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4276;"	d
FSMC_BTR2_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4277;"	d
FSMC_BTR2_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4278;"	d
FSMC_BTR2_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4279;"	d
FSMC_BTR2_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4280;"	d
FSMC_BTR2_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4282;"	d
FSMC_BTR2_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4283;"	d
FSMC_BTR2_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4284;"	d
FSMC_BTR2_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4285;"	d
FSMC_BTR2_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4286;"	d
FSMC_BTR2_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4270;"	d
FSMC_BTR2_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4271;"	d
FSMC_BTR2_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4272;"	d
FSMC_BTR2_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4273;"	d
FSMC_BTR2_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4274;"	d
FSMC_BTR2_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4288;"	d
FSMC_BTR2_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4289;"	d
FSMC_BTR2_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4290;"	d
FSMC_BTR2_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4291;"	d
FSMC_BTR2_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4292;"	d
FSMC_BTR3_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4335;"	d
FSMC_BTR3_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4336;"	d
FSMC_BTR3_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4337;"	d
FSMC_BTR3_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4305;"	d
FSMC_BTR3_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4306;"	d
FSMC_BTR3_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4307;"	d
FSMC_BTR3_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4308;"	d
FSMC_BTR3_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4309;"	d
FSMC_BTR3_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4299;"	d
FSMC_BTR3_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4300;"	d
FSMC_BTR3_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4301;"	d
FSMC_BTR3_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4302;"	d
FSMC_BTR3_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4303;"	d
FSMC_BTR3_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4317;"	d
FSMC_BTR3_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4318;"	d
FSMC_BTR3_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4319;"	d
FSMC_BTR3_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4320;"	d
FSMC_BTR3_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4321;"	d
FSMC_BTR3_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4323;"	d
FSMC_BTR3_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4324;"	d
FSMC_BTR3_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4325;"	d
FSMC_BTR3_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4326;"	d
FSMC_BTR3_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4327;"	d
FSMC_BTR3_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4311;"	d
FSMC_BTR3_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4312;"	d
FSMC_BTR3_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4313;"	d
FSMC_BTR3_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4314;"	d
FSMC_BTR3_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4315;"	d
FSMC_BTR3_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4329;"	d
FSMC_BTR3_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4330;"	d
FSMC_BTR3_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4331;"	d
FSMC_BTR3_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4332;"	d
FSMC_BTR3_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4333;"	d
FSMC_BTR4_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4376;"	d
FSMC_BTR4_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4377;"	d
FSMC_BTR4_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4378;"	d
FSMC_BTR4_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4346;"	d
FSMC_BTR4_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4347;"	d
FSMC_BTR4_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4348;"	d
FSMC_BTR4_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4349;"	d
FSMC_BTR4_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4350;"	d
FSMC_BTR4_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4340;"	d
FSMC_BTR4_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4341;"	d
FSMC_BTR4_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4342;"	d
FSMC_BTR4_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4343;"	d
FSMC_BTR4_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4344;"	d
FSMC_BTR4_BUSTURN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4358;"	d
FSMC_BTR4_BUSTURN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4359;"	d
FSMC_BTR4_BUSTURN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4360;"	d
FSMC_BTR4_BUSTURN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4361;"	d
FSMC_BTR4_BUSTURN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4362;"	d
FSMC_BTR4_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4364;"	d
FSMC_BTR4_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4365;"	d
FSMC_BTR4_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4366;"	d
FSMC_BTR4_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4367;"	d
FSMC_BTR4_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4368;"	d
FSMC_BTR4_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4352;"	d
FSMC_BTR4_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4353;"	d
FSMC_BTR4_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4354;"	d
FSMC_BTR4_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4355;"	d
FSMC_BTR4_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4356;"	d
FSMC_BTR4_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4370;"	d
FSMC_BTR4_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4371;"	d
FSMC_BTR4_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4372;"	d
FSMC_BTR4_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4373;"	d
FSMC_BTR4_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4374;"	d
FSMC_BWTR1_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4411;"	d
FSMC_BWTR1_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4412;"	d
FSMC_BWTR1_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4413;"	d
FSMC_BWTR1_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4387;"	d
FSMC_BWTR1_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4388;"	d
FSMC_BWTR1_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4389;"	d
FSMC_BWTR1_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4390;"	d
FSMC_BWTR1_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4391;"	d
FSMC_BWTR1_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4381;"	d
FSMC_BWTR1_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4382;"	d
FSMC_BWTR1_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4383;"	d
FSMC_BWTR1_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4384;"	d
FSMC_BWTR1_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4385;"	d
FSMC_BWTR1_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4399;"	d
FSMC_BWTR1_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4400;"	d
FSMC_BWTR1_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4401;"	d
FSMC_BWTR1_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4402;"	d
FSMC_BWTR1_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4403;"	d
FSMC_BWTR1_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4393;"	d
FSMC_BWTR1_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4394;"	d
FSMC_BWTR1_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4395;"	d
FSMC_BWTR1_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4396;"	d
FSMC_BWTR1_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4397;"	d
FSMC_BWTR1_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4405;"	d
FSMC_BWTR1_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4406;"	d
FSMC_BWTR1_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4407;"	d
FSMC_BWTR1_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4408;"	d
FSMC_BWTR1_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4409;"	d
FSMC_BWTR2_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4446;"	d
FSMC_BWTR2_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4447;"	d
FSMC_BWTR2_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4448;"	d
FSMC_BWTR2_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4422;"	d
FSMC_BWTR2_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4423;"	d
FSMC_BWTR2_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4424;"	d
FSMC_BWTR2_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4425;"	d
FSMC_BWTR2_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4426;"	d
FSMC_BWTR2_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4416;"	d
FSMC_BWTR2_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4417;"	d
FSMC_BWTR2_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4418;"	d
FSMC_BWTR2_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4419;"	d
FSMC_BWTR2_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4420;"	d
FSMC_BWTR2_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4434;"	d
FSMC_BWTR2_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4435;"	d
FSMC_BWTR2_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4436;"	d
FSMC_BWTR2_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4437;"	d
FSMC_BWTR2_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4438;"	d
FSMC_BWTR2_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4428;"	d
FSMC_BWTR2_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4429;"	d
FSMC_BWTR2_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4430;"	d
FSMC_BWTR2_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4431;"	d
FSMC_BWTR2_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4432;"	d
FSMC_BWTR2_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4440;"	d
FSMC_BWTR2_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4441;"	d
FSMC_BWTR2_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4442;"	d
FSMC_BWTR2_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4443;"	d
FSMC_BWTR2_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4444;"	d
FSMC_BWTR3_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4481;"	d
FSMC_BWTR3_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4482;"	d
FSMC_BWTR3_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4483;"	d
FSMC_BWTR3_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4457;"	d
FSMC_BWTR3_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4458;"	d
FSMC_BWTR3_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4459;"	d
FSMC_BWTR3_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4460;"	d
FSMC_BWTR3_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4461;"	d
FSMC_BWTR3_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4451;"	d
FSMC_BWTR3_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4452;"	d
FSMC_BWTR3_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4453;"	d
FSMC_BWTR3_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4454;"	d
FSMC_BWTR3_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4455;"	d
FSMC_BWTR3_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4469;"	d
FSMC_BWTR3_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4470;"	d
FSMC_BWTR3_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4471;"	d
FSMC_BWTR3_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4472;"	d
FSMC_BWTR3_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4473;"	d
FSMC_BWTR3_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4463;"	d
FSMC_BWTR3_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4464;"	d
FSMC_BWTR3_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4465;"	d
FSMC_BWTR3_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4466;"	d
FSMC_BWTR3_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4467;"	d
FSMC_BWTR3_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4475;"	d
FSMC_BWTR3_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4476;"	d
FSMC_BWTR3_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4477;"	d
FSMC_BWTR3_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4478;"	d
FSMC_BWTR3_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4479;"	d
FSMC_BWTR4_ACCMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4516;"	d
FSMC_BWTR4_ACCMOD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4517;"	d
FSMC_BWTR4_ACCMOD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4518;"	d
FSMC_BWTR4_ADDHLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4492;"	d
FSMC_BWTR4_ADDHLD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4493;"	d
FSMC_BWTR4_ADDHLD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4494;"	d
FSMC_BWTR4_ADDHLD_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4495;"	d
FSMC_BWTR4_ADDHLD_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4496;"	d
FSMC_BWTR4_ADDSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4486;"	d
FSMC_BWTR4_ADDSET_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4487;"	d
FSMC_BWTR4_ADDSET_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4488;"	d
FSMC_BWTR4_ADDSET_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4489;"	d
FSMC_BWTR4_ADDSET_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4490;"	d
FSMC_BWTR4_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4504;"	d
FSMC_BWTR4_CLKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4505;"	d
FSMC_BWTR4_CLKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4506;"	d
FSMC_BWTR4_CLKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4507;"	d
FSMC_BWTR4_CLKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4508;"	d
FSMC_BWTR4_DATAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4498;"	d
FSMC_BWTR4_DATAST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4499;"	d
FSMC_BWTR4_DATAST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4500;"	d
FSMC_BWTR4_DATAST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4501;"	d
FSMC_BWTR4_DATAST_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4502;"	d
FSMC_BWTR4_DATLAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4510;"	d
FSMC_BWTR4_DATLAT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4511;"	d
FSMC_BWTR4_DATLAT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4512;"	d
FSMC_BWTR4_DATLAT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4513;"	d
FSMC_BWTR4_DATLAT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4514;"	d
FSMC_Bank1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1695;"	d
FSMC_Bank1E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1696;"	d
FSMC_Bank1E_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1575;"	d
FSMC_Bank1E_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FSMC_Bank1E_TypeDef;$/;"	t	typeref:struct:__anon267
FSMC_Bank1_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1574;"	d
FSMC_Bank1_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FSMC_Bank1_TypeDef; $/;"	t	typeref:struct:__anon266
FSMC_Bank2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1697;"	d
FSMC_Bank2_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1576;"	d
FSMC_Bank2_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FSMC_Bank2_TypeDef;$/;"	t	typeref:struct:__anon268
FSMC_Bank3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1698;"	d
FSMC_Bank3_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1577;"	d
FSMC_Bank3_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FSMC_Bank3_TypeDef;$/;"	t	typeref:struct:__anon269
FSMC_Bank4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1699;"	d
FSMC_Bank4_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1578;"	d
FSMC_Bank4_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} FSMC_Bank4_TypeDef; $/;"	t	typeref:struct:__anon270
FSMC_ECCR2_ECC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4919;"	d
FSMC_ECCR3_ECC3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4922;"	d
FSMC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  FSMC_IRQn                   = 48,     \/*!< FSMC global Interrupt                                             *\/$/;"	e	enum:IRQn
FSMC_PATT2_ATTHIZ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4785;"	d
FSMC_PATT2_ATTHIZ2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4786;"	d
FSMC_PATT2_ATTHIZ2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4787;"	d
FSMC_PATT2_ATTHIZ2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4788;"	d
FSMC_PATT2_ATTHIZ2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4789;"	d
FSMC_PATT2_ATTHIZ2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4790;"	d
FSMC_PATT2_ATTHIZ2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4791;"	d
FSMC_PATT2_ATTHIZ2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4792;"	d
FSMC_PATT2_ATTHIZ2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4793;"	d
FSMC_PATT2_ATTHOLD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4775;"	d
FSMC_PATT2_ATTHOLD2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4776;"	d
FSMC_PATT2_ATTHOLD2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4777;"	d
FSMC_PATT2_ATTHOLD2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4778;"	d
FSMC_PATT2_ATTHOLD2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4779;"	d
FSMC_PATT2_ATTHOLD2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4780;"	d
FSMC_PATT2_ATTHOLD2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4781;"	d
FSMC_PATT2_ATTHOLD2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4782;"	d
FSMC_PATT2_ATTHOLD2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4783;"	d
FSMC_PATT2_ATTSET2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4755;"	d
FSMC_PATT2_ATTSET2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4756;"	d
FSMC_PATT2_ATTSET2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4757;"	d
FSMC_PATT2_ATTSET2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4758;"	d
FSMC_PATT2_ATTSET2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4759;"	d
FSMC_PATT2_ATTSET2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4760;"	d
FSMC_PATT2_ATTSET2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4761;"	d
FSMC_PATT2_ATTSET2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4762;"	d
FSMC_PATT2_ATTSET2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4763;"	d
FSMC_PATT2_ATTWAIT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4765;"	d
FSMC_PATT2_ATTWAIT2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4766;"	d
FSMC_PATT2_ATTWAIT2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4767;"	d
FSMC_PATT2_ATTWAIT2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4768;"	d
FSMC_PATT2_ATTWAIT2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4769;"	d
FSMC_PATT2_ATTWAIT2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4770;"	d
FSMC_PATT2_ATTWAIT2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4771;"	d
FSMC_PATT2_ATTWAIT2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4772;"	d
FSMC_PATT2_ATTWAIT2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4773;"	d
FSMC_PATT3_ATTHIZ3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4826;"	d
FSMC_PATT3_ATTHIZ3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4827;"	d
FSMC_PATT3_ATTHIZ3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4828;"	d
FSMC_PATT3_ATTHIZ3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4829;"	d
FSMC_PATT3_ATTHIZ3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4830;"	d
FSMC_PATT3_ATTHIZ3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4831;"	d
FSMC_PATT3_ATTHIZ3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4832;"	d
FSMC_PATT3_ATTHIZ3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4833;"	d
FSMC_PATT3_ATTHIZ3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4834;"	d
FSMC_PATT3_ATTHOLD3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4816;"	d
FSMC_PATT3_ATTHOLD3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4817;"	d
FSMC_PATT3_ATTHOLD3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4818;"	d
FSMC_PATT3_ATTHOLD3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4819;"	d
FSMC_PATT3_ATTHOLD3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4820;"	d
FSMC_PATT3_ATTHOLD3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4821;"	d
FSMC_PATT3_ATTHOLD3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4822;"	d
FSMC_PATT3_ATTHOLD3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4823;"	d
FSMC_PATT3_ATTHOLD3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4824;"	d
FSMC_PATT3_ATTSET3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4796;"	d
FSMC_PATT3_ATTSET3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4797;"	d
FSMC_PATT3_ATTSET3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4798;"	d
FSMC_PATT3_ATTSET3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4799;"	d
FSMC_PATT3_ATTSET3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4800;"	d
FSMC_PATT3_ATTSET3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4801;"	d
FSMC_PATT3_ATTSET3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4802;"	d
FSMC_PATT3_ATTSET3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4803;"	d
FSMC_PATT3_ATTSET3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4804;"	d
FSMC_PATT3_ATTWAIT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4806;"	d
FSMC_PATT3_ATTWAIT3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4807;"	d
FSMC_PATT3_ATTWAIT3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4808;"	d
FSMC_PATT3_ATTWAIT3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4809;"	d
FSMC_PATT3_ATTWAIT3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4810;"	d
FSMC_PATT3_ATTWAIT3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4811;"	d
FSMC_PATT3_ATTWAIT3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4812;"	d
FSMC_PATT3_ATTWAIT3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4813;"	d
FSMC_PATT3_ATTWAIT3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4814;"	d
FSMC_PATT4_ATTHIZ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4867;"	d
FSMC_PATT4_ATTHIZ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4868;"	d
FSMC_PATT4_ATTHIZ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4869;"	d
FSMC_PATT4_ATTHIZ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4870;"	d
FSMC_PATT4_ATTHIZ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4871;"	d
FSMC_PATT4_ATTHIZ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4872;"	d
FSMC_PATT4_ATTHIZ4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4873;"	d
FSMC_PATT4_ATTHIZ4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4874;"	d
FSMC_PATT4_ATTHIZ4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4875;"	d
FSMC_PATT4_ATTHOLD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4857;"	d
FSMC_PATT4_ATTHOLD4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4858;"	d
FSMC_PATT4_ATTHOLD4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4859;"	d
FSMC_PATT4_ATTHOLD4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4860;"	d
FSMC_PATT4_ATTHOLD4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4861;"	d
FSMC_PATT4_ATTHOLD4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4862;"	d
FSMC_PATT4_ATTHOLD4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4863;"	d
FSMC_PATT4_ATTHOLD4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4864;"	d
FSMC_PATT4_ATTHOLD4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4865;"	d
FSMC_PATT4_ATTSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4837;"	d
FSMC_PATT4_ATTSET4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4838;"	d
FSMC_PATT4_ATTSET4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4839;"	d
FSMC_PATT4_ATTSET4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4840;"	d
FSMC_PATT4_ATTSET4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4841;"	d
FSMC_PATT4_ATTSET4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4842;"	d
FSMC_PATT4_ATTSET4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4843;"	d
FSMC_PATT4_ATTSET4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4844;"	d
FSMC_PATT4_ATTSET4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4845;"	d
FSMC_PATT4_ATTWAIT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4847;"	d
FSMC_PATT4_ATTWAIT4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4848;"	d
FSMC_PATT4_ATTWAIT4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4849;"	d
FSMC_PATT4_ATTWAIT4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4850;"	d
FSMC_PATT4_ATTWAIT4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4851;"	d
FSMC_PATT4_ATTWAIT4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4852;"	d
FSMC_PATT4_ATTWAIT4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4853;"	d
FSMC_PATT4_ATTWAIT4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4854;"	d
FSMC_PATT4_ATTWAIT4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4855;"	d
FSMC_PCR2_ECCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4529;"	d
FSMC_PCR2_ECCPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4543;"	d
FSMC_PCR2_ECCPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4544;"	d
FSMC_PCR2_ECCPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4545;"	d
FSMC_PCR2_ECCPS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4546;"	d
FSMC_PCR2_PBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4522;"	d
FSMC_PCR2_PTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4523;"	d
FSMC_PCR2_PWAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4521;"	d
FSMC_PCR2_PWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4525;"	d
FSMC_PCR2_PWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4526;"	d
FSMC_PCR2_PWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4527;"	d
FSMC_PCR2_TAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4537;"	d
FSMC_PCR2_TAR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4538;"	d
FSMC_PCR2_TAR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4539;"	d
FSMC_PCR2_TAR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4540;"	d
FSMC_PCR2_TAR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4541;"	d
FSMC_PCR2_TCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4531;"	d
FSMC_PCR2_TCLR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4532;"	d
FSMC_PCR2_TCLR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4533;"	d
FSMC_PCR2_TCLR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4534;"	d
FSMC_PCR2_TCLR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4535;"	d
FSMC_PCR3_ECCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4557;"	d
FSMC_PCR3_ECCPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4571;"	d
FSMC_PCR3_ECCPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4572;"	d
FSMC_PCR3_ECCPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4573;"	d
FSMC_PCR3_ECCPS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4574;"	d
FSMC_PCR3_PBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4550;"	d
FSMC_PCR3_PTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4551;"	d
FSMC_PCR3_PWAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4549;"	d
FSMC_PCR3_PWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4553;"	d
FSMC_PCR3_PWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4554;"	d
FSMC_PCR3_PWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4555;"	d
FSMC_PCR3_TAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4565;"	d
FSMC_PCR3_TAR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4566;"	d
FSMC_PCR3_TAR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4567;"	d
FSMC_PCR3_TAR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4568;"	d
FSMC_PCR3_TAR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4569;"	d
FSMC_PCR3_TCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4559;"	d
FSMC_PCR3_TCLR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4560;"	d
FSMC_PCR3_TCLR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4561;"	d
FSMC_PCR3_TCLR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4562;"	d
FSMC_PCR3_TCLR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4563;"	d
FSMC_PCR4_ECCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4585;"	d
FSMC_PCR4_ECCPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4599;"	d
FSMC_PCR4_ECCPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4600;"	d
FSMC_PCR4_ECCPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4601;"	d
FSMC_PCR4_ECCPS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4602;"	d
FSMC_PCR4_PBKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4578;"	d
FSMC_PCR4_PTYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4579;"	d
FSMC_PCR4_PWAITEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4577;"	d
FSMC_PCR4_PWID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4581;"	d
FSMC_PCR4_PWID_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4582;"	d
FSMC_PCR4_PWID_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4583;"	d
FSMC_PCR4_TAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4593;"	d
FSMC_PCR4_TAR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4594;"	d
FSMC_PCR4_TAR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4595;"	d
FSMC_PCR4_TAR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4596;"	d
FSMC_PCR4_TAR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4597;"	d
FSMC_PCR4_TCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4587;"	d
FSMC_PCR4_TCLR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4588;"	d
FSMC_PCR4_TCLR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4589;"	d
FSMC_PCR4_TCLR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4590;"	d
FSMC_PCR4_TCLR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4591;"	d
FSMC_PIO4_IOHIZ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4908;"	d
FSMC_PIO4_IOHIZ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4909;"	d
FSMC_PIO4_IOHIZ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4910;"	d
FSMC_PIO4_IOHIZ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4911;"	d
FSMC_PIO4_IOHIZ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4912;"	d
FSMC_PIO4_IOHIZ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4913;"	d
FSMC_PIO4_IOHIZ4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4914;"	d
FSMC_PIO4_IOHIZ4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4915;"	d
FSMC_PIO4_IOHIZ4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4916;"	d
FSMC_PIO4_IOHOLD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4898;"	d
FSMC_PIO4_IOHOLD4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4899;"	d
FSMC_PIO4_IOHOLD4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4900;"	d
FSMC_PIO4_IOHOLD4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4901;"	d
FSMC_PIO4_IOHOLD4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4902;"	d
FSMC_PIO4_IOHOLD4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4903;"	d
FSMC_PIO4_IOHOLD4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4904;"	d
FSMC_PIO4_IOHOLD4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4905;"	d
FSMC_PIO4_IOHOLD4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4906;"	d
FSMC_PIO4_IOSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4878;"	d
FSMC_PIO4_IOSET4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4879;"	d
FSMC_PIO4_IOSET4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4880;"	d
FSMC_PIO4_IOSET4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4881;"	d
FSMC_PIO4_IOSET4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4882;"	d
FSMC_PIO4_IOSET4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4883;"	d
FSMC_PIO4_IOSET4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4884;"	d
FSMC_PIO4_IOSET4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4885;"	d
FSMC_PIO4_IOSET4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4886;"	d
FSMC_PIO4_IOWAIT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4888;"	d
FSMC_PIO4_IOWAIT4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4889;"	d
FSMC_PIO4_IOWAIT4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4890;"	d
FSMC_PIO4_IOWAIT4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4891;"	d
FSMC_PIO4_IOWAIT4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4892;"	d
FSMC_PIO4_IOWAIT4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4893;"	d
FSMC_PIO4_IOWAIT4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4894;"	d
FSMC_PIO4_IOWAIT4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4895;"	d
FSMC_PIO4_IOWAIT4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4896;"	d
FSMC_PMEM2_MEMHIZ2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4662;"	d
FSMC_PMEM2_MEMHIZ2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4663;"	d
FSMC_PMEM2_MEMHIZ2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4664;"	d
FSMC_PMEM2_MEMHIZ2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4665;"	d
FSMC_PMEM2_MEMHIZ2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4666;"	d
FSMC_PMEM2_MEMHIZ2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4667;"	d
FSMC_PMEM2_MEMHIZ2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4668;"	d
FSMC_PMEM2_MEMHIZ2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4669;"	d
FSMC_PMEM2_MEMHIZ2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4670;"	d
FSMC_PMEM2_MEMHOLD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4652;"	d
FSMC_PMEM2_MEMHOLD2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4653;"	d
FSMC_PMEM2_MEMHOLD2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4654;"	d
FSMC_PMEM2_MEMHOLD2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4655;"	d
FSMC_PMEM2_MEMHOLD2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4656;"	d
FSMC_PMEM2_MEMHOLD2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4657;"	d
FSMC_PMEM2_MEMHOLD2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4658;"	d
FSMC_PMEM2_MEMHOLD2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4659;"	d
FSMC_PMEM2_MEMHOLD2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4660;"	d
FSMC_PMEM2_MEMSET2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4632;"	d
FSMC_PMEM2_MEMSET2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4633;"	d
FSMC_PMEM2_MEMSET2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4634;"	d
FSMC_PMEM2_MEMSET2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4635;"	d
FSMC_PMEM2_MEMSET2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4636;"	d
FSMC_PMEM2_MEMSET2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4637;"	d
FSMC_PMEM2_MEMSET2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4638;"	d
FSMC_PMEM2_MEMSET2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4639;"	d
FSMC_PMEM2_MEMSET2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4640;"	d
FSMC_PMEM2_MEMWAIT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4642;"	d
FSMC_PMEM2_MEMWAIT2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4643;"	d
FSMC_PMEM2_MEMWAIT2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4644;"	d
FSMC_PMEM2_MEMWAIT2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4645;"	d
FSMC_PMEM2_MEMWAIT2_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4646;"	d
FSMC_PMEM2_MEMWAIT2_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4647;"	d
FSMC_PMEM2_MEMWAIT2_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4648;"	d
FSMC_PMEM2_MEMWAIT2_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4649;"	d
FSMC_PMEM2_MEMWAIT2_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4650;"	d
FSMC_PMEM3_MEMHIZ3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4703;"	d
FSMC_PMEM3_MEMHIZ3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4704;"	d
FSMC_PMEM3_MEMHIZ3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4705;"	d
FSMC_PMEM3_MEMHIZ3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4706;"	d
FSMC_PMEM3_MEMHIZ3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4707;"	d
FSMC_PMEM3_MEMHIZ3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4708;"	d
FSMC_PMEM3_MEMHIZ3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4709;"	d
FSMC_PMEM3_MEMHIZ3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4710;"	d
FSMC_PMEM3_MEMHIZ3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4711;"	d
FSMC_PMEM3_MEMHOLD3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4693;"	d
FSMC_PMEM3_MEMHOLD3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4694;"	d
FSMC_PMEM3_MEMHOLD3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4695;"	d
FSMC_PMEM3_MEMHOLD3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4696;"	d
FSMC_PMEM3_MEMHOLD3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4697;"	d
FSMC_PMEM3_MEMHOLD3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4698;"	d
FSMC_PMEM3_MEMHOLD3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4699;"	d
FSMC_PMEM3_MEMHOLD3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4700;"	d
FSMC_PMEM3_MEMHOLD3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4701;"	d
FSMC_PMEM3_MEMSET3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4673;"	d
FSMC_PMEM3_MEMSET3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4674;"	d
FSMC_PMEM3_MEMSET3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4675;"	d
FSMC_PMEM3_MEMSET3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4676;"	d
FSMC_PMEM3_MEMSET3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4677;"	d
FSMC_PMEM3_MEMSET3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4678;"	d
FSMC_PMEM3_MEMSET3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4679;"	d
FSMC_PMEM3_MEMSET3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4680;"	d
FSMC_PMEM3_MEMSET3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4681;"	d
FSMC_PMEM3_MEMWAIT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4683;"	d
FSMC_PMEM3_MEMWAIT3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4684;"	d
FSMC_PMEM3_MEMWAIT3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4685;"	d
FSMC_PMEM3_MEMWAIT3_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4686;"	d
FSMC_PMEM3_MEMWAIT3_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4687;"	d
FSMC_PMEM3_MEMWAIT3_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4688;"	d
FSMC_PMEM3_MEMWAIT3_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4689;"	d
FSMC_PMEM3_MEMWAIT3_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4690;"	d
FSMC_PMEM3_MEMWAIT3_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4691;"	d
FSMC_PMEM4_MEMHIZ4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4744;"	d
FSMC_PMEM4_MEMHIZ4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4745;"	d
FSMC_PMEM4_MEMHIZ4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4746;"	d
FSMC_PMEM4_MEMHIZ4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4747;"	d
FSMC_PMEM4_MEMHIZ4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4748;"	d
FSMC_PMEM4_MEMHIZ4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4749;"	d
FSMC_PMEM4_MEMHIZ4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4750;"	d
FSMC_PMEM4_MEMHIZ4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4751;"	d
FSMC_PMEM4_MEMHIZ4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4752;"	d
FSMC_PMEM4_MEMHOLD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4734;"	d
FSMC_PMEM4_MEMHOLD4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4735;"	d
FSMC_PMEM4_MEMHOLD4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4736;"	d
FSMC_PMEM4_MEMHOLD4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4737;"	d
FSMC_PMEM4_MEMHOLD4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4738;"	d
FSMC_PMEM4_MEMHOLD4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4739;"	d
FSMC_PMEM4_MEMHOLD4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4740;"	d
FSMC_PMEM4_MEMHOLD4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4741;"	d
FSMC_PMEM4_MEMHOLD4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4742;"	d
FSMC_PMEM4_MEMSET4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4714;"	d
FSMC_PMEM4_MEMSET4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4715;"	d
FSMC_PMEM4_MEMSET4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4716;"	d
FSMC_PMEM4_MEMSET4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4717;"	d
FSMC_PMEM4_MEMSET4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4718;"	d
FSMC_PMEM4_MEMSET4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4719;"	d
FSMC_PMEM4_MEMSET4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4720;"	d
FSMC_PMEM4_MEMSET4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4721;"	d
FSMC_PMEM4_MEMSET4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4722;"	d
FSMC_PMEM4_MEMWAIT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4724;"	d
FSMC_PMEM4_MEMWAIT4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4725;"	d
FSMC_PMEM4_MEMWAIT4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4726;"	d
FSMC_PMEM4_MEMWAIT4_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4727;"	d
FSMC_PMEM4_MEMWAIT4_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4728;"	d
FSMC_PMEM4_MEMWAIT4_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4729;"	d
FSMC_PMEM4_MEMWAIT4_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4730;"	d
FSMC_PMEM4_MEMWAIT4_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4731;"	d
FSMC_PMEM4_MEMWAIT4_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4732;"	d
FSMC_R_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1443;"	d
FSMC_SR2_FEMPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4611;"	d
FSMC_SR2_IFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4610;"	d
FSMC_SR2_IFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4607;"	d
FSMC_SR2_ILEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4609;"	d
FSMC_SR2_ILS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4606;"	d
FSMC_SR2_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4608;"	d
FSMC_SR2_IRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4605;"	d
FSMC_SR3_FEMPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4620;"	d
FSMC_SR3_IFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4619;"	d
FSMC_SR3_IFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4616;"	d
FSMC_SR3_ILEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4618;"	d
FSMC_SR3_ILS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4615;"	d
FSMC_SR3_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4617;"	d
FSMC_SR3_IRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4614;"	d
FSMC_SR4_FEMPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4629;"	d
FSMC_SR4_IFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4628;"	d
FSMC_SR4_IFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4625;"	d
FSMC_SR4_ILEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4627;"	d
FSMC_SR4_ILS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4624;"	d
FSMC_SR4_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4626;"	d
FSMC_SR4_IRS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	4623;"	d
FTSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t FTSR;   \/*!< EXTI Falling trigger selection register, Address offset: 0x0C *\/$/;"	m	struct:__anon264
FlagStatus	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon247
FunctionalState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	t	typeref:enum:__anon248
GCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t GCR;           \/*!< LTDC Global Control Register,                        Address offset: 0x18 *\/$/;"	m	struct:__anon281
GCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t GCR;      \/*!< SAI global configuration register,        Address offset: 0x00 *\/$/;"	m	struct:__anon286
GPIOA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1654;"	d
GPIOA_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1526;"	d
GPIOB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1655;"	d
GPIOB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1527;"	d
GPIOC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1656;"	d
GPIOC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1528;"	d
GPIOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1657;"	d
GPIOD_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1529;"	d
GPIOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1658;"	d
GPIOE_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1530;"	d
GPIOF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1659;"	d
GPIOF_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1531;"	d
GPIOG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1660;"	d
GPIOG_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1532;"	d
GPIOH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1661;"	d
GPIOH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1533;"	d
GPIOI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1662;"	d
GPIOI_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1534;"	d
GPIOJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1663;"	d
GPIOJ_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1535;"	d
GPIOK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1664;"	d
GPIOK_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1536;"	d
GPIO_BSRR_BR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6249;"	d
GPIO_BSRR_BR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6250;"	d
GPIO_BSRR_BR_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6259;"	d
GPIO_BSRR_BR_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6260;"	d
GPIO_BSRR_BR_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6261;"	d
GPIO_BSRR_BR_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6262;"	d
GPIO_BSRR_BR_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6263;"	d
GPIO_BSRR_BR_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6264;"	d
GPIO_BSRR_BR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6251;"	d
GPIO_BSRR_BR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6252;"	d
GPIO_BSRR_BR_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6253;"	d
GPIO_BSRR_BR_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6254;"	d
GPIO_BSRR_BR_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6255;"	d
GPIO_BSRR_BR_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6256;"	d
GPIO_BSRR_BR_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6257;"	d
GPIO_BSRR_BR_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6258;"	d
GPIO_BSRR_BS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6233;"	d
GPIO_BSRR_BS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6234;"	d
GPIO_BSRR_BS_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6243;"	d
GPIO_BSRR_BS_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6244;"	d
GPIO_BSRR_BS_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6245;"	d
GPIO_BSRR_BS_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6246;"	d
GPIO_BSRR_BS_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6247;"	d
GPIO_BSRR_BS_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6248;"	d
GPIO_BSRR_BS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6235;"	d
GPIO_BSRR_BS_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6236;"	d
GPIO_BSRR_BS_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6237;"	d
GPIO_BSRR_BS_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6238;"	d
GPIO_BSRR_BS_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6239;"	d
GPIO_BSRR_BS_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6240;"	d
GPIO_BSRR_BS_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6241;"	d
GPIO_BSRR_BS_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6242;"	d
GPIO_IDR_IDR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6163;"	d
GPIO_IDR_IDR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6164;"	d
GPIO_IDR_IDR_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6173;"	d
GPIO_IDR_IDR_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6174;"	d
GPIO_IDR_IDR_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6175;"	d
GPIO_IDR_IDR_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6176;"	d
GPIO_IDR_IDR_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6177;"	d
GPIO_IDR_IDR_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6178;"	d
GPIO_IDR_IDR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6165;"	d
GPIO_IDR_IDR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6166;"	d
GPIO_IDR_IDR_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6167;"	d
GPIO_IDR_IDR_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6168;"	d
GPIO_IDR_IDR_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6169;"	d
GPIO_IDR_IDR_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6170;"	d
GPIO_IDR_IDR_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6171;"	d
GPIO_IDR_IDR_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6172;"	d
GPIO_MODER_MODER0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5950;"	d
GPIO_MODER_MODER0_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5951;"	d
GPIO_MODER_MODER0_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5952;"	d
GPIO_MODER_MODER1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5954;"	d
GPIO_MODER_MODER10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5990;"	d
GPIO_MODER_MODER10_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5991;"	d
GPIO_MODER_MODER10_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5992;"	d
GPIO_MODER_MODER11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5994;"	d
GPIO_MODER_MODER11_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5995;"	d
GPIO_MODER_MODER11_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5996;"	d
GPIO_MODER_MODER12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5998;"	d
GPIO_MODER_MODER12_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5999;"	d
GPIO_MODER_MODER12_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6000;"	d
GPIO_MODER_MODER13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6002;"	d
GPIO_MODER_MODER13_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6003;"	d
GPIO_MODER_MODER13_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6004;"	d
GPIO_MODER_MODER14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6006;"	d
GPIO_MODER_MODER14_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6007;"	d
GPIO_MODER_MODER14_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6008;"	d
GPIO_MODER_MODER15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6010;"	d
GPIO_MODER_MODER15_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6011;"	d
GPIO_MODER_MODER15_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6012;"	d
GPIO_MODER_MODER1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5955;"	d
GPIO_MODER_MODER1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5956;"	d
GPIO_MODER_MODER2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5958;"	d
GPIO_MODER_MODER2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5959;"	d
GPIO_MODER_MODER2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5960;"	d
GPIO_MODER_MODER3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5962;"	d
GPIO_MODER_MODER3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5963;"	d
GPIO_MODER_MODER3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5964;"	d
GPIO_MODER_MODER4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5966;"	d
GPIO_MODER_MODER4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5967;"	d
GPIO_MODER_MODER4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5968;"	d
GPIO_MODER_MODER5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5970;"	d
GPIO_MODER_MODER5_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5971;"	d
GPIO_MODER_MODER5_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5972;"	d
GPIO_MODER_MODER6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5974;"	d
GPIO_MODER_MODER6_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5975;"	d
GPIO_MODER_MODER6_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5976;"	d
GPIO_MODER_MODER7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5978;"	d
GPIO_MODER_MODER7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5979;"	d
GPIO_MODER_MODER7_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5980;"	d
GPIO_MODER_MODER8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5982;"	d
GPIO_MODER_MODER8_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5983;"	d
GPIO_MODER_MODER8_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5984;"	d
GPIO_MODER_MODER9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5986;"	d
GPIO_MODER_MODER9_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5987;"	d
GPIO_MODER_MODER9_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	5988;"	d
GPIO_ODR_ODR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6198;"	d
GPIO_ODR_ODR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6199;"	d
GPIO_ODR_ODR_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6208;"	d
GPIO_ODR_ODR_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6209;"	d
GPIO_ODR_ODR_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6210;"	d
GPIO_ODR_ODR_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6211;"	d
GPIO_ODR_ODR_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6212;"	d
GPIO_ODR_ODR_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6213;"	d
GPIO_ODR_ODR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6200;"	d
GPIO_ODR_ODR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6201;"	d
GPIO_ODR_ODR_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6202;"	d
GPIO_ODR_ODR_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6203;"	d
GPIO_ODR_ODR_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6204;"	d
GPIO_ODR_ODR_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6205;"	d
GPIO_ODR_ODR_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6206;"	d
GPIO_ODR_ODR_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6207;"	d
GPIO_OSPEEDER_OSPEEDR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6033;"	d
GPIO_OSPEEDER_OSPEEDR0_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6034;"	d
GPIO_OSPEEDER_OSPEEDR0_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6035;"	d
GPIO_OSPEEDER_OSPEEDR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6037;"	d
GPIO_OSPEEDER_OSPEEDR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6073;"	d
GPIO_OSPEEDER_OSPEEDR10_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6074;"	d
GPIO_OSPEEDER_OSPEEDR10_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6075;"	d
GPIO_OSPEEDER_OSPEEDR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6077;"	d
GPIO_OSPEEDER_OSPEEDR11_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6078;"	d
GPIO_OSPEEDER_OSPEEDR11_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6079;"	d
GPIO_OSPEEDER_OSPEEDR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6081;"	d
GPIO_OSPEEDER_OSPEEDR12_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6082;"	d
GPIO_OSPEEDER_OSPEEDR12_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6083;"	d
GPIO_OSPEEDER_OSPEEDR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6085;"	d
GPIO_OSPEEDER_OSPEEDR13_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6086;"	d
GPIO_OSPEEDER_OSPEEDR13_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6087;"	d
GPIO_OSPEEDER_OSPEEDR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6089;"	d
GPIO_OSPEEDER_OSPEEDR14_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6090;"	d
GPIO_OSPEEDER_OSPEEDR14_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6091;"	d
GPIO_OSPEEDER_OSPEEDR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6093;"	d
GPIO_OSPEEDER_OSPEEDR15_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6094;"	d
GPIO_OSPEEDER_OSPEEDR15_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6095;"	d
GPIO_OSPEEDER_OSPEEDR1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6038;"	d
GPIO_OSPEEDER_OSPEEDR1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6039;"	d
GPIO_OSPEEDER_OSPEEDR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6041;"	d
GPIO_OSPEEDER_OSPEEDR2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6042;"	d
GPIO_OSPEEDER_OSPEEDR2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6043;"	d
GPIO_OSPEEDER_OSPEEDR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6045;"	d
GPIO_OSPEEDER_OSPEEDR3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6046;"	d
GPIO_OSPEEDER_OSPEEDR3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6047;"	d
GPIO_OSPEEDER_OSPEEDR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6049;"	d
GPIO_OSPEEDER_OSPEEDR4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6050;"	d
GPIO_OSPEEDER_OSPEEDR4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6051;"	d
GPIO_OSPEEDER_OSPEEDR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6053;"	d
GPIO_OSPEEDER_OSPEEDR5_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6054;"	d
GPIO_OSPEEDER_OSPEEDR5_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6055;"	d
GPIO_OSPEEDER_OSPEEDR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6057;"	d
GPIO_OSPEEDER_OSPEEDR6_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6058;"	d
GPIO_OSPEEDER_OSPEEDR6_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6059;"	d
GPIO_OSPEEDER_OSPEEDR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6061;"	d
GPIO_OSPEEDER_OSPEEDR7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6062;"	d
GPIO_OSPEEDER_OSPEEDR7_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6063;"	d
GPIO_OSPEEDER_OSPEEDR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6065;"	d
GPIO_OSPEEDER_OSPEEDR8_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6066;"	d
GPIO_OSPEEDER_OSPEEDR8_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6067;"	d
GPIO_OSPEEDER_OSPEEDR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6069;"	d
GPIO_OSPEEDER_OSPEEDR9_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6070;"	d
GPIO_OSPEEDER_OSPEEDR9_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6071;"	d
GPIO_OTYPER_IDR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6180;"	d
GPIO_OTYPER_IDR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6181;"	d
GPIO_OTYPER_IDR_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6190;"	d
GPIO_OTYPER_IDR_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6191;"	d
GPIO_OTYPER_IDR_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6192;"	d
GPIO_OTYPER_IDR_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6193;"	d
GPIO_OTYPER_IDR_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6194;"	d
GPIO_OTYPER_IDR_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6195;"	d
GPIO_OTYPER_IDR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6182;"	d
GPIO_OTYPER_IDR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6183;"	d
GPIO_OTYPER_IDR_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6184;"	d
GPIO_OTYPER_IDR_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6185;"	d
GPIO_OTYPER_IDR_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6186;"	d
GPIO_OTYPER_IDR_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6187;"	d
GPIO_OTYPER_IDR_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6188;"	d
GPIO_OTYPER_IDR_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6189;"	d
GPIO_OTYPER_ODR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6215;"	d
GPIO_OTYPER_ODR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6216;"	d
GPIO_OTYPER_ODR_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6225;"	d
GPIO_OTYPER_ODR_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6226;"	d
GPIO_OTYPER_ODR_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6227;"	d
GPIO_OTYPER_ODR_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6228;"	d
GPIO_OTYPER_ODR_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6229;"	d
GPIO_OTYPER_ODR_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6230;"	d
GPIO_OTYPER_ODR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6217;"	d
GPIO_OTYPER_ODR_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6218;"	d
GPIO_OTYPER_ODR_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6219;"	d
GPIO_OTYPER_ODR_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6220;"	d
GPIO_OTYPER_ODR_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6221;"	d
GPIO_OTYPER_ODR_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6222;"	d
GPIO_OTYPER_ODR_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6223;"	d
GPIO_OTYPER_ODR_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6224;"	d
GPIO_OTYPER_OT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6015;"	d
GPIO_OTYPER_OT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6016;"	d
GPIO_OTYPER_OT_10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6025;"	d
GPIO_OTYPER_OT_11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6026;"	d
GPIO_OTYPER_OT_12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6027;"	d
GPIO_OTYPER_OT_13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6028;"	d
GPIO_OTYPER_OT_14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6029;"	d
GPIO_OTYPER_OT_15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6030;"	d
GPIO_OTYPER_OT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6017;"	d
GPIO_OTYPER_OT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6018;"	d
GPIO_OTYPER_OT_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6019;"	d
GPIO_OTYPER_OT_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6020;"	d
GPIO_OTYPER_OT_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6021;"	d
GPIO_OTYPER_OT_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6022;"	d
GPIO_OTYPER_OT_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6023;"	d
GPIO_OTYPER_OT_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6024;"	d
GPIO_PUPDR_PUPDR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6098;"	d
GPIO_PUPDR_PUPDR0_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6099;"	d
GPIO_PUPDR_PUPDR0_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6100;"	d
GPIO_PUPDR_PUPDR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6102;"	d
GPIO_PUPDR_PUPDR10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6138;"	d
GPIO_PUPDR_PUPDR10_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6139;"	d
GPIO_PUPDR_PUPDR10_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6140;"	d
GPIO_PUPDR_PUPDR11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6142;"	d
GPIO_PUPDR_PUPDR11_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6143;"	d
GPIO_PUPDR_PUPDR11_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6144;"	d
GPIO_PUPDR_PUPDR12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6146;"	d
GPIO_PUPDR_PUPDR12_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6147;"	d
GPIO_PUPDR_PUPDR12_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6148;"	d
GPIO_PUPDR_PUPDR13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6150;"	d
GPIO_PUPDR_PUPDR13_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6151;"	d
GPIO_PUPDR_PUPDR13_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6152;"	d
GPIO_PUPDR_PUPDR14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6154;"	d
GPIO_PUPDR_PUPDR14_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6155;"	d
GPIO_PUPDR_PUPDR14_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6156;"	d
GPIO_PUPDR_PUPDR15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6158;"	d
GPIO_PUPDR_PUPDR15_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6159;"	d
GPIO_PUPDR_PUPDR15_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6160;"	d
GPIO_PUPDR_PUPDR1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6103;"	d
GPIO_PUPDR_PUPDR1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6104;"	d
GPIO_PUPDR_PUPDR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6106;"	d
GPIO_PUPDR_PUPDR2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6107;"	d
GPIO_PUPDR_PUPDR2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6108;"	d
GPIO_PUPDR_PUPDR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6110;"	d
GPIO_PUPDR_PUPDR3_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6111;"	d
GPIO_PUPDR_PUPDR3_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6112;"	d
GPIO_PUPDR_PUPDR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6114;"	d
GPIO_PUPDR_PUPDR4_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6115;"	d
GPIO_PUPDR_PUPDR4_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6116;"	d
GPIO_PUPDR_PUPDR5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6118;"	d
GPIO_PUPDR_PUPDR5_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6119;"	d
GPIO_PUPDR_PUPDR5_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6120;"	d
GPIO_PUPDR_PUPDR6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6122;"	d
GPIO_PUPDR_PUPDR6_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6123;"	d
GPIO_PUPDR_PUPDR6_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6124;"	d
GPIO_PUPDR_PUPDR7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6126;"	d
GPIO_PUPDR_PUPDR7_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6127;"	d
GPIO_PUPDR_PUPDR7_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6128;"	d
GPIO_PUPDR_PUPDR8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6130;"	d
GPIO_PUPDR_PUPDR8_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6131;"	d
GPIO_PUPDR_PUPDR8_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6132;"	d
GPIO_PUPDR_PUPDR9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6134;"	d
GPIO_PUPDR_PUPDR9_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6135;"	d
GPIO_PUPDR_PUPDR9_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6136;"	d
GPIO_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon277
GTPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t GTPR;       \/*!< USART Guard time and prescaler register, Address offset: 0x18 *\/$/;"	m	struct:__anon291
HASH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1690;"	d
HASH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1568;"	d
HASH_CR_ALGO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6278;"	d
HASH_CR_ALGO_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6279;"	d
HASH_CR_ALGO_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6280;"	d
HASH_CR_DATATYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6274;"	d
HASH_CR_DATATYPE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6275;"	d
HASH_CR_DATATYPE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6276;"	d
HASH_CR_DINNE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6286;"	d
HASH_CR_DMAE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6273;"	d
HASH_CR_INIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6272;"	d
HASH_CR_LKEY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6288;"	d
HASH_CR_MDMAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6287;"	d
HASH_CR_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6277;"	d
HASH_CR_NBW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6281;"	d
HASH_CR_NBW_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6282;"	d
HASH_CR_NBW_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6283;"	d
HASH_CR_NBW_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6284;"	d
HASH_CR_NBW_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6285;"	d
HASH_DIGEST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1691;"	d
HASH_DIGEST_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1569;"	d
HASH_DIGEST_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} HASH_DIGEST_TypeDef;$/;"	t	typeref:struct:__anon295
HASH_IMR_DCIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6301;"	d
HASH_IMR_DINIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6300;"	d
HASH_RNG_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  HASH_RNG_IRQn               = 80,     \/*!< Hash and Rng global interrupt                                     *\/$/;"	e	enum:IRQn
HASH_SR_BUSY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6307;"	d
HASH_SR_DCIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6305;"	d
HASH_SR_DINIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6304;"	d
HASH_SR_DMAS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6306;"	d
HASH_STR_DCAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6297;"	d
HASH_STR_NBW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6291;"	d
HASH_STR_NBW_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6292;"	d
HASH_STR_NBW_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6293;"	d
HASH_STR_NBW_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6294;"	d
HASH_STR_NBW_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6295;"	d
HASH_STR_NBW_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6296;"	d
HASH_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} HASH_TypeDef;$/;"	t	typeref:struct:__anon294
HIFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t HIFCR;  \/*!< DMA high interrupt flag clear register, Address offset: 0x0C *\/$/;"	m	struct:__anon261
HISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t HISR;   \/*!< DMA high interrupt status register,     Address offset: 0x04 *\/$/;"	m	struct:__anon261
HR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t HR[5];            \/*!< HASH digest registers,          Address offset: 0x0C-0x1C   *\/$/;"	m	struct:__anon294
HR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t HR[8];     \/*!< HASH digest registers,          Address offset: 0x310-0x32C *\/ $/;"	m	struct:__anon295
HSE_STARTUP_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	131;"	d
HSE_VALUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	122;"	d
HSI_VALUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	135;"	d
HTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t HTR;    \/*!< ADC watchdog higher threshold register,      Address offset: 0x24 *\/$/;"	m	struct:__anon250
I2C1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1621;"	d
I2C1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1489;"	d
I2C1_ER_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  I2C1_ER_IRQn                = 32,     \/*!< I2C1 Error Interrupt                                              *\/$/;"	e	enum:IRQn
I2C1_EV_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  I2C1_EV_IRQn                = 31,     \/*!< I2C1 Event Interrupt                                              *\/$/;"	e	enum:IRQn
I2C2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1622;"	d
I2C2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1490;"	d
I2C2_ER_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  I2C2_ER_IRQn                = 34,     \/*!< I2C2 Error Interrupt                                              *\/  $/;"	e	enum:IRQn
I2C2_EV_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  I2C2_EV_IRQn                = 33,     \/*!< I2C2 Event Interrupt                                              *\/$/;"	e	enum:IRQn
I2C3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1623;"	d
I2C3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1491;"	d
I2C3_ER_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  I2C3_ER_IRQn                = 73,     \/*!< I2C3 error interrupt                                              *\/$/;"	e	enum:IRQn
I2C3_EV_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  I2C3_EV_IRQn                = 72,     \/*!< I2C3 event interrupt                                              *\/$/;"	e	enum:IRQn
I2C_CCR_CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6396;"	d
I2C_CCR_DUTY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6397;"	d
I2C_CCR_FS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6398;"	d
I2C_CR1_ACK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6324;"	d
I2C_CR1_ALERT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6327;"	d
I2C_CR1_ENARP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6318;"	d
I2C_CR1_ENGC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6320;"	d
I2C_CR1_ENPEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6319;"	d
I2C_CR1_NOSTRETCH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6321;"	d
I2C_CR1_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6315;"	d
I2C_CR1_PEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6326;"	d
I2C_CR1_POS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6325;"	d
I2C_CR1_SMBTYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6317;"	d
I2C_CR1_SMBUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6316;"	d
I2C_CR1_START	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6322;"	d
I2C_CR1_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6323;"	d
I2C_CR1_SWRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6328;"	d
I2C_CR2_DMAEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6342;"	d
I2C_CR2_FREQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6331;"	d
I2C_CR2_FREQ_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6332;"	d
I2C_CR2_FREQ_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6333;"	d
I2C_CR2_FREQ_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6334;"	d
I2C_CR2_FREQ_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6335;"	d
I2C_CR2_FREQ_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6336;"	d
I2C_CR2_FREQ_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6337;"	d
I2C_CR2_ITBUFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6341;"	d
I2C_CR2_ITERREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6339;"	d
I2C_CR2_ITEVTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6340;"	d
I2C_CR2_LAST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6343;"	d
I2C_DR_DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6367;"	d
I2C_FLTR_ANOFF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6405;"	d
I2C_FLTR_DNF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6404;"	d
I2C_OAR1_ADD0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6349;"	d
I2C_OAR1_ADD1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6350;"	d
I2C_OAR1_ADD1_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6346;"	d
I2C_OAR1_ADD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6351;"	d
I2C_OAR1_ADD3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6352;"	d
I2C_OAR1_ADD4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6353;"	d
I2C_OAR1_ADD5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6354;"	d
I2C_OAR1_ADD6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6355;"	d
I2C_OAR1_ADD7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6356;"	d
I2C_OAR1_ADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6357;"	d
I2C_OAR1_ADD8_9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6347;"	d
I2C_OAR1_ADD9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6358;"	d
I2C_OAR1_ADDMODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6360;"	d
I2C_OAR2_ADD2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6364;"	d
I2C_OAR2_ENDUAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6363;"	d
I2C_SR1_ADD10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6373;"	d
I2C_SR1_ADDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6371;"	d
I2C_SR1_AF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6379;"	d
I2C_SR1_ARLO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6378;"	d
I2C_SR1_BERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6377;"	d
I2C_SR1_BTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6372;"	d
I2C_SR1_OVR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6380;"	d
I2C_SR1_PECERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6381;"	d
I2C_SR1_RXNE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6375;"	d
I2C_SR1_SB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6370;"	d
I2C_SR1_SMBALERT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6383;"	d
I2C_SR1_STOPF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6374;"	d
I2C_SR1_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6382;"	d
I2C_SR1_TXE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6376;"	d
I2C_SR2_BUSY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6387;"	d
I2C_SR2_DUALF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6392;"	d
I2C_SR2_GENCALL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6389;"	d
I2C_SR2_MSL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6386;"	d
I2C_SR2_PEC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6393;"	d
I2C_SR2_SMBDEFAULT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6390;"	d
I2C_SR2_SMBHOST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6391;"	d
I2C_SR2_TRA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6388;"	d
I2C_TRISE_TRISE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6401;"	d
I2C_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon279
I2S2ext	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1613;"	d
I2S2ext_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1481;"	d
I2S3ext	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1616;"	d
I2S3ext_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1484;"	d
I2SCFGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t I2SCFGR;    \/*!< SPI_I2S configuration register,                     Address offset: 0x1C *\/$/;"	m	struct:__anon289
I2SPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t I2SPR;      \/*!< SPI_I2S prescaler register,                         Address offset: 0x20 *\/$/;"	m	struct:__anon289
ICR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ICR;            \/*!< SDIO interrupt clear register,  Address offset: 0x38 *\/$/;"	m	struct:__anon288
ICR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ICR;           \/*!< LTDC Interrupt Clear Register,                       Address offset: 0x3C *\/$/;"	m	struct:__anon281
ICR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ICR;      \/*!< DCMI interrupt clear register,                 Address offset: 0x14 *\/$/;"	m	struct:__anon259
IDCODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IDCODE;  \/*!< MCU device ID code,               Address offset: 0x00 *\/$/;"	m	struct:__anon258
IDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IDR;      \/*!< GPIO port input data register,         Address offset: 0x10      *\/$/;"	m	struct:__anon277
IDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint8_t  IDR;        \/*!< CRC Independent data register, Address offset: 0x04 *\/$/;"	m	struct:__anon256
IER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              IER;                 \/*!< CAN interrupt enable register,       Address offset: 0x14          *\/$/;"	m	struct:__anon255
IER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IER;           \/*!< LTDC Interrupt Enable Register,                      Address offset: 0x34 *\/$/;"	m	struct:__anon281
IER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IER;      \/*!< DCMI interrupt enable register,                Address offset: 0x0C *\/$/;"	m	struct:__anon259
IFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IFCR;          \/*!< DMA2D Interrupt Flag Clear Register,            Address offset: 0x08 *\/$/;"	m	struct:__anon262
IMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IMR;              \/*!< HASH interrupt enable register, Address offset: 0x20        *\/$/;"	m	struct:__anon294
IMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IMR;      \/*!< SAI block x interrupt mask register,      Address offset: 0x14 *\/$/;"	m	struct:__anon287
IMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IMR;    \/*!< EXTI Interrupt mask register,            Address offset: 0x00 *\/$/;"	m	struct:__anon264
IMSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IMSCR;      \/*!< CRYP interrupt mask set\/clear register,                   Address offset: 0x14 *\/$/;"	m	struct:__anon293
IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum IRQn$/;"	g
IRQn_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ISR;           \/*!< DMA2D Interrupt Status Register,                Address offset: 0x04 *\/$/;"	m	struct:__anon262
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ISR;           \/*!< LTDC Interrupt Status Register,                      Address offset: 0x38 *\/$/;"	m	struct:__anon281
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ISR;     \/*!< RTC initialization and status register,                   Address offset: 0x0C *\/$/;"	m	struct:__anon285
IS_FUNCTIONAL_STATE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	506;"	d
ITStatus	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon247
IV0LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IV0LR;      \/*!< CRYP initialization vector left-word  register 0,         Address offset: 0x40 *\/$/;"	m	struct:__anon293
IV0RR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IV0RR;      \/*!< CRYP initialization vector right-word register 0,         Address offset: 0x44 *\/$/;"	m	struct:__anon293
IV1LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IV1LR;      \/*!< CRYP initialization vector left-word  register 1,         Address offset: 0x48 *\/$/;"	m	struct:__anon293
IV1RR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t IV1RR;      \/*!< CRYP initialization vector right-word register 1,         Address offset: 0x4C *\/$/;"	m	struct:__anon293
IWDG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1612;"	d
IWDG_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1480;"	d
IWDG_KR_KEY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6413;"	d
IWDG_PR_PR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6416;"	d
IWDG_PR_PR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6417;"	d
IWDG_PR_PR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6418;"	d
IWDG_PR_PR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6419;"	d
IWDG_RLR_RL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6422;"	d
IWDG_SR_PVU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6425;"	d
IWDG_SR_RVU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6426;"	d
IWDG_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon280
JDR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JDR1;   \/*!< ADC injected data register 1,                Address offset: 0x3C *\/$/;"	m	struct:__anon250
JDR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JDR2;   \/*!< ADC injected data register 2,                Address offset: 0x40 *\/$/;"	m	struct:__anon250
JDR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JDR3;   \/*!< ADC injected data register 3,                Address offset: 0x44 *\/$/;"	m	struct:__anon250
JDR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JDR4;   \/*!< ADC injected data register 4,                Address offset: 0x48 *\/$/;"	m	struct:__anon250
JOFR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JOFR1;  \/*!< ADC injected channel data offset register 1, Address offset: 0x14 *\/$/;"	m	struct:__anon250
JOFR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JOFR2;  \/*!< ADC injected channel data offset register 2, Address offset: 0x18 *\/$/;"	m	struct:__anon250
JOFR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JOFR3;  \/*!< ADC injected channel data offset register 3, Address offset: 0x1C *\/$/;"	m	struct:__anon250
JOFR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JOFR4;  \/*!< ADC injected channel data offset register 4, Address offset: 0x20 *\/$/;"	m	struct:__anon250
JSQR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t JSQR;   \/*!< ADC injected sequence register,              Address offset: 0x38*\/$/;"	m	struct:__anon250
K0LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K0LR;       \/*!< CRYP key left  register 0,                                Address offset: 0x20 *\/$/;"	m	struct:__anon293
K0RR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K0RR;       \/*!< CRYP key right register 0,                                Address offset: 0x24 *\/$/;"	m	struct:__anon293
K1LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K1LR;       \/*!< CRYP key left  register 1,                                Address offset: 0x28 *\/$/;"	m	struct:__anon293
K1RR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K1RR;       \/*!< CRYP key right register 1,                                Address offset: 0x2C *\/$/;"	m	struct:__anon293
K2LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K2LR;       \/*!< CRYP key left  register 2,                                Address offset: 0x30 *\/$/;"	m	struct:__anon293
K2RR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K2RR;       \/*!< CRYP key right register 2,                                Address offset: 0x34 *\/$/;"	m	struct:__anon293
K3LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K3LR;       \/*!< CRYP key left  register 3,                                Address offset: 0x38 *\/$/;"	m	struct:__anon293
K3RR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t K3RR;       \/*!< CRYP key right register 3,                                Address offset: 0x3C *\/$/;"	m	struct:__anon293
KEYR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t KEYR;     \/*!< FLASH key register,              Address offset: 0x04 *\/$/;"	m	struct:__anon265
KR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon280
LCKR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t LCKR;     \/*!< GPIO port configuration lock register, Address offset: 0x1C      *\/$/;"	m	struct:__anon277
LIFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t LIFCR;  \/*!< DMA low interrupt flag clear register,  Address offset: 0x08 *\/$/;"	m	struct:__anon261
LIPCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t LIPCR;         \/*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 *\/$/;"	m	struct:__anon281
LISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t LISR;   \/*!< DMA low interrupt status register,      Address offset: 0x00 *\/$/;"	m	struct:__anon261
LTDC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1651;"	d
LTDC_AWCR_AAH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6446;"	d
LTDC_AWCR_AAW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6447;"	d
LTDC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1521;"	d
LTDC_BCCR_BCBLUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6473;"	d
LTDC_BCCR_BCGREEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6474;"	d
LTDC_BCCR_BCRED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6475;"	d
LTDC_BPCR_AHBP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6442;"	d
LTDC_BPCR_AVBP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6441;"	d
LTDC_CDSR_HDES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6510;"	d
LTDC_CDSR_HSYNCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6512;"	d
LTDC_CDSR_VDES	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6509;"	d
LTDC_CDSR_VSYNCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6511;"	d
LTDC_CPSR_CXPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6505;"	d
LTDC_CPSR_CYPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6504;"	d
LTDC_ER_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  LTDC_ER_IRQn                = 89,     \/*!< LTDC Error global Interrupt                                       *\/$/;"	e	enum:IRQn
LTDC_GCR_DBW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6457;"	d
LTDC_GCR_DEPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6462;"	d
LTDC_GCR_DGW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6458;"	d
LTDC_GCR_DRW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6459;"	d
LTDC_GCR_DTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6460;"	d
LTDC_GCR_HSPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6464;"	d
LTDC_GCR_LTDCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6456;"	d
LTDC_GCR_PCPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6461;"	d
LTDC_GCR_VSPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6463;"	d
LTDC_ICR_CFUIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6494;"	d
LTDC_ICR_CLIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6493;"	d
LTDC_ICR_CRRIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6496;"	d
LTDC_ICR_CTERRIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6495;"	d
LTDC_IER_FUIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6480;"	d
LTDC_IER_LIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6479;"	d
LTDC_IER_RRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6482;"	d
LTDC_IER_TERRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6481;"	d
LTDC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  LTDC_IRQn                   = 88,     \/*!< LTDC global Interrupt                                             *\/$/;"	e	enum:IRQn
LTDC_ISR_FUIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6487;"	d
LTDC_ISR_LIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6486;"	d
LTDC_ISR_RRIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6489;"	d
LTDC_ISR_TERRIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6488;"	d
LTDC_LIPCR_LIPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6500;"	d
LTDC_Layer1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1652;"	d
LTDC_Layer1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1522;"	d
LTDC_Layer2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1653;"	d
LTDC_Layer2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1523;"	d
LTDC_Layer_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} LTDC_Layer_TypeDef;$/;"	t	typeref:struct:__anon282
LTDC_LxBFCR_BF1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6554;"	d
LTDC_LxBFCR_BF2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6553;"	d
LTDC_LxCACR_CONSTA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6542;"	d
LTDC_LxCFBAR_CFBADD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6558;"	d
LTDC_LxCFBLNR_CFBLNBR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6567;"	d
LTDC_LxCFBLR_CFBLL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6562;"	d
LTDC_LxCFBLR_CFBP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6563;"	d
LTDC_LxCKCR_CKBLUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6532;"	d
LTDC_LxCKCR_CKGREEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6533;"	d
LTDC_LxCKCR_CKRED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6534;"	d
LTDC_LxCLUTWR_BLUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6571;"	d
LTDC_LxCLUTWR_CLUTADD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6574;"	d
LTDC_LxCLUTWR_GREEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6572;"	d
LTDC_LxCLUTWR_RED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6573;"	d
LTDC_LxCR_CLUTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6518;"	d
LTDC_LxCR_COLKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6517;"	d
LTDC_LxCR_LEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6516;"	d
LTDC_LxDCCR_DCALPHA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6549;"	d
LTDC_LxDCCR_DCBLUE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6546;"	d
LTDC_LxDCCR_DCGREEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6547;"	d
LTDC_LxDCCR_DCRED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6548;"	d
LTDC_LxPFCR_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6538;"	d
LTDC_LxWHPCR_WHSPPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6523;"	d
LTDC_LxWHPCR_WHSTPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6522;"	d
LTDC_LxWVPCR_WVSPPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6528;"	d
LTDC_LxWVPCR_WVSTPOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6527;"	d
LTDC_SRCR_IMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6468;"	d
LTDC_SRCR_VBR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6469;"	d
LTDC_SSCR_HSW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6437;"	d
LTDC_SSCR_VSH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6436;"	d
LTDC_TWCR_TOTALH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6451;"	d
LTDC_TWCR_TOTALW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6452;"	d
LTDC_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} LTDC_TypeDef;  $/;"	t	typeref:struct:__anon281
LTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t LTR;    \/*!< ADC watchdog lower threshold register,       Address offset: 0x28 *\/$/;"	m	struct:__anon250
LWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t LWR;           \/*!< DMA2D Line Watermark Register,                  Address offset: 0x48 *\/$/;"	m	struct:__anon262
M0AR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t M0AR;   \/*!< DMA stream x memory 0 address register   *\/$/;"	m	struct:__anon260
M1AR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t M1AR;   \/*!< DMA stream x memory 1 address register   *\/$/;"	m	struct:__anon260
MACA0HR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA0HR;$/;"	m	struct:__anon263
MACA0LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA0LR;$/;"	m	struct:__anon263
MACA1HR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA1HR;$/;"	m	struct:__anon263
MACA1LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA1LR;$/;"	m	struct:__anon263
MACA2HR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA2HR;$/;"	m	struct:__anon263
MACA2LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA2LR;$/;"	m	struct:__anon263
MACA3HR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA3HR;$/;"	m	struct:__anon263
MACA3LR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACA3LR;               \/*   24 *\/$/;"	m	struct:__anon263
MACCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACCR;$/;"	m	struct:__anon263
MACFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACFCR;$/;"	m	struct:__anon263
MACFFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACFFR;$/;"	m	struct:__anon263
MACHTHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACHTHR;$/;"	m	struct:__anon263
MACHTLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACHTLR;$/;"	m	struct:__anon263
MACIMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACIMR;$/;"	m	struct:__anon263
MACMIIAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACMIIAR;$/;"	m	struct:__anon263
MACMIIDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACMIIDR;$/;"	m	struct:__anon263
MACPMTCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACPMTCSR;$/;"	m	struct:__anon263
MACRWUFFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACRWUFFR;             \/*   11 *\/$/;"	m	struct:__anon263
MACSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACSR;                 \/*   15 *\/$/;"	m	struct:__anon263
MACVLANTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MACVLANTR;             \/*    8 *\/$/;"	m	struct:__anon263
MASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MASK;           \/*!< SDIO mask register,             Address offset: 0x3C *\/$/;"	m	struct:__anon288
MCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              MCR;                 \/*!< CAN master control register,         Address offset: 0x00          *\/$/;"	m	struct:__anon255
MEMRMP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MEMRMP;       \/*!< SYSCFG memory remap register,                      Address offset: 0x00      *\/$/;"	m	struct:__anon278
MISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MISR;       \/*!< CRYP masked interrupt status register,                    Address offset: 0x1C *\/$/;"	m	struct:__anon293
MISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MISR;     \/*!< DCMI masked interrupt status register,         Address offset: 0x10 *\/$/;"	m	struct:__anon259
MMCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCCR;                 \/*   65 *\/$/;"	m	struct:__anon263
MMCRFAECR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCRFAECR;$/;"	m	struct:__anon263
MMCRFCECR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCRFCECR;$/;"	m	struct:__anon263
MMCRGUFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCRGUFCR;$/;"	m	struct:__anon263
MMCRIMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCRIMR;$/;"	m	struct:__anon263
MMCRIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCRIR;$/;"	m	struct:__anon263
MMCTGFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCTGFCR;$/;"	m	struct:__anon263
MMCTGFMSCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCTGFMSCCR;$/;"	m	struct:__anon263
MMCTGFSCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCTGFSCCR;            \/*   84 *\/$/;"	m	struct:__anon263
MMCTIMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCTIMR;               \/*   69 *\/$/;"	m	struct:__anon263
MMCTIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MMCTIR;$/;"	m	struct:__anon263
MODER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t MODER;    \/*!< GPIO port mode register,               Address offset: 0x00      *\/$/;"	m	struct:__anon277
MODIFY_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9133;"	d
MSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              MSR;                 \/*!< CAN master status register,          Address offset: 0x04          *\/$/;"	m	struct:__anon255
MemoryManagement_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  MemoryManagement_IRQn       = -12,    \/*!< 4 Cortex-M4 Memory Management Interrupt                           *\/$/;"	e	enum:IRQn
NDTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t NDTR;   \/*!< DMA stream x number of data register     *\/$/;"	m	struct:__anon260
NLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t NLR;           \/*!< DMA2D Number of Line Register,                  Address offset: 0x44 *\/$/;"	m	struct:__anon262
NonMaskableInt_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                                          *\/$/;"	e	enum:IRQn
OAR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t OAR1;       \/*!< I2C Own address register 1, Address offset: 0x08 *\/$/;"	m	struct:__anon279
OAR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t OAR2;       \/*!< I2C Own address register 2, Address offset: 0x0C *\/$/;"	m	struct:__anon279
OCOLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OCOLR;         \/*!< DMA2D Output Color Register,                    Address offset: 0x38 *\/$/;"	m	struct:__anon262
ODR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t ODR;      \/*!< GPIO port output data register,        Address offset: 0x14      *\/$/;"	m	struct:__anon277
OMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OMAR;          \/*!< DMA2D Output Memory Address Register,           Address offset: 0x3C *\/$/;"	m	struct:__anon262
OOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OOR;           \/*!< DMA2D Output Offset Register,                   Address offset: 0x40 *\/$/;"	m	struct:__anon262
OPFCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OPFCCR;        \/*!< DMA2D Output PFC Control Register,              Address offset: 0x34 *\/$/;"	m	struct:__anon262
OPTCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OPTCR;    \/*!< FLASH option control register ,  Address offset: 0x14 *\/$/;"	m	struct:__anon265
OPTCR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OPTCR1;   \/*!< FLASH option control register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon265
OPTKEYR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OPTKEYR;  \/*!< FLASH option key register,       Address offset: 0x08 *\/$/;"	m	struct:__anon265
OR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t OR;          \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon290
OSPEEDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OSPEEDR;  \/*!< GPIO port output speed register,       Address offset: 0x08      *\/$/;"	m	struct:__anon277
OTG_FS_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_FS_IRQn                 = 67,     \/*!< USB OTG FS global Interrupt                                       *\/$/;"	e	enum:IRQn
OTG_FS_WKUP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_FS_WKUP_IRQn            = 42,     \/*!< USB OTG FS Wakeup through EXTI line interrupt                     *\/    $/;"	e	enum:IRQn
OTG_FS_WKUP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_FS_WKUP_IRQn            = 42,     \/*!< USB OTG FS Wakeup through EXTI line interrupt                     *\/  $/;"	e	enum:IRQn
OTG_HS_EP1_IN_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_HS_EP1_IN_IRQn          = 75,     \/*!< USB OTG HS End Point 1 In global interrupt                        *\/$/;"	e	enum:IRQn
OTG_HS_EP1_OUT_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_HS_EP1_OUT_IRQn         = 74,     \/*!< USB OTG HS End Point 1 Out global interrupt                       *\/$/;"	e	enum:IRQn
OTG_HS_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_HS_IRQn                 = 77,     \/*!< USB OTG HS global interrupt                                       *\/$/;"	e	enum:IRQn
OTG_HS_WKUP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  OTG_HS_WKUP_IRQn            = 76,     \/*!< USB OTG HS Wakeup through EXTI interrupt                          *\/$/;"	e	enum:IRQn
OTYPER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t OTYPER;   \/*!< GPIO port output type register,        Address offset: 0x04      *\/$/;"	m	struct:__anon277
PAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PAR;    \/*!< DMA stream x peripheral address register *\/$/;"	m	struct:__anon260
PATT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PATT2;      \/*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C *\/$/;"	m	struct:__anon268
PATT2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PATT2;      \/*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C *\/$/;"	m	struct:__anon273
PATT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PATT3;      \/*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C *\/$/;"	m	struct:__anon269
PATT3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PATT3;      \/*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C *\/$/;"	m	struct:__anon274
PATT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PATT4;      \/*!< PC Card  Attribute memory space timing register 4, Address offset: 0xAC *\/$/;"	m	struct:__anon270
PATT4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PATT4;      \/*!< PC Card  Attribute memory space timing register 4, Address offset: 0xAC *\/$/;"	m	struct:__anon275
PCR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PCR2;       \/*!< NAND Flash control register 2,                       Address offset: 0x60 *\/$/;"	m	struct:__anon268
PCR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PCR2;       \/*!< NAND Flash control register 2,                       Address offset: 0x60 *\/$/;"	m	struct:__anon273
PCR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PCR3;       \/*!< NAND Flash control register 3,                       Address offset: 0x80 *\/$/;"	m	struct:__anon269
PCR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PCR3;       \/*!< NAND Flash control register 3,                       Address offset: 0x80 *\/$/;"	m	struct:__anon274
PCR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PCR4;       \/*!< PC Card  control register 4,                       Address offset: 0xA0 *\/$/;"	m	struct:__anon270
PCR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PCR4;       \/*!< PC Card  control register 4,                       Address offset: 0xA0 *\/$/;"	m	struct:__anon275
PERIPH_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1439;"	d
PERIPH_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1454;"	d
PFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PFCR;          \/*!< LTDC Layerx Pixel Format Configuration Register               Address offset: 0x94 *\/$/;"	m	struct:__anon282
PIO4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PIO4;       \/*!< PC Card  I\/O space timing register 4,              Address offset: 0xB0 *\/$/;"	m	struct:__anon270
PIO4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PIO4;       \/*!< PC Card  I\/O space timing register 4,              Address offset: 0xB0 *\/$/;"	m	struct:__anon275
PLLCFGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PLLCFGR;       \/*!< RCC PLL configuration register,                              Address offset: 0x04 *\/$/;"	m	struct:__anon284
PLLI2SCFGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PLLI2SCFGR;    \/*!< RCC PLLI2S configuration register,                           Address offset: 0x84 *\/$/;"	m	struct:__anon284
PLLSAICFGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PLLSAICFGR;    \/*!< RCC PLLSAI configuration register,                           Address offset: 0x88 *\/$/;"	m	struct:__anon284
PMC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMC;          \/*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      *\/$/;"	m	struct:__anon278
PMEM2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMEM2;      \/*!< NAND Flash Common memory space timing register 2,    Address offset: 0x68 *\/$/;"	m	struct:__anon268
PMEM2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMEM2;      \/*!< NAND Flash Common memory space timing register 2,    Address offset: 0x68 *\/$/;"	m	struct:__anon273
PMEM3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMEM3;      \/*!< NAND Flash Common memory space timing register 3,    Address offset: 0x88 *\/$/;"	m	struct:__anon269
PMEM3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMEM3;      \/*!< NAND Flash Common memory space timing register 3,    Address offset: 0x88 *\/$/;"	m	struct:__anon274
PMEM4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMEM4;      \/*!< PC Card  Common memory space timing register 4,    Address offset: 0xA8 *\/$/;"	m	struct:__anon270
PMEM4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PMEM4;      \/*!< PC Card  Common memory space timing register 4,    Address offset: 0xA8 *\/$/;"	m	struct:__anon275
POWER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t POWER;          \/*!< SDIO power control register,    Address offset: 0x00 *\/$/;"	m	struct:__anon288
PR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PR;     \/*!< EXTI Pending register,                   Address offset: 0x14 *\/$/;"	m	struct:__anon264
PR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon280
PRER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PRER;    \/*!< RTC prescaler register,                                   Address offset: 0x10 *\/$/;"	m	struct:__anon285
PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t PSC;         \/*!< TIM prescaler,                       Address offset: 0x28 *\/$/;"	m	struct:__anon290
PTPSSIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPSSIR;$/;"	m	struct:__anon263
PTPTSAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSAR;$/;"	m	struct:__anon263
PTPTSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSCR;$/;"	m	struct:__anon263
PTPTSHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSHR;$/;"	m	struct:__anon263
PTPTSHUR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSHUR;$/;"	m	struct:__anon263
PTPTSLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSLR;$/;"	m	struct:__anon263
PTPTSLUR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSLUR;$/;"	m	struct:__anon263
PTPTSSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTSSR;$/;"	m	struct:__anon263
PTPTTHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTTHR;$/;"	m	struct:__anon263
PTPTTLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PTPTTLR;$/;"	m	struct:__anon263
PUPDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t PUPDR;    \/*!< GPIO port pull-up\/pull-down register,  Address offset: 0x0C      *\/$/;"	m	struct:__anon277
PVD_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detection Interrupt                         *\/$/;"	e	enum:IRQn
PWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1626;"	d
PWR_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1494;"	d
PWR_CR_ADCDC1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6608;"	d
PWR_CR_CSBF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6585;"	d
PWR_CR_CWUF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6584;"	d
PWR_CR_DBP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6603;"	d
PWR_CR_FPDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6604;"	d
PWR_CR_LPDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6582;"	d
PWR_CR_LPUDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6605;"	d
PWR_CR_MRUDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6606;"	d
PWR_CR_ODEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6614;"	d
PWR_CR_ODSWEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6615;"	d
PWR_CR_PDDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6583;"	d
PWR_CR_PLS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6588;"	d
PWR_CR_PLS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6589;"	d
PWR_CR_PLS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6590;"	d
PWR_CR_PLS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6591;"	d
PWR_CR_PLS_LEV0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6594;"	d
PWR_CR_PLS_LEV1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6595;"	d
PWR_CR_PLS_LEV2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6596;"	d
PWR_CR_PLS_LEV3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6597;"	d
PWR_CR_PLS_LEV4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6598;"	d
PWR_CR_PLS_LEV5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6599;"	d
PWR_CR_PLS_LEV6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6600;"	d
PWR_CR_PLS_LEV7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6601;"	d
PWR_CR_PMODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6621;"	d
PWR_CR_PVDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6586;"	d
PWR_CR_UDEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6616;"	d
PWR_CR_UDEN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6617;"	d
PWR_CR_UDEN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6618;"	d
PWR_CR_VOS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6610;"	d
PWR_CR_VOS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6611;"	d
PWR_CR_VOS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6612;"	d
PWR_CSR_BRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6629;"	d
PWR_CSR_BRR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6627;"	d
PWR_CSR_EWUP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6628;"	d
PWR_CSR_ODRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6631;"	d
PWR_CSR_ODSWRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6632;"	d
PWR_CSR_PVDO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6626;"	d
PWR_CSR_REGRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6636;"	d
PWR_CSR_SBF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6625;"	d
PWR_CSR_UDSWRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6633;"	d
PWR_CSR_VOSRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6630;"	d
PWR_CSR_WUF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6624;"	d
PWR_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon283
PendSV_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M4 Pend SV Interrupt                                    *\/$/;"	e	enum:IRQn
RCC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1666;"	d
RCC_AHB1ENR_BKPSRAMEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6920;"	d
RCC_AHB1ENR_CCMDATARAMEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6921;"	d
RCC_AHB1ENR_CRCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6919;"	d
RCC_AHB1ENR_DMA1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6922;"	d
RCC_AHB1ENR_DMA2DEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6924;"	d
RCC_AHB1ENR_DMA2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6923;"	d
RCC_AHB1ENR_ETHMACEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6925;"	d
RCC_AHB1ENR_ETHMACPTPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6928;"	d
RCC_AHB1ENR_ETHMACRXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6927;"	d
RCC_AHB1ENR_ETHMACTXEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6926;"	d
RCC_AHB1ENR_GPIOAEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6908;"	d
RCC_AHB1ENR_GPIOBEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6909;"	d
RCC_AHB1ENR_GPIOCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6910;"	d
RCC_AHB1ENR_GPIODEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6911;"	d
RCC_AHB1ENR_GPIOEEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6912;"	d
RCC_AHB1ENR_GPIOFEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6913;"	d
RCC_AHB1ENR_GPIOGEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6914;"	d
RCC_AHB1ENR_GPIOHEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6915;"	d
RCC_AHB1ENR_GPIOIEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6916;"	d
RCC_AHB1ENR_GPIOJEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6917;"	d
RCC_AHB1ENR_GPIOKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6918;"	d
RCC_AHB1ENR_OTGHSEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6929;"	d
RCC_AHB1ENR_OTGHSULPIEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6930;"	d
RCC_AHB1LPENR_BKPSRAMLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7012;"	d
RCC_AHB1LPENR_CRCLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7008;"	d
RCC_AHB1LPENR_DMA1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7014;"	d
RCC_AHB1LPENR_DMA2DLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7016;"	d
RCC_AHB1LPENR_DMA2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7015;"	d
RCC_AHB1LPENR_ETHMACLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7017;"	d
RCC_AHB1LPENR_ETHMACPTPLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7020;"	d
RCC_AHB1LPENR_ETHMACRXLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7019;"	d
RCC_AHB1LPENR_ETHMACTXLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7018;"	d
RCC_AHB1LPENR_FLITFLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7009;"	d
RCC_AHB1LPENR_GPIOALPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6997;"	d
RCC_AHB1LPENR_GPIOBLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6998;"	d
RCC_AHB1LPENR_GPIOCLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6999;"	d
RCC_AHB1LPENR_GPIODLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7000;"	d
RCC_AHB1LPENR_GPIOELPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7001;"	d
RCC_AHB1LPENR_GPIOFLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7002;"	d
RCC_AHB1LPENR_GPIOGLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7003;"	d
RCC_AHB1LPENR_GPIOHLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7004;"	d
RCC_AHB1LPENR_GPIOILPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7005;"	d
RCC_AHB1LPENR_GPIOJLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7006;"	d
RCC_AHB1LPENR_GPIOKLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7007;"	d
RCC_AHB1LPENR_OTGHSLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7021;"	d
RCC_AHB1LPENR_OTGHSULPILPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7022;"	d
RCC_AHB1LPENR_SRAM1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7010;"	d
RCC_AHB1LPENR_SRAM2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7011;"	d
RCC_AHB1LPENR_SRAM3LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7013;"	d
RCC_AHB1RSTR_CRCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6835;"	d
RCC_AHB1RSTR_DMA1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6836;"	d
RCC_AHB1RSTR_DMA2DRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6838;"	d
RCC_AHB1RSTR_DMA2RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6837;"	d
RCC_AHB1RSTR_ETHMACRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6839;"	d
RCC_AHB1RSTR_GPIOARST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6824;"	d
RCC_AHB1RSTR_GPIOBRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6825;"	d
RCC_AHB1RSTR_GPIOCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6826;"	d
RCC_AHB1RSTR_GPIODRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6827;"	d
RCC_AHB1RSTR_GPIOERST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6828;"	d
RCC_AHB1RSTR_GPIOFRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6829;"	d
RCC_AHB1RSTR_GPIOGRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6830;"	d
RCC_AHB1RSTR_GPIOHRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6831;"	d
RCC_AHB1RSTR_GPIOIRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6832;"	d
RCC_AHB1RSTR_GPIOJRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6833;"	d
RCC_AHB1RSTR_GPIOKRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6834;"	d
RCC_AHB1RSTR_OTGHRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6840;"	d
RCC_AHB2ENR_CRYPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6934;"	d
RCC_AHB2ENR_DCMIEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6933;"	d
RCC_AHB2ENR_HASHEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6935;"	d
RCC_AHB2ENR_OTGFSEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6937;"	d
RCC_AHB2ENR_RNGEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6936;"	d
RCC_AHB2LPENR_CRYPLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7026;"	d
RCC_AHB2LPENR_DCMILPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7025;"	d
RCC_AHB2LPENR_HASHLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7027;"	d
RCC_AHB2LPENR_OTGFSLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7029;"	d
RCC_AHB2LPENR_RNGLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7028;"	d
RCC_AHB2RSTR_CRYPRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6844;"	d
RCC_AHB2RSTR_DCMIRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6843;"	d
RCC_AHB2RSTR_HASHRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6845;"	d
RCC_AHB2RSTR_HSAHRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6847;"	d
RCC_AHB2RSTR_OTGFSRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6849;"	d
RCC_AHB2RSTR_RNGRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6848;"	d
RCC_AHB3ENR_FMCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6946;"	d
RCC_AHB3ENR_FSMCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6942;"	d
RCC_AHB3LPENR_FMCLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7037;"	d
RCC_AHB3LPENR_FSMCLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7033;"	d
RCC_AHB3RSTR_FMCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6857;"	d
RCC_AHB3RSTR_FSMCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6853;"	d
RCC_APB1ENR_CAN1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6969;"	d
RCC_APB1ENR_CAN2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6970;"	d
RCC_APB1ENR_DACEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6972;"	d
RCC_APB1ENR_I2C1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6966;"	d
RCC_APB1ENR_I2C2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6967;"	d
RCC_APB1ENR_I2C3EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6968;"	d
RCC_APB1ENR_PWREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6971;"	d
RCC_APB1ENR_SPI2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6960;"	d
RCC_APB1ENR_SPI3EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6961;"	d
RCC_APB1ENR_TIM12EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6956;"	d
RCC_APB1ENR_TIM13EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6957;"	d
RCC_APB1ENR_TIM14EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6958;"	d
RCC_APB1ENR_TIM2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6950;"	d
RCC_APB1ENR_TIM3EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6951;"	d
RCC_APB1ENR_TIM4EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6952;"	d
RCC_APB1ENR_TIM5EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6953;"	d
RCC_APB1ENR_TIM6EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6954;"	d
RCC_APB1ENR_TIM7EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6955;"	d
RCC_APB1ENR_UART4EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6964;"	d
RCC_APB1ENR_UART5EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6965;"	d
RCC_APB1ENR_UART7EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6973;"	d
RCC_APB1ENR_UART8EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6974;"	d
RCC_APB1ENR_USART2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6962;"	d
RCC_APB1ENR_USART3EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6963;"	d
RCC_APB1ENR_WWDGEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6959;"	d
RCC_APB1LPENR_CAN1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7060;"	d
RCC_APB1LPENR_CAN2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7061;"	d
RCC_APB1LPENR_DACLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7063;"	d
RCC_APB1LPENR_I2C1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7057;"	d
RCC_APB1LPENR_I2C2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7058;"	d
RCC_APB1LPENR_I2C3LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7059;"	d
RCC_APB1LPENR_PWRLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7062;"	d
RCC_APB1LPENR_SPI2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7051;"	d
RCC_APB1LPENR_SPI3LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7052;"	d
RCC_APB1LPENR_TIM12LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7047;"	d
RCC_APB1LPENR_TIM13LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7048;"	d
RCC_APB1LPENR_TIM14LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7049;"	d
RCC_APB1LPENR_TIM2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7041;"	d
RCC_APB1LPENR_TIM3LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7042;"	d
RCC_APB1LPENR_TIM4LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7043;"	d
RCC_APB1LPENR_TIM5LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7044;"	d
RCC_APB1LPENR_TIM6LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7045;"	d
RCC_APB1LPENR_TIM7LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7046;"	d
RCC_APB1LPENR_UART4LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7055;"	d
RCC_APB1LPENR_UART5LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7056;"	d
RCC_APB1LPENR_UART7LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7064;"	d
RCC_APB1LPENR_UART8LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7065;"	d
RCC_APB1LPENR_USART2LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7053;"	d
RCC_APB1LPENR_USART3LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7054;"	d
RCC_APB1LPENR_WWDGLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7050;"	d
RCC_APB1RSTR_CAN1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6879;"	d
RCC_APB1RSTR_CAN2RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6880;"	d
RCC_APB1RSTR_DACRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6882;"	d
RCC_APB1RSTR_I2C1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6876;"	d
RCC_APB1RSTR_I2C2RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6877;"	d
RCC_APB1RSTR_I2C3RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6878;"	d
RCC_APB1RSTR_PWRRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6881;"	d
RCC_APB1RSTR_SPI2RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6870;"	d
RCC_APB1RSTR_SPI3RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6871;"	d
RCC_APB1RSTR_TIM12RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6866;"	d
RCC_APB1RSTR_TIM13RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6867;"	d
RCC_APB1RSTR_TIM14RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6868;"	d
RCC_APB1RSTR_TIM2RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6860;"	d
RCC_APB1RSTR_TIM3RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6861;"	d
RCC_APB1RSTR_TIM4RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6862;"	d
RCC_APB1RSTR_TIM5RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6863;"	d
RCC_APB1RSTR_TIM6RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6864;"	d
RCC_APB1RSTR_TIM7RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6865;"	d
RCC_APB1RSTR_UART4RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6874;"	d
RCC_APB1RSTR_UART5RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6875;"	d
RCC_APB1RSTR_UART7RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6883;"	d
RCC_APB1RSTR_UART8RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6884;"	d
RCC_APB1RSTR_USART2RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6872;"	d
RCC_APB1RSTR_USART3RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6873;"	d
RCC_APB1RSTR_WWDGRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6869;"	d
RCC_APB2ENR_ADC1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6981;"	d
RCC_APB2ENR_ADC2EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6982;"	d
RCC_APB2ENR_ADC3EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6983;"	d
RCC_APB2ENR_LTDCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6994;"	d
RCC_APB2ENR_SAI1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6993;"	d
RCC_APB2ENR_SDIOEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6984;"	d
RCC_APB2ENR_SPI1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6985;"	d
RCC_APB2ENR_SPI4EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6986;"	d
RCC_APB2ENR_SPI5EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6991;"	d
RCC_APB2ENR_SPI6EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6992;"	d
RCC_APB2ENR_SYSCFGEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6987;"	d
RCC_APB2ENR_TIM10EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6989;"	d
RCC_APB2ENR_TIM11EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6990;"	d
RCC_APB2ENR_TIM1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6977;"	d
RCC_APB2ENR_TIM8EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6978;"	d
RCC_APB2ENR_TIM9EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6988;"	d
RCC_APB2ENR_USART1EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6979;"	d
RCC_APB2ENR_USART6EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6980;"	d
RCC_APB2LPENR_ADC1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7072;"	d
RCC_APB2LPENR_ADC2PEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7073;"	d
RCC_APB2LPENR_ADC3LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7074;"	d
RCC_APB2LPENR_LTDCLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7085;"	d
RCC_APB2LPENR_SAI1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7084;"	d
RCC_APB2LPENR_SDIOLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7075;"	d
RCC_APB2LPENR_SPI1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7076;"	d
RCC_APB2LPENR_SPI4LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7077;"	d
RCC_APB2LPENR_SPI5LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7082;"	d
RCC_APB2LPENR_SPI6LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7083;"	d
RCC_APB2LPENR_SYSCFGLPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7078;"	d
RCC_APB2LPENR_TIM10LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7080;"	d
RCC_APB2LPENR_TIM11LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7081;"	d
RCC_APB2LPENR_TIM1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7068;"	d
RCC_APB2LPENR_TIM8LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7069;"	d
RCC_APB2LPENR_TIM9LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7079;"	d
RCC_APB2LPENR_USART1LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7070;"	d
RCC_APB2LPENR_USART6LPEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7071;"	d
RCC_APB2RSTR_ADCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6891;"	d
RCC_APB2RSTR_LTDCRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6902;"	d
RCC_APB2RSTR_SAI1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6901;"	d
RCC_APB2RSTR_SDIORST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6892;"	d
RCC_APB2RSTR_SPI1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6905;"	d
RCC_APB2RSTR_SPI1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6893;"	d
RCC_APB2RSTR_SPI4RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6894;"	d
RCC_APB2RSTR_SPI5RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6899;"	d
RCC_APB2RSTR_SPI6RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6900;"	d
RCC_APB2RSTR_SYSCFGRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6895;"	d
RCC_APB2RSTR_TIM10RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6897;"	d
RCC_APB2RSTR_TIM11RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6898;"	d
RCC_APB2RSTR_TIM1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6887;"	d
RCC_APB2RSTR_TIM8RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6888;"	d
RCC_APB2RSTR_TIM9RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6896;"	d
RCC_APB2RSTR_USART1RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6889;"	d
RCC_APB2RSTR_USART6RST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6890;"	d
RCC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1538;"	d
RCC_BDCR_BDRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7097;"	d
RCC_BDCR_LSEBYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7090;"	d
RCC_BDCR_LSEON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7088;"	d
RCC_BDCR_LSERDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7089;"	d
RCC_BDCR_RTCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7096;"	d
RCC_BDCR_RTCSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7092;"	d
RCC_BDCR_RTCSEL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7093;"	d
RCC_BDCR_RTCSEL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7094;"	d
RCC_CFGR_HPRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6729;"	d
RCC_CFGR_HPRE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6730;"	d
RCC_CFGR_HPRE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6731;"	d
RCC_CFGR_HPRE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6732;"	d
RCC_CFGR_HPRE_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6733;"	d
RCC_CFGR_HPRE_DIV1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6735;"	d
RCC_CFGR_HPRE_DIV128	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6741;"	d
RCC_CFGR_HPRE_DIV16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6739;"	d
RCC_CFGR_HPRE_DIV2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6736;"	d
RCC_CFGR_HPRE_DIV256	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6742;"	d
RCC_CFGR_HPRE_DIV4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6737;"	d
RCC_CFGR_HPRE_DIV512	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6743;"	d
RCC_CFGR_HPRE_DIV64	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6740;"	d
RCC_CFGR_HPRE_DIV8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6738;"	d
RCC_CFGR_I2SSRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6782;"	d
RCC_CFGR_MCO1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6778;"	d
RCC_CFGR_MCO1PRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6784;"	d
RCC_CFGR_MCO1PRE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6785;"	d
RCC_CFGR_MCO1PRE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6786;"	d
RCC_CFGR_MCO1PRE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6787;"	d
RCC_CFGR_MCO1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6779;"	d
RCC_CFGR_MCO1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6780;"	d
RCC_CFGR_MCO2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6794;"	d
RCC_CFGR_MCO2PRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6789;"	d
RCC_CFGR_MCO2PRE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6790;"	d
RCC_CFGR_MCO2PRE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6791;"	d
RCC_CFGR_MCO2PRE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6792;"	d
RCC_CFGR_MCO2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6795;"	d
RCC_CFGR_MCO2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6796;"	d
RCC_CFGR_PPRE1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6746;"	d
RCC_CFGR_PPRE1_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6747;"	d
RCC_CFGR_PPRE1_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6748;"	d
RCC_CFGR_PPRE1_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6749;"	d
RCC_CFGR_PPRE1_DIV1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6751;"	d
RCC_CFGR_PPRE1_DIV16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6755;"	d
RCC_CFGR_PPRE1_DIV2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6752;"	d
RCC_CFGR_PPRE1_DIV4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6753;"	d
RCC_CFGR_PPRE1_DIV8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6754;"	d
RCC_CFGR_PPRE2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6758;"	d
RCC_CFGR_PPRE2_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6759;"	d
RCC_CFGR_PPRE2_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6760;"	d
RCC_CFGR_PPRE2_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6761;"	d
RCC_CFGR_PPRE2_DIV1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6763;"	d
RCC_CFGR_PPRE2_DIV16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6767;"	d
RCC_CFGR_PPRE2_DIV2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6764;"	d
RCC_CFGR_PPRE2_DIV4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6765;"	d
RCC_CFGR_PPRE2_DIV8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6766;"	d
RCC_CFGR_RTCPRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6770;"	d
RCC_CFGR_RTCPRE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6771;"	d
RCC_CFGR_RTCPRE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6772;"	d
RCC_CFGR_RTCPRE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6773;"	d
RCC_CFGR_RTCPRE_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6774;"	d
RCC_CFGR_RTCPRE_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6775;"	d
RCC_CFGR_SW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6711;"	d
RCC_CFGR_SWS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6720;"	d
RCC_CFGR_SWS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6721;"	d
RCC_CFGR_SWS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6722;"	d
RCC_CFGR_SWS_HSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6725;"	d
RCC_CFGR_SWS_HSI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6724;"	d
RCC_CFGR_SWS_PLL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6726;"	d
RCC_CFGR_SW_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6712;"	d
RCC_CFGR_SW_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6713;"	d
RCC_CFGR_SW_HSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6716;"	d
RCC_CFGR_SW_HSI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6715;"	d
RCC_CFGR_SW_PLL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6717;"	d
RCC_CIR_CSSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6821;"	d
RCC_CIR_CSSF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6806;"	d
RCC_CIR_HSERDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6817;"	d
RCC_CIR_HSERDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6802;"	d
RCC_CIR_HSERDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6810;"	d
RCC_CIR_HSIRDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6816;"	d
RCC_CIR_HSIRDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6801;"	d
RCC_CIR_HSIRDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6809;"	d
RCC_CIR_LSERDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6815;"	d
RCC_CIR_LSERDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6800;"	d
RCC_CIR_LSERDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6808;"	d
RCC_CIR_LSIRDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6814;"	d
RCC_CIR_LSIRDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6799;"	d
RCC_CIR_LSIRDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6807;"	d
RCC_CIR_PLLI2SRDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6819;"	d
RCC_CIR_PLLI2SRDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6804;"	d
RCC_CIR_PLLI2SRDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6812;"	d
RCC_CIR_PLLRDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6818;"	d
RCC_CIR_PLLRDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6803;"	d
RCC_CIR_PLLRDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6811;"	d
RCC_CIR_PLLSAIRDYC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6820;"	d
RCC_CIR_PLLSAIRDYF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6805;"	d
RCC_CIR_PLLSAIRDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6813;"	d
RCC_CR_CSSON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6667;"	d
RCC_CR_HSEBYP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6666;"	d
RCC_CR_HSEON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6664;"	d
RCC_CR_HSERDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6665;"	d
RCC_CR_HSICAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6654;"	d
RCC_CR_HSICAL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6655;"	d
RCC_CR_HSICAL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6656;"	d
RCC_CR_HSICAL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6657;"	d
RCC_CR_HSICAL_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6658;"	d
RCC_CR_HSICAL_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6659;"	d
RCC_CR_HSICAL_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6660;"	d
RCC_CR_HSICAL_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6661;"	d
RCC_CR_HSICAL_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6662;"	d
RCC_CR_HSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6644;"	d
RCC_CR_HSIRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6645;"	d
RCC_CR_HSITRIM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6647;"	d
RCC_CR_HSITRIM_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6648;"	d
RCC_CR_HSITRIM_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6649;"	d
RCC_CR_HSITRIM_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6650;"	d
RCC_CR_HSITRIM_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6651;"	d
RCC_CR_HSITRIM_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6652;"	d
RCC_CR_PLLI2SON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6670;"	d
RCC_CR_PLLI2SRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6671;"	d
RCC_CR_PLLON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6668;"	d
RCC_CR_PLLRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6669;"	d
RCC_CR_PLLSAION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6672;"	d
RCC_CR_PLLSAIRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6673;"	d
RCC_CSR_BORRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7103;"	d
RCC_CSR_LPWRRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7109;"	d
RCC_CSR_LSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7100;"	d
RCC_CSR_LSIRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7101;"	d
RCC_CSR_PADRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7104;"	d
RCC_CSR_PORRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7105;"	d
RCC_CSR_RMVF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7102;"	d
RCC_CSR_SFTRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7106;"	d
RCC_CSR_WDGRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7107;"	d
RCC_CSR_WWDGRSTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7108;"	d
RCC_DCKCFGR_PLLI2SDIVQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7128;"	d
RCC_DCKCFGR_PLLSAIDIVQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7129;"	d
RCC_DCKCFGR_PLLSAIDIVR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7130;"	d
RCC_DCKCFGR_SAI1ASRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7131;"	d
RCC_DCKCFGR_SAI1BSRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7132;"	d
RCC_DCKCFGR_TIMPRE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7133;"	d
RCC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  RCC_IRQn                    = 5,      \/*!< RCC global Interrupt                                              *\/$/;"	e	enum:IRQn
RCC_PLLCFGR_PLLM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6676;"	d
RCC_PLLCFGR_PLLM_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6677;"	d
RCC_PLLCFGR_PLLM_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6678;"	d
RCC_PLLCFGR_PLLM_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6679;"	d
RCC_PLLCFGR_PLLM_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6680;"	d
RCC_PLLCFGR_PLLM_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6681;"	d
RCC_PLLCFGR_PLLM_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6682;"	d
RCC_PLLCFGR_PLLN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6684;"	d
RCC_PLLCFGR_PLLN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6685;"	d
RCC_PLLCFGR_PLLN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6686;"	d
RCC_PLLCFGR_PLLN_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6687;"	d
RCC_PLLCFGR_PLLN_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6688;"	d
RCC_PLLCFGR_PLLN_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6689;"	d
RCC_PLLCFGR_PLLN_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6690;"	d
RCC_PLLCFGR_PLLN_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6691;"	d
RCC_PLLCFGR_PLLN_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6692;"	d
RCC_PLLCFGR_PLLN_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6693;"	d
RCC_PLLCFGR_PLLP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6695;"	d
RCC_PLLCFGR_PLLP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6696;"	d
RCC_PLLCFGR_PLLP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6697;"	d
RCC_PLLCFGR_PLLQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6703;"	d
RCC_PLLCFGR_PLLQ_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6704;"	d
RCC_PLLCFGR_PLLQ_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6705;"	d
RCC_PLLCFGR_PLLQ_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6706;"	d
RCC_PLLCFGR_PLLQ_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6707;"	d
RCC_PLLCFGR_PLLSRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6699;"	d
RCC_PLLCFGR_PLLSRC_HSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6700;"	d
RCC_PLLCFGR_PLLSRC_HSI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	6701;"	d
RCC_PLLI2SCFGR_PLLI2SN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7118;"	d
RCC_PLLI2SCFGR_PLLI2SQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7119;"	d
RCC_PLLI2SCFGR_PLLI2SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7120;"	d
RCC_PLLSAICFGR_PLLI2SN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7123;"	d
RCC_PLLSAICFGR_PLLI2SQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7124;"	d
RCC_PLLSAICFGR_PLLI2SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7125;"	d
RCC_SSCGR_INCSTEP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7113;"	d
RCC_SSCGR_MODPER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7112;"	d
RCC_SSCGR_SPREADSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7114;"	d
RCC_SSCGR_SSCGEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7115;"	d
RCC_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon284
RCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t RCR;         \/*!< TIM repetition counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon290
RDHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RDHR; \/*!< CAN receive FIFO mailbox data high register *\/$/;"	m	struct:__anon253
RDLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RDLR; \/*!< CAN receive FIFO mailbox data low register *\/$/;"	m	struct:__anon253
RDTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RDTR; \/*!< CAN receive FIFO mailbox data length control and time stamp register *\/$/;"	m	struct:__anon253
READ_BIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9125;"	d
READ_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9131;"	d
RESERVED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^       uint32_t RESERVED[52];     \/*!< Reserved, 0x28-0xF4                                         *\/$/;"	m	struct:__anon294
RESERVED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED[236]; \/*!< Reserved, 0x50-0x3FF *\/$/;"	m	struct:__anon262
RESERVED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED[2];  \/*!< Reserved, 0x18-0x1C                                                          *\/ $/;"	m	struct:__anon278
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED0;   \/*!< Reserved, 0x02                                            *\/$/;"	m	struct:__anon290
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                                           *\/$/;"	m	struct:__anon289
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                                *\/$/;"	m	struct:__anon291
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED0;  \/*!< Reserved, 0x02                                   *\/$/;"	m	struct:__anon279
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t                   RESERVED0[88];       \/*!< Reserved, 0x020 - 0x17F                                            *\/$/;"	m	struct:__anon255
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0;     \/*!< Reserved, 0x1C                                                                    *\/$/;"	m	struct:__anon284
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x70                                                            *\/$/;"	m	struct:__anon268
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x70                                                            *\/$/;"	m	struct:__anon273
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x90                                                            *\/$/;"	m	struct:__anon269
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0;  \/*!< Reserved, 0x90                                                            *\/$/;"	m	struct:__anon274
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0[2];   \/*!< Reserved, 0x40-0x44                                  *\/$/;"	m	struct:__anon288
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0[2];  \/*!< Reserved *\/$/;"	m	struct:__anon282
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0[2];  \/*!< Reserved, 0x00-0x04 *\/$/;"	m	struct:__anon281
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED0[2];$/;"	m	struct:__anon263
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint8_t       RESERVED0;  \/*!< Reserved, 0x05                                      *\/$/;"	m	struct:__anon256
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED1;   \/*!< Reserved, 0x06                                            *\/$/;"	m	struct:__anon290
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                                           *\/$/;"	m	struct:__anon289
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                                *\/$/;"	m	struct:__anon291
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                      *\/$/;"	m	struct:__anon256
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED1;  \/*!< Reserved, 0x06                                   *\/$/;"	m	struct:__anon279
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t                   RESERVED1[12];       \/*!< Reserved, 0x1D0 - 0x1FF                                            *\/$/;"	m	struct:__anon255
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED1[13];  \/*!< Reserved, 0x4C-0x7C                                  *\/$/;"	m	struct:__anon288
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED1[2];  \/*!< Reserved, 0x1C-0x20 *\/$/;"	m	struct:__anon281
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED1[2];  \/*!< Reserved, 0x28-0x2C                                                               *\/$/;"	m	struct:__anon284
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED1[2];$/;"	m	struct:__anon263
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED1[3];  \/*!< Reserved *\/$/;"	m	struct:__anon282
RESERVED10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED10;  \/*!< Reserved, 0x32                                            *\/$/;"	m	struct:__anon290
RESERVED10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED10[8];$/;"	m	struct:__anon263
RESERVED11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED11;  \/*!< Reserved, 0x46                                            *\/$/;"	m	struct:__anon290
RESERVED12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED12;  \/*!< Reserved, 0x4A                                            *\/$/;"	m	struct:__anon290
RESERVED13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED13;  \/*!< Reserved, 0x4E                                            *\/$/;"	m	struct:__anon290
RESERVED14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED14;  \/*!< Reserved, 0x52                                            *\/$/;"	m	struct:__anon290
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED2;   \/*!< Reserved, 0x0A                                            *\/$/;"	m	struct:__anon290
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                                           *\/$/;"	m	struct:__anon289
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                                *\/$/;"	m	struct:__anon291
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED2;  \/*!< Reserved, 0x0A                                   *\/$/;"	m	struct:__anon279
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t                   RESERVED2;           \/*!< Reserved, 0x208                                                    *\/$/;"	m	struct:__anon255
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED2;     \/*!< Reserved, 0x3C                                                                    *\/$/;"	m	struct:__anon284
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED2[1];  \/*!< Reserved, 0x28 *\/$/;"	m	struct:__anon281
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED2[40];$/;"	m	struct:__anon263
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED3;   \/*!< Reserved, 0x0E                                            *\/$/;"	m	struct:__anon290
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                                           *\/$/;"	m	struct:__anon289
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                                *\/$/;"	m	struct:__anon291
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED3;  \/*!< Reserved, 0x0E                                   *\/$/;"	m	struct:__anon279
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t                   RESERVED3;           \/*!< Reserved, 0x210                                                    *\/$/;"	m	struct:__anon255
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED3[14];$/;"	m	struct:__anon263
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED3[1];  \/*!< Reserved, 0x30 *\/$/;"	m	struct:__anon281
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED3[2];  \/*!< Reserved, 0x48-0x4C                                                               *\/$/;"	m	struct:__anon284
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED4;   \/*!< Reserved, 0x12                                            *\/$/;"	m	struct:__anon290
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                                           *\/$/;"	m	struct:__anon289
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                                *\/$/;"	m	struct:__anon291
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED4;  \/*!< Reserved, 0x12                                   *\/$/;"	m	struct:__anon279
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t                   RESERVED4;           \/*!< Reserved, 0x218                                                    *\/$/;"	m	struct:__anon255
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED4;     \/*!< Reserved, 0x5C                                                                    *\/$/;"	m	struct:__anon284
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED4[5];$/;"	m	struct:__anon263
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED5;   \/*!< Reserved, 0x16                                            *\/$/;"	m	struct:__anon290
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                                           *\/$/;"	m	struct:__anon289
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                                *\/$/;"	m	struct:__anon291
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED5;  \/*!< Reserved, 0x16                                   *\/$/;"	m	struct:__anon279
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t                   RESERVED5[8];        \/*!< Reserved, 0x220-0x23F                                              *\/ $/;"	m	struct:__anon255
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED5[10];$/;"	m	struct:__anon263
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED5[2];  \/*!< Reserved, 0x68-0x6C                                                               *\/$/;"	m	struct:__anon284
RESERVED6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED6;   \/*!< Reserved, 0x1A                                            *\/$/;"	m	struct:__anon290
RESERVED6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                                           *\/$/;"	m	struct:__anon289
RESERVED6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                                *\/$/;"	m	struct:__anon291
RESERVED6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED6;  \/*!< Reserved, 0x1A                                   *\/$/;"	m	struct:__anon279
RESERVED6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED6[10];$/;"	m	struct:__anon263
RESERVED6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED6[2];  \/*!< Reserved, 0x78-0x7C                                                               *\/$/;"	m	struct:__anon284
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED7;   \/*!< Reserved, 0x1E                                            *\/$/;"	m	struct:__anon290
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED7;  \/*!< Reserved, 0x1E                                                           *\/$/;"	m	struct:__anon289
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED7;  \/*!< Reserved, 0x1E                                   *\/$/;"	m	struct:__anon279
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED7[334];$/;"	m	struct:__anon263
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t RESERVED7;    \/*!< Reserved, 0x4C                                                                 *\/$/;"	m	struct:__anon285
RESERVED8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RESERVED8;$/;"	m	struct:__anon263
RESERVED8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED8;   \/*!< Reserved, 0x22                                            *\/$/;"	m	struct:__anon290
RESERVED8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED8;  \/*!< Reserved, 0x22                                                           *\/$/;"	m	struct:__anon289
RESERVED8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED8;  \/*!< Reserved, 0x22                                   *\/$/;"	m	struct:__anon279
RESERVED9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED9;   \/*!< Reserved, 0x2A                                            *\/$/;"	m	struct:__anon290
RESERVED9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint16_t      RESERVED9;  \/*!< Reserved, 0x26                                   *\/$/;"	m	struct:__anon279
RESERVED9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  uint32_t      RESERVED9[565];$/;"	m	struct:__anon263
RESET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon247
RESP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  RESP1;          \/*!< SDIO response 1 register,       Address offset: 0x14 *\/$/;"	m	struct:__anon288
RESP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  RESP2;          \/*!< SDIO response 2 register,       Address offset: 0x18 *\/$/;"	m	struct:__anon288
RESP3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  RESP3;          \/*!< SDIO response 3 register,       Address offset: 0x1C *\/$/;"	m	struct:__anon288
RESP4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  RESP4;          \/*!< SDIO response 4 register,       Address offset: 0x20 *\/$/;"	m	struct:__anon288
RESPCMD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  RESPCMD;        \/*!< SDIO command response register, Address offset: 0x10 *\/$/;"	m	struct:__anon288
RF0R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              RF0R;                \/*!< CAN receive FIFO 0 register,         Address offset: 0x0C          *\/$/;"	m	struct:__anon255
RF1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              RF1R;                \/*!< CAN receive FIFO 1 register,         Address offset: 0x10          *\/$/;"	m	struct:__anon255
RIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RIR;  \/*!< CAN receive FIFO mailbox identifier register *\/$/;"	m	struct:__anon253
RISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RISR;       \/*!< CRYP raw interrupt status register,                       Address offset: 0x18 *\/$/;"	m	struct:__anon293
RISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RISR;     \/*!< DCMI raw interrupt status register,            Address offset: 0x08 *\/$/;"	m	struct:__anon259
RLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon280
RNG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1692;"	d
RNG_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1570;"	d
RNG_CR_IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7143;"	d
RNG_CR_RNGEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7142;"	d
RNG_SR_CECS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7147;"	d
RNG_SR_CEIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7149;"	d
RNG_SR_DRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7146;"	d
RNG_SR_SECS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7148;"	d
RNG_SR_SEIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7150;"	d
RNG_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} RNG_TypeDef;$/;"	t	typeref:struct:__anon296
RTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1610;"	d
RTC_ALRMAR_DT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7275;"	d
RTC_ALRMAR_DT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7276;"	d
RTC_ALRMAR_DT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7277;"	d
RTC_ALRMAR_DU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7278;"	d
RTC_ALRMAR_DU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7279;"	d
RTC_ALRMAR_DU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7280;"	d
RTC_ALRMAR_DU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7281;"	d
RTC_ALRMAR_DU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7282;"	d
RTC_ALRMAR_HT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7285;"	d
RTC_ALRMAR_HT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7286;"	d
RTC_ALRMAR_HT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7287;"	d
RTC_ALRMAR_HU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7288;"	d
RTC_ALRMAR_HU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7289;"	d
RTC_ALRMAR_HU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7290;"	d
RTC_ALRMAR_HU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7291;"	d
RTC_ALRMAR_HU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7292;"	d
RTC_ALRMAR_MNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7294;"	d
RTC_ALRMAR_MNT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7295;"	d
RTC_ALRMAR_MNT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7296;"	d
RTC_ALRMAR_MNT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7297;"	d
RTC_ALRMAR_MNU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7298;"	d
RTC_ALRMAR_MNU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7299;"	d
RTC_ALRMAR_MNU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7300;"	d
RTC_ALRMAR_MNU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7301;"	d
RTC_ALRMAR_MNU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7302;"	d
RTC_ALRMAR_MSK1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7303;"	d
RTC_ALRMAR_MSK2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7293;"	d
RTC_ALRMAR_MSK3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7283;"	d
RTC_ALRMAR_MSK4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7273;"	d
RTC_ALRMAR_PM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7284;"	d
RTC_ALRMAR_ST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7304;"	d
RTC_ALRMAR_ST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7305;"	d
RTC_ALRMAR_ST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7306;"	d
RTC_ALRMAR_ST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7307;"	d
RTC_ALRMAR_SU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7308;"	d
RTC_ALRMAR_SU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7309;"	d
RTC_ALRMAR_SU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7310;"	d
RTC_ALRMAR_SU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7311;"	d
RTC_ALRMAR_SU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7312;"	d
RTC_ALRMAR_WDSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7274;"	d
RTC_ALRMASSR_MASKSS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7454;"	d
RTC_ALRMASSR_MASKSS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7455;"	d
RTC_ALRMASSR_MASKSS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7456;"	d
RTC_ALRMASSR_MASKSS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7457;"	d
RTC_ALRMASSR_MASKSS_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7458;"	d
RTC_ALRMASSR_SS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7459;"	d
RTC_ALRMBR_DT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7317;"	d
RTC_ALRMBR_DT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7318;"	d
RTC_ALRMBR_DT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7319;"	d
RTC_ALRMBR_DU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7320;"	d
RTC_ALRMBR_DU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7321;"	d
RTC_ALRMBR_DU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7322;"	d
RTC_ALRMBR_DU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7323;"	d
RTC_ALRMBR_DU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7324;"	d
RTC_ALRMBR_HT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7327;"	d
RTC_ALRMBR_HT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7328;"	d
RTC_ALRMBR_HT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7329;"	d
RTC_ALRMBR_HU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7330;"	d
RTC_ALRMBR_HU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7331;"	d
RTC_ALRMBR_HU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7332;"	d
RTC_ALRMBR_HU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7333;"	d
RTC_ALRMBR_HU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7334;"	d
RTC_ALRMBR_MNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7336;"	d
RTC_ALRMBR_MNT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7337;"	d
RTC_ALRMBR_MNT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7338;"	d
RTC_ALRMBR_MNT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7339;"	d
RTC_ALRMBR_MNU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7340;"	d
RTC_ALRMBR_MNU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7341;"	d
RTC_ALRMBR_MNU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7342;"	d
RTC_ALRMBR_MNU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7343;"	d
RTC_ALRMBR_MNU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7344;"	d
RTC_ALRMBR_MSK1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7345;"	d
RTC_ALRMBR_MSK2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7335;"	d
RTC_ALRMBR_MSK3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7325;"	d
RTC_ALRMBR_MSK4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7315;"	d
RTC_ALRMBR_PM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7326;"	d
RTC_ALRMBR_ST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7346;"	d
RTC_ALRMBR_ST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7347;"	d
RTC_ALRMBR_ST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7348;"	d
RTC_ALRMBR_ST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7349;"	d
RTC_ALRMBR_SU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7350;"	d
RTC_ALRMBR_SU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7351;"	d
RTC_ALRMBR_SU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7352;"	d
RTC_ALRMBR_SU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7353;"	d
RTC_ALRMBR_SU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7354;"	d
RTC_ALRMBR_WDSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7316;"	d
RTC_ALRMBSSR_MASKSS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7462;"	d
RTC_ALRMBSSR_MASKSS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7463;"	d
RTC_ALRMBSSR_MASKSS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7464;"	d
RTC_ALRMBSSR_MASKSS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7465;"	d
RTC_ALRMBSSR_MASKSS_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7466;"	d
RTC_ALRMBSSR_SS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7467;"	d
RTC_Alarm_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  RTC_Alarm_IRQn              = 41,     \/*!< RTC Alarm (A and B) through EXTI Line Interrupt                   *\/$/;"	e	enum:IRQn
RTC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1478;"	d
RTC_BKP0R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7470;"	d
RTC_BKP10R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7500;"	d
RTC_BKP11R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7503;"	d
RTC_BKP12R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7506;"	d
RTC_BKP13R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7509;"	d
RTC_BKP14R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7512;"	d
RTC_BKP15R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7515;"	d
RTC_BKP16R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7518;"	d
RTC_BKP17R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7521;"	d
RTC_BKP18R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7524;"	d
RTC_BKP19R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7527;"	d
RTC_BKP1R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7473;"	d
RTC_BKP2R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7476;"	d
RTC_BKP3R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7479;"	d
RTC_BKP4R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7482;"	d
RTC_BKP5R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7485;"	d
RTC_BKP6R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7488;"	d
RTC_BKP7R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7491;"	d
RTC_BKP8R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7494;"	d
RTC_BKP9R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7497;"	d
RTC_CALIBR_DC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7270;"	d
RTC_CALIBR_DCS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7269;"	d
RTC_CALR_CALM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7422;"	d
RTC_CALR_CALM_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7423;"	d
RTC_CALR_CALM_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7424;"	d
RTC_CALR_CALM_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7425;"	d
RTC_CALR_CALM_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7426;"	d
RTC_CALR_CALM_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7427;"	d
RTC_CALR_CALM_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7428;"	d
RTC_CALR_CALM_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7429;"	d
RTC_CALR_CALM_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7430;"	d
RTC_CALR_CALM_8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7431;"	d
RTC_CALR_CALP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7419;"	d
RTC_CALR_CALW16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7421;"	d
RTC_CALR_CALW8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7420;"	d
RTC_CR_ADD1H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7225;"	d
RTC_CR_ALRAE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7233;"	d
RTC_CR_ALRAIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7229;"	d
RTC_CR_ALRBE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7232;"	d
RTC_CR_ALRBIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7228;"	d
RTC_CR_BCK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7223;"	d
RTC_CR_BYPSHAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7236;"	d
RTC_CR_COE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7217;"	d
RTC_CR_COSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7222;"	d
RTC_CR_DCE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7234;"	d
RTC_CR_FMT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7235;"	d
RTC_CR_OSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7218;"	d
RTC_CR_OSEL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7219;"	d
RTC_CR_OSEL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7220;"	d
RTC_CR_POL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7221;"	d
RTC_CR_REFCKON	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7237;"	d
RTC_CR_SUB1H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7224;"	d
RTC_CR_TSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7230;"	d
RTC_CR_TSEDGE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7238;"	d
RTC_CR_TSIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7226;"	d
RTC_CR_WUCKSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7239;"	d
RTC_CR_WUCKSEL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7240;"	d
RTC_CR_WUCKSEL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7241;"	d
RTC_CR_WUCKSEL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7242;"	d
RTC_CR_WUTE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7231;"	d
RTC_CR_WUTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7227;"	d
RTC_DR_DT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7207;"	d
RTC_DR_DT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7208;"	d
RTC_DR_DT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7209;"	d
RTC_DR_DU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7210;"	d
RTC_DR_DU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7211;"	d
RTC_DR_DU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7212;"	d
RTC_DR_DU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7213;"	d
RTC_DR_DU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7214;"	d
RTC_DR_MT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7201;"	d
RTC_DR_MU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7202;"	d
RTC_DR_MU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7203;"	d
RTC_DR_MU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7204;"	d
RTC_DR_MU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7205;"	d
RTC_DR_MU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7206;"	d
RTC_DR_WDU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7197;"	d
RTC_DR_WDU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7198;"	d
RTC_DR_WDU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7199;"	d
RTC_DR_WDU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7200;"	d
RTC_DR_YT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7187;"	d
RTC_DR_YT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7188;"	d
RTC_DR_YT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7189;"	d
RTC_DR_YT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7190;"	d
RTC_DR_YT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7191;"	d
RTC_DR_YU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7192;"	d
RTC_DR_YU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7193;"	d
RTC_DR_YU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7194;"	d
RTC_DR_YU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7195;"	d
RTC_DR_YU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7196;"	d
RTC_ISR_ALRAF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7251;"	d
RTC_ISR_ALRAWF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7259;"	d
RTC_ISR_ALRBF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7250;"	d
RTC_ISR_ALRBWF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7258;"	d
RTC_ISR_INIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7252;"	d
RTC_ISR_INITF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7253;"	d
RTC_ISR_INITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7255;"	d
RTC_ISR_RECALPF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7245;"	d
RTC_ISR_RSF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7254;"	d
RTC_ISR_SHPF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7256;"	d
RTC_ISR_TAMP1F	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7246;"	d
RTC_ISR_TSF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7248;"	d
RTC_ISR_TSOVF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7247;"	d
RTC_ISR_WUTF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7249;"	d
RTC_ISR_WUTWF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7257;"	d
RTC_PRER_PREDIV_A	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7262;"	d
RTC_PRER_PREDIV_S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7263;"	d
RTC_SHIFTR_ADD1S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7364;"	d
RTC_SHIFTR_SUBFS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7363;"	d
RTC_SSR_SS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7360;"	d
RTC_TAFCR_ALARMOUTTYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7434;"	d
RTC_TAFCR_TAMP1E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7451;"	d
RTC_TAFCR_TAMP1TRG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7450;"	d
RTC_TAFCR_TAMPFLT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7441;"	d
RTC_TAFCR_TAMPFLT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7442;"	d
RTC_TAFCR_TAMPFLT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7443;"	d
RTC_TAFCR_TAMPFREQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7444;"	d
RTC_TAFCR_TAMPFREQ_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7445;"	d
RTC_TAFCR_TAMPFREQ_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7446;"	d
RTC_TAFCR_TAMPFREQ_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7447;"	d
RTC_TAFCR_TAMPIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7449;"	d
RTC_TAFCR_TAMPINSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7436;"	d
RTC_TAFCR_TAMPPRCH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7438;"	d
RTC_TAFCR_TAMPPRCH_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7439;"	d
RTC_TAFCR_TAMPPRCH_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7440;"	d
RTC_TAFCR_TAMPPUDIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7437;"	d
RTC_TAFCR_TAMPTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7448;"	d
RTC_TAFCR_TSINSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7435;"	d
RTC_TR_HT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7159;"	d
RTC_TR_HT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7160;"	d
RTC_TR_HT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7161;"	d
RTC_TR_HU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7162;"	d
RTC_TR_HU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7163;"	d
RTC_TR_HU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7164;"	d
RTC_TR_HU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7165;"	d
RTC_TR_HU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7166;"	d
RTC_TR_MNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7167;"	d
RTC_TR_MNT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7168;"	d
RTC_TR_MNT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7169;"	d
RTC_TR_MNT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7170;"	d
RTC_TR_MNU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7171;"	d
RTC_TR_MNU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7172;"	d
RTC_TR_MNU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7173;"	d
RTC_TR_MNU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7174;"	d
RTC_TR_MNU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7175;"	d
RTC_TR_PM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7158;"	d
RTC_TR_ST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7176;"	d
RTC_TR_ST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7177;"	d
RTC_TR_ST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7178;"	d
RTC_TR_ST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7179;"	d
RTC_TR_SU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7180;"	d
RTC_TR_SU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7181;"	d
RTC_TR_SU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7182;"	d
RTC_TR_SU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7183;"	d
RTC_TR_SU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7184;"	d
RTC_TSDR_DT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7406;"	d
RTC_TSDR_DT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7407;"	d
RTC_TSDR_DT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7408;"	d
RTC_TSDR_DU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7409;"	d
RTC_TSDR_DU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7410;"	d
RTC_TSDR_DU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7411;"	d
RTC_TSDR_DU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7412;"	d
RTC_TSDR_DU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7413;"	d
RTC_TSDR_MT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7400;"	d
RTC_TSDR_MU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7401;"	d
RTC_TSDR_MU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7402;"	d
RTC_TSDR_MU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7403;"	d
RTC_TSDR_MU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7404;"	d
RTC_TSDR_MU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7405;"	d
RTC_TSDR_WDU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7396;"	d
RTC_TSDR_WDU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7397;"	d
RTC_TSDR_WDU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7398;"	d
RTC_TSDR_WDU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7399;"	d
RTC_TSSSR_SS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7416;"	d
RTC_TSTR_HT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7368;"	d
RTC_TSTR_HT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7369;"	d
RTC_TSTR_HT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7370;"	d
RTC_TSTR_HU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7371;"	d
RTC_TSTR_HU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7372;"	d
RTC_TSTR_HU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7373;"	d
RTC_TSTR_HU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7374;"	d
RTC_TSTR_HU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7375;"	d
RTC_TSTR_MNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7376;"	d
RTC_TSTR_MNT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7377;"	d
RTC_TSTR_MNT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7378;"	d
RTC_TSTR_MNT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7379;"	d
RTC_TSTR_MNU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7380;"	d
RTC_TSTR_MNU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7381;"	d
RTC_TSTR_MNU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7382;"	d
RTC_TSTR_MNU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7383;"	d
RTC_TSTR_MNU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7384;"	d
RTC_TSTR_PM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7367;"	d
RTC_TSTR_ST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7385;"	d
RTC_TSTR_ST_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7386;"	d
RTC_TSTR_ST_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7387;"	d
RTC_TSTR_ST_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7388;"	d
RTC_TSTR_SU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7389;"	d
RTC_TSTR_SU_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7390;"	d
RTC_TSTR_SU_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7391;"	d
RTC_TSTR_SU_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7392;"	d
RTC_TSTR_SU_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7393;"	d
RTC_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon285
RTC_WKUP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  RTC_WKUP_IRQn               = 3,      \/*!< RTC Wakeup interrupt through the EXTI line                        *\/$/;"	e	enum:IRQn
RTC_WPR_KEY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7357;"	d
RTC_WUTR_WUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7266;"	d
RTSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t RTSR;   \/*!< EXTI Rising trigger selection register,  Address offset: 0x08 *\/$/;"	m	struct:__anon264
RXCRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t RXCRCR;     \/*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 *\/$/;"	m	struct:__anon289
SAI1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1648;"	d
SAI1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1518;"	d
SAI1_Block_A	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1649;"	d
SAI1_Block_A_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1519;"	d
SAI1_Block_B	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1650;"	d
SAI1_Block_B_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1520;"	d
SAI1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SAI1_IRQn                   = 87,     \/*!< SAI1 global Interrupt                                             *\/$/;"	e	enum:IRQn
SAI_Block_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} SAI_Block_TypeDef;$/;"	t	typeref:struct:__anon287
SAI_GCR_SYNCIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7535;"	d
SAI_GCR_SYNCIN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7536;"	d
SAI_GCR_SYNCIN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7537;"	d
SAI_GCR_SYNCOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7539;"	d
SAI_GCR_SYNCOUT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7540;"	d
SAI_GCR_SYNCOUT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7541;"	d
SAI_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} SAI_TypeDef;$/;"	t	typeref:struct:__anon286
SAI_xCLRFR_CAFSDET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7673;"	d
SAI_xCLRFR_CCNRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7672;"	d
SAI_xCLRFR_CFREQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7671;"	d
SAI_xCLRFR_CLFSDET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7674;"	d
SAI_xCLRFR_CMUTEDET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7669;"	d
SAI_xCLRFR_COVRUDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7668;"	d
SAI_xCLRFR_CWCKCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7670;"	d
SAI_xCR1_CKSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7558;"	d
SAI_xCR1_DMAEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7567;"	d
SAI_xCR1_DS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7552;"	d
SAI_xCR1_DS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7553;"	d
SAI_xCR1_DS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7554;"	d
SAI_xCR1_DS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7555;"	d
SAI_xCR1_LSBFIRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7557;"	d
SAI_xCR1_MCKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7570;"	d
SAI_xCR1_MCKDIV_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7571;"	d
SAI_xCR1_MCKDIV_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7572;"	d
SAI_xCR1_MCKDIV_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7573;"	d
SAI_xCR1_MCKDIV_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7574;"	d
SAI_xCR1_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7544;"	d
SAI_xCR1_MODE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7545;"	d
SAI_xCR1_MODE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7546;"	d
SAI_xCR1_MONO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7564;"	d
SAI_xCR1_NODIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7568;"	d
SAI_xCR1_OUTDRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7565;"	d
SAI_xCR1_PRTCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7548;"	d
SAI_xCR1_PRTCFG_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7549;"	d
SAI_xCR1_PRTCFG_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7550;"	d
SAI_xCR1_SAIEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7566;"	d
SAI_xCR1_SYNCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7560;"	d
SAI_xCR1_SYNCEN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7561;"	d
SAI_xCR1_SYNCEN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7562;"	d
SAI_xCR2_COMP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7596;"	d
SAI_xCR2_COMP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7597;"	d
SAI_xCR2_COMP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7598;"	d
SAI_xCR2_CPL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7594;"	d
SAI_xCR2_FFLUSH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7581;"	d
SAI_xCR2_FTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7577;"	d
SAI_xCR2_FTH_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7578;"	d
SAI_xCR2_FTH_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7579;"	d
SAI_xCR2_MUTE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7583;"	d
SAI_xCR2_MUTECNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7586;"	d
SAI_xCR2_MUTECNT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7587;"	d
SAI_xCR2_MUTECNT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7588;"	d
SAI_xCR2_MUTECNT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7589;"	d
SAI_xCR2_MUTECNT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7590;"	d
SAI_xCR2_MUTECNT_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7591;"	d
SAI_xCR2_MUTECNT_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7592;"	d
SAI_xCR2_MUTEVAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7584;"	d
SAI_xCR2_TRIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7582;"	d
SAI_xDR_DATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7677;"	d
SAI_xFRCR_FRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7601;"	d
SAI_xFRCR_FRL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7602;"	d
SAI_xFRCR_FRL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7603;"	d
SAI_xFRCR_FRL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7604;"	d
SAI_xFRCR_FRL_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7605;"	d
SAI_xFRCR_FRL_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7606;"	d
SAI_xFRCR_FRL_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7607;"	d
SAI_xFRCR_FRL_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7608;"	d
SAI_xFRCR_FRL_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7609;"	d
SAI_xFRCR_FSALL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7611;"	d
SAI_xFRCR_FSALL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7612;"	d
SAI_xFRCR_FSALL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7613;"	d
SAI_xFRCR_FSALL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7614;"	d
SAI_xFRCR_FSALL_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7615;"	d
SAI_xFRCR_FSALL_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7616;"	d
SAI_xFRCR_FSALL_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7617;"	d
SAI_xFRCR_FSALL_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7618;"	d
SAI_xFRCR_FSDEF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7620;"	d
SAI_xFRCR_FSOFF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7622;"	d
SAI_xFRCR_FSPO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7621;"	d
SAI_xIMR_AFSDETIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7650;"	d
SAI_xIMR_CNRDYIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7649;"	d
SAI_xIMR_FREQIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7648;"	d
SAI_xIMR_LFSDETIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7651;"	d
SAI_xIMR_MUTEDETIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7646;"	d
SAI_xIMR_OVRUDRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7645;"	d
SAI_xIMR_WCKCFGIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7647;"	d
SAI_xSLOTR_FBOFF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7625;"	d
SAI_xSLOTR_FBOFF_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7626;"	d
SAI_xSLOTR_FBOFF_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7627;"	d
SAI_xSLOTR_FBOFF_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7628;"	d
SAI_xSLOTR_FBOFF_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7629;"	d
SAI_xSLOTR_FBOFF_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7630;"	d
SAI_xSLOTR_NBSLOT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7636;"	d
SAI_xSLOTR_NBSLOT_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7637;"	d
SAI_xSLOTR_NBSLOT_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7638;"	d
SAI_xSLOTR_NBSLOT_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7639;"	d
SAI_xSLOTR_NBSLOT_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7640;"	d
SAI_xSLOTR_SLOTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7642;"	d
SAI_xSLOTR_SLOTSZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7632;"	d
SAI_xSLOTR_SLOTSZ_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7633;"	d
SAI_xSLOTR_SLOTSZ_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7634;"	d
SAI_xSR_AFSDET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7659;"	d
SAI_xSR_CNRDY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7658;"	d
SAI_xSR_FLVL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7662;"	d
SAI_xSR_FLVL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7663;"	d
SAI_xSR_FLVL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7664;"	d
SAI_xSR_FLVL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7665;"	d
SAI_xSR_FREQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7657;"	d
SAI_xSR_LFSDET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7660;"	d
SAI_xSR_MUTEDET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7655;"	d
SAI_xSR_OVRUDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7654;"	d
SAI_xSR_WCKCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7656;"	d
SDCMR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SDCMR;       \/*!< SDRAM Command Mode register,    Address offset: 0x150  *\/$/;"	m	struct:__anon276
SDCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SDCR[2];        \/*!< SDRAM Control registers ,      Address offset: 0x140-0x144  *\/$/;"	m	struct:__anon276
SDIO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1638;"	d
SDIO_ARG_CMDARG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7703;"	d
SDIO_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1508;"	d
SDIO_CLKCR_BYPASS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7693;"	d
SDIO_CLKCR_CLKDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7690;"	d
SDIO_CLKCR_CLKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7691;"	d
SDIO_CLKCR_HWFC_EN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7700;"	d
SDIO_CLKCR_NEGEDGE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7699;"	d
SDIO_CLKCR_PWRSAV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7692;"	d
SDIO_CLKCR_WIDBUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7695;"	d
SDIO_CLKCR_WIDBUS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7696;"	d
SDIO_CLKCR_WIDBUS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7697;"	d
SDIO_CMD_CEATACMD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7718;"	d
SDIO_CMD_CMDINDEX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7706;"	d
SDIO_CMD_CPSMEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7714;"	d
SDIO_CMD_ENCMDCOMPL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7716;"	d
SDIO_CMD_NIEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7717;"	d
SDIO_CMD_SDIOSUSPEND	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7715;"	d
SDIO_CMD_WAITINT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7712;"	d
SDIO_CMD_WAITPEND	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7713;"	d
SDIO_CMD_WAITRESP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7708;"	d
SDIO_CMD_WAITRESP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7709;"	d
SDIO_CMD_WAITRESP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7710;"	d
SDIO_DCOUNT_DATACOUNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7762;"	d
SDIO_DCTRL_DBLOCKSIZE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7750;"	d
SDIO_DCTRL_DBLOCKSIZE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7751;"	d
SDIO_DCTRL_DBLOCKSIZE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7752;"	d
SDIO_DCTRL_DBLOCKSIZE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7753;"	d
SDIO_DCTRL_DBLOCKSIZE_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7754;"	d
SDIO_DCTRL_DMAEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7748;"	d
SDIO_DCTRL_DTDIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7746;"	d
SDIO_DCTRL_DTEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7745;"	d
SDIO_DCTRL_DTMODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7747;"	d
SDIO_DCTRL_RWMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7758;"	d
SDIO_DCTRL_RWSTART	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7756;"	d
SDIO_DCTRL_RWSTOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7757;"	d
SDIO_DCTRL_SDIOEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7759;"	d
SDIO_DLEN_DATALENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7742;"	d
SDIO_DTIMER_DATATIME	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7739;"	d
SDIO_FIFOCNT_FIFOCOUNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7832;"	d
SDIO_FIFO_FIFODATA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7835;"	d
SDIO_ICR_CCRCFAILC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7791;"	d
SDIO_ICR_CEATAENDC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7803;"	d
SDIO_ICR_CMDRENDC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7797;"	d
SDIO_ICR_CMDSENTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7798;"	d
SDIO_ICR_CTIMEOUTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7793;"	d
SDIO_ICR_DATAENDC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7799;"	d
SDIO_ICR_DBCKENDC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7801;"	d
SDIO_ICR_DCRCFAILC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7792;"	d
SDIO_ICR_DTIMEOUTC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7794;"	d
SDIO_ICR_RXOVERRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7796;"	d
SDIO_ICR_SDIOITC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7802;"	d
SDIO_ICR_STBITERRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7800;"	d
SDIO_ICR_TXUNDERRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7795;"	d
SDIO_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SDIO_IRQn                   = 49,     \/*!< SDIO global Interrupt                                             *\/$/;"	e	enum:IRQn
SDIO_MASK_CCRCFAILIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7806;"	d
SDIO_MASK_CEATAENDIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7829;"	d
SDIO_MASK_CMDACTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7817;"	d
SDIO_MASK_CMDRENDIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7812;"	d
SDIO_MASK_CMDSENTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7813;"	d
SDIO_MASK_CTIMEOUTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7808;"	d
SDIO_MASK_DATAENDIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7814;"	d
SDIO_MASK_DBCKENDIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7816;"	d
SDIO_MASK_DCRCFAILIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7807;"	d
SDIO_MASK_DTIMEOUTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7809;"	d
SDIO_MASK_RXACTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7819;"	d
SDIO_MASK_RXDAVLIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7827;"	d
SDIO_MASK_RXFIFOEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7825;"	d
SDIO_MASK_RXFIFOFIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7823;"	d
SDIO_MASK_RXFIFOHFIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7821;"	d
SDIO_MASK_RXOVERRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7811;"	d
SDIO_MASK_SDIOITIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7828;"	d
SDIO_MASK_STBITERRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7815;"	d
SDIO_MASK_TXACTIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7818;"	d
SDIO_MASK_TXDAVLIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7826;"	d
SDIO_MASK_TXFIFOEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7824;"	d
SDIO_MASK_TXFIFOFIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7822;"	d
SDIO_MASK_TXFIFOHEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7820;"	d
SDIO_MASK_TXUNDERRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7810;"	d
SDIO_POWER_PWRCTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7685;"	d
SDIO_POWER_PWRCTRL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7686;"	d
SDIO_POWER_PWRCTRL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7687;"	d
SDIO_RESP0_CARDSTATUS0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7724;"	d
SDIO_RESP1_CARDSTATUS1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7727;"	d
SDIO_RESP2_CARDSTATUS2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7730;"	d
SDIO_RESP3_CARDSTATUS3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7733;"	d
SDIO_RESP4_CARDSTATUS4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7736;"	d
SDIO_RESPCMD_RESPCMD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7721;"	d
SDIO_STA_CCRCFAIL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7765;"	d
SDIO_STA_CEATAEND	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7788;"	d
SDIO_STA_CMDACT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7776;"	d
SDIO_STA_CMDREND	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7771;"	d
SDIO_STA_CMDSENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7772;"	d
SDIO_STA_CTIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7767;"	d
SDIO_STA_DATAEND	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7773;"	d
SDIO_STA_DBCKEND	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7775;"	d
SDIO_STA_DCRCFAIL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7766;"	d
SDIO_STA_DTIMEOUT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7768;"	d
SDIO_STA_RXACT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7778;"	d
SDIO_STA_RXDAVL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7786;"	d
SDIO_STA_RXFIFOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7784;"	d
SDIO_STA_RXFIFOF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7782;"	d
SDIO_STA_RXFIFOHF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7780;"	d
SDIO_STA_RXOVERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7770;"	d
SDIO_STA_SDIOIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7787;"	d
SDIO_STA_STBITERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7774;"	d
SDIO_STA_TXACT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7777;"	d
SDIO_STA_TXDAVL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7785;"	d
SDIO_STA_TXFIFOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7783;"	d
SDIO_STA_TXFIFOF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7781;"	d
SDIO_STA_TXFIFOHE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7779;"	d
SDIO_STA_TXUNDERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7769;"	d
SDIO_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} SDIO_TypeDef;$/;"	t	typeref:struct:__anon288
SDRTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SDRTR;       \/*!< SDRAM Refresh Timer register,   Address offset: 0x154  *\/$/;"	m	struct:__anon276
SDSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SDSR;        \/*!< SDRAM Status register,          Address offset: 0x158  *\/$/;"	m	struct:__anon276
SDTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SDTR[2];        \/*!< SDRAM Timing registers ,       Address offset: 0x148-0x14C  *\/$/;"	m	struct:__anon276
SET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon247
SET_BIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9121;"	d
SHIFTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SHIFTR;  \/*!< RTC shift control register,                               Address offset: 0x2C *\/$/;"	m	struct:__anon285
SLOTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SLOTR;    \/*!< SAI block x slot register,                Address offset: 0x10 *\/$/;"	m	struct:__anon287
SMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t SMCR;        \/*!< TIM slave mode control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon290
SMPR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SMPR1;  \/*!< ADC sample time register 1,                  Address offset: 0x0C *\/$/;"	m	struct:__anon250
SMPR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SMPR2;  \/*!< ADC sample time register 2,                  Address offset: 0x10 *\/$/;"	m	struct:__anon250
SPI1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1639;"	d
SPI1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1509;"	d
SPI1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI1_IRQn                   = 35,     \/*!< SPI1 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1614;"	d
SPI2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1482;"	d
SPI2_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI2_IRQn                   = 36,     \/*!< SPI2 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1615;"	d
SPI3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1483;"	d
SPI3_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI3_IRQn                   = 51,     \/*!< SPI3 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1640;"	d
SPI4_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1510;"	d
SPI4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI4_IRQn                   = 84       \/*!< SPI4 global Interrupt                                            *\/$/;"	e	enum:IRQn
SPI4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI4_IRQn                   = 84,     \/*!< SPI4 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1646;"	d
SPI5_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1516;"	d
SPI5_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI5_IRQn                   = 85,     \/*!< SPI5 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1647;"	d
SPI6_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1517;"	d
SPI6_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SPI6_IRQn                   = 86,     \/*!< SPI6 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI_CR1_BIDIMODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7861;"	d
SPI_CR1_BIDIOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7860;"	d
SPI_CR1_BR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7847;"	d
SPI_CR1_BR_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7848;"	d
SPI_CR1_BR_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7849;"	d
SPI_CR1_BR_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7850;"	d
SPI_CR1_CPHA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7843;"	d
SPI_CR1_CPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7844;"	d
SPI_CR1_CRCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7859;"	d
SPI_CR1_CRCNEXT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7858;"	d
SPI_CR1_DFF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7857;"	d
SPI_CR1_LSBFIRST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7853;"	d
SPI_CR1_MSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7845;"	d
SPI_CR1_RXONLY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7856;"	d
SPI_CR1_SPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7852;"	d
SPI_CR1_SSI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7854;"	d
SPI_CR1_SSM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7855;"	d
SPI_CR2_ERRIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7867;"	d
SPI_CR2_RXDMAEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7864;"	d
SPI_CR2_RXNEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7868;"	d
SPI_CR2_SSOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7866;"	d
SPI_CR2_TXDMAEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7865;"	d
SPI_CR2_TXEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7869;"	d
SPI_CRCPR_CRCPOLY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7885;"	d
SPI_DR_DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7882;"	d
SPI_I2SCFGR_CHLEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7894;"	d
SPI_I2SCFGR_CKPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7900;"	d
SPI_I2SCFGR_DATLEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7896;"	d
SPI_I2SCFGR_DATLEN_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7897;"	d
SPI_I2SCFGR_DATLEN_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7898;"	d
SPI_I2SCFGR_I2SCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7908;"	d
SPI_I2SCFGR_I2SCFG_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7909;"	d
SPI_I2SCFGR_I2SCFG_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7910;"	d
SPI_I2SCFGR_I2SE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7912;"	d
SPI_I2SCFGR_I2SMOD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7913;"	d
SPI_I2SCFGR_I2SSTD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7902;"	d
SPI_I2SCFGR_I2SSTD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7903;"	d
SPI_I2SCFGR_I2SSTD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7904;"	d
SPI_I2SCFGR_PCMSYNC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7906;"	d
SPI_I2SPR_I2SDIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7916;"	d
SPI_I2SPR_MCKOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7918;"	d
SPI_I2SPR_ODD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7917;"	d
SPI_RXCRCR_RXCRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7888;"	d
SPI_SR_BSY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7879;"	d
SPI_SR_CHSIDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7874;"	d
SPI_SR_CRCERR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7876;"	d
SPI_SR_MODF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7877;"	d
SPI_SR_OVR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7878;"	d
SPI_SR_RXNE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7872;"	d
SPI_SR_TXE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7873;"	d
SPI_SR_UDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7875;"	d
SPI_TXCRCR_TXCRC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7891;"	d
SPI_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon289
SQR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SQR1;   \/*!< ADC regular sequence register 1,             Address offset: 0x2C *\/$/;"	m	struct:__anon250
SQR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SQR2;   \/*!< ADC regular sequence register 2,             Address offset: 0x30 *\/$/;"	m	struct:__anon250
SQR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SQR3;   \/*!< ADC regular sequence register 3,             Address offset: 0x34 *\/$/;"	m	struct:__anon250
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t SR;          \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon290
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t SR;         \/*!< SPI status register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon289
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t SR;         \/*!< USART Status register,                   Address offset: 0x00 *\/$/;"	m	struct:__anon291
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;               \/*!< HASH status register,           Address offset: 0x24        *\/$/;"	m	struct:__anon294
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;         \/*!< CRYP status register,                                     Address offset: 0x04 *\/$/;"	m	struct:__anon293
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< DAC status register,                                     Address offset: 0x34 *\/$/;"	m	struct:__anon257
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< DCMI status register,                          Address offset: 0x04 *\/$/;"	m	struct:__anon259
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< FLASH status register,           Address offset: 0x0C *\/$/;"	m	struct:__anon265
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;       \/*!< SAI block x status register,              Address offset: 0x18 *\/$/;"	m	struct:__anon287
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;     \/*!< ADC status register,                         Address offset: 0x00 *\/$/;"	m	struct:__anon250
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon280
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon292
SR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR;  \/*!< RNG status register,  Address offset: 0x04 *\/$/;"	m	struct:__anon296
SR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t SR1;        \/*!< I2C Status register 1,      Address offset: 0x14 *\/$/;"	m	struct:__anon279
SR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t SR2;        \/*!< I2C Status register 2,      Address offset: 0x18 *\/$/;"	m	struct:__anon279
SR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR2;        \/*!< NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 *\/$/;"	m	struct:__anon268
SR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR2;        \/*!< NAND Flash FIFO status and interrupt register 2,     Address offset: 0x64 *\/$/;"	m	struct:__anon273
SR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR3;        \/*!< NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 *\/$/;"	m	struct:__anon269
SR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR3;        \/*!< NAND Flash FIFO status and interrupt register 3,     Address offset: 0x84 *\/$/;"	m	struct:__anon274
SR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR4;        \/*!< PC Card  FIFO status and interrupt register 4,     Address offset: 0xA4 *\/$/;"	m	struct:__anon270
SR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SR4;        \/*!< PC Card  FIFO status and interrupt register 4,     Address offset: 0xA4 *\/$/;"	m	struct:__anon275
SRAM1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1436;"	d
SRAM1_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1451;"	d
SRAM2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1437;"	d
SRAM2_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1452;"	d
SRAM3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1438;"	d
SRAM3_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1453;"	d
SRAM_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1458;"	d
SRAM_BB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1459;"	d
SRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SRCR;          \/*!< LTDC Shadow Reload Configuration Register,           Address offset: 0x24 *\/$/;"	m	struct:__anon281
SSCGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SSCGR;         \/*!< RCC spread spectrum clock generation register,               Address offset: 0x80 *\/$/;"	m	struct:__anon284
SSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SSCR;          \/*!< LTDC Synchronization Size Configuration Register,    Address offset: 0x08 *\/$/;"	m	struct:__anon281
SSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SSR;     \/*!< RTC sub second register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon285
STA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __I uint32_t  STA;            \/*!< SDIO status register,           Address offset: 0x34 *\/$/;"	m	struct:__anon288
STM32F40_41xxx	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	88;"	d
STM32F427_437xx	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	93;"	d
STR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t STR;              \/*!< HASH start register,            Address offset: 0x08        *\/$/;"	m	struct:__anon294
SUCCESS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon249
SVCall_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SVCall_IRQn                 = -5,     \/*!< 11 Cortex-M4 SV Call Interrupt                                    *\/$/;"	e	enum:IRQn
SWIER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SWIER;  \/*!< EXTI Software interrupt event register,  Address offset: 0x10 *\/$/;"	m	struct:__anon264
SWTRIGR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t SWTRIGR;  \/*!< DAC software trigger register,                           Address offset: 0x04 *\/$/;"	m	struct:__anon257
SYSCFG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1641;"	d
SYSCFG_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1511;"	d
SYSCFG_CMPCR_CMP_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8202;"	d
SYSCFG_CMPCR_READY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8203;"	d
SYSCFG_EXTICR1_EXTI0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7949;"	d
SYSCFG_EXTICR1_EXTI0_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7956;"	d
SYSCFG_EXTICR1_EXTI0_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7957;"	d
SYSCFG_EXTICR1_EXTI0_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7958;"	d
SYSCFG_EXTICR1_EXTI0_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7959;"	d
SYSCFG_EXTICR1_EXTI0_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7960;"	d
SYSCFG_EXTICR1_EXTI0_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7961;"	d
SYSCFG_EXTICR1_EXTI0_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7962;"	d
SYSCFG_EXTICR1_EXTI0_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7963;"	d
SYSCFG_EXTICR1_EXTI0_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7964;"	d
SYSCFG_EXTICR1_EXTI0_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7965;"	d
SYSCFG_EXTICR1_EXTI0_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7966;"	d
SYSCFG_EXTICR1_EXTI1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7950;"	d
SYSCFG_EXTICR1_EXTI1_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7971;"	d
SYSCFG_EXTICR1_EXTI1_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7972;"	d
SYSCFG_EXTICR1_EXTI1_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7973;"	d
SYSCFG_EXTICR1_EXTI1_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7974;"	d
SYSCFG_EXTICR1_EXTI1_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7975;"	d
SYSCFG_EXTICR1_EXTI1_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7976;"	d
SYSCFG_EXTICR1_EXTI1_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7977;"	d
SYSCFG_EXTICR1_EXTI1_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7978;"	d
SYSCFG_EXTICR1_EXTI1_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7979;"	d
SYSCFG_EXTICR1_EXTI1_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7980;"	d
SYSCFG_EXTICR1_EXTI1_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7981;"	d
SYSCFG_EXTICR1_EXTI2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7951;"	d
SYSCFG_EXTICR1_EXTI2_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7986;"	d
SYSCFG_EXTICR1_EXTI2_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7987;"	d
SYSCFG_EXTICR1_EXTI2_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7988;"	d
SYSCFG_EXTICR1_EXTI2_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7989;"	d
SYSCFG_EXTICR1_EXTI2_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7990;"	d
SYSCFG_EXTICR1_EXTI2_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7991;"	d
SYSCFG_EXTICR1_EXTI2_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7992;"	d
SYSCFG_EXTICR1_EXTI2_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7993;"	d
SYSCFG_EXTICR1_EXTI2_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7994;"	d
SYSCFG_EXTICR1_EXTI2_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7995;"	d
SYSCFG_EXTICR1_EXTI2_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7996;"	d
SYSCFG_EXTICR1_EXTI3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7952;"	d
SYSCFG_EXTICR1_EXTI3_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8001;"	d
SYSCFG_EXTICR1_EXTI3_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8002;"	d
SYSCFG_EXTICR1_EXTI3_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8003;"	d
SYSCFG_EXTICR1_EXTI3_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8004;"	d
SYSCFG_EXTICR1_EXTI3_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8005;"	d
SYSCFG_EXTICR1_EXTI3_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8006;"	d
SYSCFG_EXTICR1_EXTI3_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8007;"	d
SYSCFG_EXTICR1_EXTI3_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8008;"	d
SYSCFG_EXTICR1_EXTI3_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8009;"	d
SYSCFG_EXTICR1_EXTI3_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8010;"	d
SYSCFG_EXTICR1_EXTI3_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8011;"	d
SYSCFG_EXTICR2_EXTI4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8014;"	d
SYSCFG_EXTICR2_EXTI4_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8021;"	d
SYSCFG_EXTICR2_EXTI4_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8022;"	d
SYSCFG_EXTICR2_EXTI4_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8023;"	d
SYSCFG_EXTICR2_EXTI4_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8024;"	d
SYSCFG_EXTICR2_EXTI4_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8025;"	d
SYSCFG_EXTICR2_EXTI4_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8026;"	d
SYSCFG_EXTICR2_EXTI4_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8027;"	d
SYSCFG_EXTICR2_EXTI4_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8028;"	d
SYSCFG_EXTICR2_EXTI4_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8029;"	d
SYSCFG_EXTICR2_EXTI4_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8030;"	d
SYSCFG_EXTICR2_EXTI4_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8031;"	d
SYSCFG_EXTICR2_EXTI5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8015;"	d
SYSCFG_EXTICR2_EXTI5_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8036;"	d
SYSCFG_EXTICR2_EXTI5_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8037;"	d
SYSCFG_EXTICR2_EXTI5_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8038;"	d
SYSCFG_EXTICR2_EXTI5_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8039;"	d
SYSCFG_EXTICR2_EXTI5_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8040;"	d
SYSCFG_EXTICR2_EXTI5_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8041;"	d
SYSCFG_EXTICR2_EXTI5_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8042;"	d
SYSCFG_EXTICR2_EXTI5_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8043;"	d
SYSCFG_EXTICR2_EXTI5_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8044;"	d
SYSCFG_EXTICR2_EXTI5_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8045;"	d
SYSCFG_EXTICR2_EXTI5_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8046;"	d
SYSCFG_EXTICR2_EXTI6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8016;"	d
SYSCFG_EXTICR2_EXTI6_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8051;"	d
SYSCFG_EXTICR2_EXTI6_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8052;"	d
SYSCFG_EXTICR2_EXTI6_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8053;"	d
SYSCFG_EXTICR2_EXTI6_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8054;"	d
SYSCFG_EXTICR2_EXTI6_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8055;"	d
SYSCFG_EXTICR2_EXTI6_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8056;"	d
SYSCFG_EXTICR2_EXTI6_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8057;"	d
SYSCFG_EXTICR2_EXTI6_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8058;"	d
SYSCFG_EXTICR2_EXTI6_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8059;"	d
SYSCFG_EXTICR2_EXTI6_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8060;"	d
SYSCFG_EXTICR2_EXTI6_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8061;"	d
SYSCFG_EXTICR2_EXTI7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8017;"	d
SYSCFG_EXTICR2_EXTI7_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8066;"	d
SYSCFG_EXTICR2_EXTI7_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8067;"	d
SYSCFG_EXTICR2_EXTI7_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8068;"	d
SYSCFG_EXTICR2_EXTI7_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8069;"	d
SYSCFG_EXTICR2_EXTI7_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8070;"	d
SYSCFG_EXTICR2_EXTI7_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8071;"	d
SYSCFG_EXTICR2_EXTI7_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8072;"	d
SYSCFG_EXTICR2_EXTI7_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8073;"	d
SYSCFG_EXTICR2_EXTI7_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8074;"	d
SYSCFG_EXTICR2_EXTI7_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8075;"	d
SYSCFG_EXTICR2_EXTI7_PK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8076;"	d
SYSCFG_EXTICR3_EXTI10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8081;"	d
SYSCFG_EXTICR3_EXTI10_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8115;"	d
SYSCFG_EXTICR3_EXTI10_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8116;"	d
SYSCFG_EXTICR3_EXTI10_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8117;"	d
SYSCFG_EXTICR3_EXTI10_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8118;"	d
SYSCFG_EXTICR3_EXTI10_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8119;"	d
SYSCFG_EXTICR3_EXTI10_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8120;"	d
SYSCFG_EXTICR3_EXTI10_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8121;"	d
SYSCFG_EXTICR3_EXTI10_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8122;"	d
SYSCFG_EXTICR3_EXTI10_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8123;"	d
SYSCFG_EXTICR3_EXTI10_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8124;"	d
SYSCFG_EXTICR3_EXTI11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8082;"	d
SYSCFG_EXTICR3_EXTI11_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8129;"	d
SYSCFG_EXTICR3_EXTI11_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8130;"	d
SYSCFG_EXTICR3_EXTI11_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8131;"	d
SYSCFG_EXTICR3_EXTI11_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8132;"	d
SYSCFG_EXTICR3_EXTI11_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8133;"	d
SYSCFG_EXTICR3_EXTI11_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8134;"	d
SYSCFG_EXTICR3_EXTI11_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8135;"	d
SYSCFG_EXTICR3_EXTI11_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8136;"	d
SYSCFG_EXTICR3_EXTI11_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8137;"	d
SYSCFG_EXTICR3_EXTI11_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8138;"	d
SYSCFG_EXTICR3_EXTI8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8079;"	d
SYSCFG_EXTICR3_EXTI8_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8087;"	d
SYSCFG_EXTICR3_EXTI8_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8088;"	d
SYSCFG_EXTICR3_EXTI8_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8089;"	d
SYSCFG_EXTICR3_EXTI8_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8090;"	d
SYSCFG_EXTICR3_EXTI8_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8091;"	d
SYSCFG_EXTICR3_EXTI8_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8092;"	d
SYSCFG_EXTICR3_EXTI8_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8093;"	d
SYSCFG_EXTICR3_EXTI8_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8094;"	d
SYSCFG_EXTICR3_EXTI8_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8095;"	d
SYSCFG_EXTICR3_EXTI8_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8096;"	d
SYSCFG_EXTICR3_EXTI9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8080;"	d
SYSCFG_EXTICR3_EXTI9_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8101;"	d
SYSCFG_EXTICR3_EXTI9_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8102;"	d
SYSCFG_EXTICR3_EXTI9_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8103;"	d
SYSCFG_EXTICR3_EXTI9_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8104;"	d
SYSCFG_EXTICR3_EXTI9_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8105;"	d
SYSCFG_EXTICR3_EXTI9_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8106;"	d
SYSCFG_EXTICR3_EXTI9_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8107;"	d
SYSCFG_EXTICR3_EXTI9_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8108;"	d
SYSCFG_EXTICR3_EXTI9_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8109;"	d
SYSCFG_EXTICR3_EXTI9_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8110;"	d
SYSCFG_EXTICR4_EXTI12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8141;"	d
SYSCFG_EXTICR4_EXTI12_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8148;"	d
SYSCFG_EXTICR4_EXTI12_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8149;"	d
SYSCFG_EXTICR4_EXTI12_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8150;"	d
SYSCFG_EXTICR4_EXTI12_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8151;"	d
SYSCFG_EXTICR4_EXTI12_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8152;"	d
SYSCFG_EXTICR4_EXTI12_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8153;"	d
SYSCFG_EXTICR4_EXTI12_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8154;"	d
SYSCFG_EXTICR4_EXTI12_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8155;"	d
SYSCFG_EXTICR4_EXTI12_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8156;"	d
SYSCFG_EXTICR4_EXTI12_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8157;"	d
SYSCFG_EXTICR4_EXTI13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8142;"	d
SYSCFG_EXTICR4_EXTI13_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8162;"	d
SYSCFG_EXTICR4_EXTI13_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8163;"	d
SYSCFG_EXTICR4_EXTI13_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8164;"	d
SYSCFG_EXTICR4_EXTI13_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8165;"	d
SYSCFG_EXTICR4_EXTI13_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8166;"	d
SYSCFG_EXTICR4_EXTI13_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8167;"	d
SYSCFG_EXTICR4_EXTI13_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8168;"	d
SYSCFG_EXTICR4_EXTI13_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8169;"	d
SYSCFG_EXTICR4_EXTI13_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8170;"	d
SYSCFG_EXTICR4_EXTI13_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8171;"	d
SYSCFG_EXTICR4_EXTI14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8143;"	d
SYSCFG_EXTICR4_EXTI14_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8176;"	d
SYSCFG_EXTICR4_EXTI14_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8177;"	d
SYSCFG_EXTICR4_EXTI14_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8178;"	d
SYSCFG_EXTICR4_EXTI14_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8179;"	d
SYSCFG_EXTICR4_EXTI14_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8180;"	d
SYSCFG_EXTICR4_EXTI14_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8181;"	d
SYSCFG_EXTICR4_EXTI14_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8182;"	d
SYSCFG_EXTICR4_EXTI14_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8183;"	d
SYSCFG_EXTICR4_EXTI14_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8184;"	d
SYSCFG_EXTICR4_EXTI14_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8185;"	d
SYSCFG_EXTICR4_EXTI15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8144;"	d
SYSCFG_EXTICR4_EXTI15_PA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8190;"	d
SYSCFG_EXTICR4_EXTI15_PB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8191;"	d
SYSCFG_EXTICR4_EXTI15_PC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8192;"	d
SYSCFG_EXTICR4_EXTI15_PD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8193;"	d
SYSCFG_EXTICR4_EXTI15_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8194;"	d
SYSCFG_EXTICR4_EXTI15_PF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8195;"	d
SYSCFG_EXTICR4_EXTI15_PG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8196;"	d
SYSCFG_EXTICR4_EXTI15_PH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8197;"	d
SYSCFG_EXTICR4_EXTI15_PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8198;"	d
SYSCFG_EXTICR4_EXTI15_PJ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8199;"	d
SYSCFG_MEMRMP_FB_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7931;"	d
SYSCFG_MEMRMP_MEM_MODE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7926;"	d
SYSCFG_MEMRMP_MEM_MODE_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7927;"	d
SYSCFG_MEMRMP_MEM_MODE_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7928;"	d
SYSCFG_MEMRMP_MEM_MODE_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7929;"	d
SYSCFG_MEMRMP_SWP_FMC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7933;"	d
SYSCFG_MEMRMP_SWP_FMC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7934;"	d
SYSCFG_MEMRMP_SWP_FMC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7935;"	d
SYSCFG_PMC_ADC1DC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7940;"	d
SYSCFG_PMC_ADC2DC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7941;"	d
SYSCFG_PMC_ADC3DC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7942;"	d
SYSCFG_PMC_ADCxDC2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7939;"	d
SYSCFG_PMC_MII_RMII	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7946;"	d
SYSCFG_PMC_MII_RMII_SEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	7944;"	d
SYSCFG_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon278
SysTick_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M4 System Tick Interrupt                                *\/$/;"	e	enum:IRQn
TAFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TAFCR;   \/*!< RTC tamper and alternate function configuration register, Address offset: 0x40 *\/$/;"	m	struct:__anon285
TAMP_STAMP_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TAMP_STAMP_IRQn             = 2,      \/*!< Tamper and TimeStamp interrupts through the EXTI line             *\/$/;"	e	enum:IRQn
TDHR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TDHR; \/*!< CAN mailbox data high register *\/$/;"	m	struct:__anon252
TDLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TDLR; \/*!< CAN mailbox data low register *\/$/;"	m	struct:__anon252
TDTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TDTR; \/*!< CAN mailbox data length control and time stamp register *\/$/;"	m	struct:__anon252
TIM1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1630;"	d
TIM10	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1644;"	d
TIM10_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1514;"	d
TIM11	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1645;"	d
TIM11_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1515;"	d
TIM12	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1607;"	d
TIM12_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1475;"	d
TIM13	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1608;"	d
TIM13_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1476;"	d
TIM14	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1609;"	d
TIM14_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1477;"	d
TIM1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1500;"	d
TIM1_BRK_TIM9_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM1_BRK_TIM9_IRQn          = 24,     \/*!< TIM1 Break interrupt and TIM9 global interrupt                    *\/$/;"	e	enum:IRQn
TIM1_CC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM1_CC_IRQn                = 27,     \/*!< TIM1 Capture Compare Interrupt                                    *\/$/;"	e	enum:IRQn
TIM1_TRG_COM_TIM11_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM1_TRG_COM_TIM11_IRQn     = 26,     \/*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt *\/$/;"	e	enum:IRQn
TIM1_UP_TIM10_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM1_UP_TIM10_IRQn          = 25,     \/*!< TIM1 Update Interrupt and TIM10 global interrupt                  *\/$/;"	e	enum:IRQn
TIM2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1601;"	d
TIM2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1469;"	d
TIM2_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM2_IRQn                   = 28,     \/*!< TIM2 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1602;"	d
TIM3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1470;"	d
TIM3_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM3_IRQn                   = 29,     \/*!< TIM3 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1603;"	d
TIM4_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1471;"	d
TIM4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM4_IRQn                   = 30,     \/*!< TIM4 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1604;"	d
TIM5_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1472;"	d
TIM5_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM5_IRQn                   = 50,     \/*!< TIM5 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1605;"	d
TIM6_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1473;"	d
TIM6_DAC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM6_DAC_IRQn               = 54,     \/*!< TIM6 global and DAC1&2 underrun error  interrupts                 *\/$/;"	e	enum:IRQn
TIM7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1606;"	d
TIM7_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1474;"	d
TIM7_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM7_IRQn                   = 55,     \/*!< TIM7 global interrupt                                             *\/$/;"	e	enum:IRQn
TIM8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1631;"	d
TIM8_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1501;"	d
TIM8_BRK_TIM12_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM8_BRK_TIM12_IRQn         = 43,     \/*!< TIM8 Break Interrupt and TIM12 global interrupt                   *\/$/;"	e	enum:IRQn
TIM8_CC_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM8_CC_IRQn                = 46,     \/*!< TIM8 Capture Compare Interrupt                                    *\/$/;"	e	enum:IRQn
TIM8_TRG_COM_TIM14_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM8_TRG_COM_TIM14_IRQn     = 45,     \/*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt *\/$/;"	e	enum:IRQn
TIM8_UP_TIM13_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  TIM8_UP_TIM13_IRQn          = 44,     \/*!< TIM8 Update Interrupt and TIM13 global interrupt                  *\/$/;"	e	enum:IRQn
TIM9	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1643;"	d
TIM9_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1513;"	d
TIM_ARR_ARR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8439;"	d
TIM_BDTR_AOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8475;"	d
TIM_BDTR_BKE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8473;"	d
TIM_BDTR_BKP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8474;"	d
TIM_BDTR_DTG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8457;"	d
TIM_BDTR_DTG_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8458;"	d
TIM_BDTR_DTG_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8459;"	d
TIM_BDTR_DTG_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8460;"	d
TIM_BDTR_DTG_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8461;"	d
TIM_BDTR_DTG_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8462;"	d
TIM_BDTR_DTG_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8463;"	d
TIM_BDTR_DTG_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8464;"	d
TIM_BDTR_DTG_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8465;"	d
TIM_BDTR_LOCK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8467;"	d
TIM_BDTR_LOCK_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8468;"	d
TIM_BDTR_LOCK_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8469;"	d
TIM_BDTR_MOE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8476;"	d
TIM_BDTR_OSSI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8471;"	d
TIM_BDTR_OSSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8472;"	d
TIM_CCER_CC1E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8416;"	d
TIM_CCER_CC1NE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8418;"	d
TIM_CCER_CC1NP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8419;"	d
TIM_CCER_CC1P	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8417;"	d
TIM_CCER_CC2E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8420;"	d
TIM_CCER_CC2NE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8422;"	d
TIM_CCER_CC2NP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8423;"	d
TIM_CCER_CC2P	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8421;"	d
TIM_CCER_CC3E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8424;"	d
TIM_CCER_CC3NE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8426;"	d
TIM_CCER_CC3NP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8427;"	d
TIM_CCER_CC3P	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8425;"	d
TIM_CCER_CC4E	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8428;"	d
TIM_CCER_CC4NP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8430;"	d
TIM_CCER_CC4P	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8429;"	d
TIM_CCMR1_CC1S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8314;"	d
TIM_CCMR1_CC1S_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8315;"	d
TIM_CCMR1_CC1S_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8316;"	d
TIM_CCMR1_CC2S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8328;"	d
TIM_CCMR1_CC2S_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8329;"	d
TIM_CCMR1_CC2S_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8330;"	d
TIM_CCMR1_IC1F	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8348;"	d
TIM_CCMR1_IC1F_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8349;"	d
TIM_CCMR1_IC1F_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8350;"	d
TIM_CCMR1_IC1F_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8351;"	d
TIM_CCMR1_IC1F_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8352;"	d
TIM_CCMR1_IC1PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8344;"	d
TIM_CCMR1_IC1PSC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8345;"	d
TIM_CCMR1_IC1PSC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8346;"	d
TIM_CCMR1_IC2F	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8358;"	d
TIM_CCMR1_IC2F_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8359;"	d
TIM_CCMR1_IC2F_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8360;"	d
TIM_CCMR1_IC2F_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8361;"	d
TIM_CCMR1_IC2F_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8362;"	d
TIM_CCMR1_IC2PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8354;"	d
TIM_CCMR1_IC2PSC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8355;"	d
TIM_CCMR1_IC2PSC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8356;"	d
TIM_CCMR1_OC1CE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8326;"	d
TIM_CCMR1_OC1FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8318;"	d
TIM_CCMR1_OC1M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8321;"	d
TIM_CCMR1_OC1M_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8322;"	d
TIM_CCMR1_OC1M_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8323;"	d
TIM_CCMR1_OC1M_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8324;"	d
TIM_CCMR1_OC1PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8319;"	d
TIM_CCMR1_OC2CE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8340;"	d
TIM_CCMR1_OC2FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8332;"	d
TIM_CCMR1_OC2M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8335;"	d
TIM_CCMR1_OC2M_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8336;"	d
TIM_CCMR1_OC2M_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8337;"	d
TIM_CCMR1_OC2M_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8338;"	d
TIM_CCMR1_OC2PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8333;"	d
TIM_CCMR2_CC3S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8365;"	d
TIM_CCMR2_CC3S_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8366;"	d
TIM_CCMR2_CC3S_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8367;"	d
TIM_CCMR2_CC4S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8379;"	d
TIM_CCMR2_CC4S_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8380;"	d
TIM_CCMR2_CC4S_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8381;"	d
TIM_CCMR2_IC3F	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8399;"	d
TIM_CCMR2_IC3F_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8400;"	d
TIM_CCMR2_IC3F_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8401;"	d
TIM_CCMR2_IC3F_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8402;"	d
TIM_CCMR2_IC3F_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8403;"	d
TIM_CCMR2_IC3PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8395;"	d
TIM_CCMR2_IC3PSC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8396;"	d
TIM_CCMR2_IC3PSC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8397;"	d
TIM_CCMR2_IC4F	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8409;"	d
TIM_CCMR2_IC4F_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8410;"	d
TIM_CCMR2_IC4F_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8411;"	d
TIM_CCMR2_IC4F_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8412;"	d
TIM_CCMR2_IC4F_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8413;"	d
TIM_CCMR2_IC4PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8405;"	d
TIM_CCMR2_IC4PSC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8406;"	d
TIM_CCMR2_IC4PSC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8407;"	d
TIM_CCMR2_OC3CE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8377;"	d
TIM_CCMR2_OC3FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8369;"	d
TIM_CCMR2_OC3M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8372;"	d
TIM_CCMR2_OC3M_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8373;"	d
TIM_CCMR2_OC3M_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8374;"	d
TIM_CCMR2_OC3M_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8375;"	d
TIM_CCMR2_OC3PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8370;"	d
TIM_CCMR2_OC4CE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8391;"	d
TIM_CCMR2_OC4FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8383;"	d
TIM_CCMR2_OC4M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8386;"	d
TIM_CCMR2_OC4M_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8387;"	d
TIM_CCMR2_OC4M_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8388;"	d
TIM_CCMR2_OC4M_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8389;"	d
TIM_CCMR2_OC4PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8384;"	d
TIM_CCR1_CCR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8445;"	d
TIM_CCR2_CCR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8448;"	d
TIM_CCR3_CCR3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8451;"	d
TIM_CCR4_CCR4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8454;"	d
TIM_CNT_CNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8433;"	d
TIM_CR1_ARPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8221;"	d
TIM_CR1_CEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8211;"	d
TIM_CR1_CKD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8223;"	d
TIM_CR1_CKD_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8224;"	d
TIM_CR1_CKD_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8225;"	d
TIM_CR1_CMS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8217;"	d
TIM_CR1_CMS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8218;"	d
TIM_CR1_CMS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8219;"	d
TIM_CR1_DIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8215;"	d
TIM_CR1_OPM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8214;"	d
TIM_CR1_UDIS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8212;"	d
TIM_CR1_URS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8213;"	d
TIM_CR2_CCDS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8230;"	d
TIM_CR2_CCPC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8228;"	d
TIM_CR2_CCUS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8229;"	d
TIM_CR2_MMS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8232;"	d
TIM_CR2_MMS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8233;"	d
TIM_CR2_MMS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8234;"	d
TIM_CR2_MMS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8235;"	d
TIM_CR2_OIS1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8238;"	d
TIM_CR2_OIS1N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8239;"	d
TIM_CR2_OIS2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8240;"	d
TIM_CR2_OIS2N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8241;"	d
TIM_CR2_OIS3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8242;"	d
TIM_CR2_OIS3N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8243;"	d
TIM_CR2_OIS4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8244;"	d
TIM_CR2_TI1S	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8237;"	d
TIM_DCR_DBA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8479;"	d
TIM_DCR_DBA_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8480;"	d
TIM_DCR_DBA_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8481;"	d
TIM_DCR_DBA_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8482;"	d
TIM_DCR_DBA_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8483;"	d
TIM_DCR_DBA_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8484;"	d
TIM_DCR_DBL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8486;"	d
TIM_DCR_DBL_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8487;"	d
TIM_DCR_DBL_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8488;"	d
TIM_DCR_DBL_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8489;"	d
TIM_DCR_DBL_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8490;"	d
TIM_DCR_DBL_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8491;"	d
TIM_DIER_BIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8280;"	d
TIM_DIER_CC1DE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8282;"	d
TIM_DIER_CC1IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8274;"	d
TIM_DIER_CC2DE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8283;"	d
TIM_DIER_CC2IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8275;"	d
TIM_DIER_CC3DE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8284;"	d
TIM_DIER_CC3IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8276;"	d
TIM_DIER_CC4DE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8285;"	d
TIM_DIER_CC4IE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8277;"	d
TIM_DIER_COMDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8286;"	d
TIM_DIER_COMIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8278;"	d
TIM_DIER_TDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8287;"	d
TIM_DIER_TIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8279;"	d
TIM_DIER_UDE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8281;"	d
TIM_DIER_UIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8273;"	d
TIM_DMAR_DMAB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8494;"	d
TIM_EGR_BG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8311;"	d
TIM_EGR_CC1G	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8305;"	d
TIM_EGR_CC2G	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8306;"	d
TIM_EGR_CC3G	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8307;"	d
TIM_EGR_CC4G	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8308;"	d
TIM_EGR_COMG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8309;"	d
TIM_EGR_TG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8310;"	d
TIM_EGR_UG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8304;"	d
TIM_OR_ITR1_RMP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8500;"	d
TIM_OR_ITR1_RMP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8501;"	d
TIM_OR_ITR1_RMP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8502;"	d
TIM_OR_TI4_RMP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8497;"	d
TIM_OR_TI4_RMP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8498;"	d
TIM_OR_TI4_RMP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8499;"	d
TIM_PSC_PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8436;"	d
TIM_RCR_REP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8442;"	d
TIM_SMCR_ECE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8269;"	d
TIM_SMCR_ETF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8259;"	d
TIM_SMCR_ETF_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8260;"	d
TIM_SMCR_ETF_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8261;"	d
TIM_SMCR_ETF_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8262;"	d
TIM_SMCR_ETF_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8263;"	d
TIM_SMCR_ETP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8270;"	d
TIM_SMCR_ETPS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8265;"	d
TIM_SMCR_ETPS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8266;"	d
TIM_SMCR_ETPS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8267;"	d
TIM_SMCR_MSM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8257;"	d
TIM_SMCR_SMS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8247;"	d
TIM_SMCR_SMS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8248;"	d
TIM_SMCR_SMS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8249;"	d
TIM_SMCR_SMS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8250;"	d
TIM_SMCR_TS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8252;"	d
TIM_SMCR_TS_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8253;"	d
TIM_SMCR_TS_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8254;"	d
TIM_SMCR_TS_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8255;"	d
TIM_SR_BIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8297;"	d
TIM_SR_CC1IF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8291;"	d
TIM_SR_CC1OF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8298;"	d
TIM_SR_CC2IF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8292;"	d
TIM_SR_CC2OF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8299;"	d
TIM_SR_CC3IF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8293;"	d
TIM_SR_CC3OF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8300;"	d
TIM_SR_CC4IF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8294;"	d
TIM_SR_CC4OF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8301;"	d
TIM_SR_COMIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8295;"	d
TIM_SR_TIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8296;"	d
TIM_SR_UIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8290;"	d
TIM_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon290
TIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TIR;  \/*!< CAN TX mailbox identifier register *\/$/;"	m	struct:__anon252
TR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TR;      \/*!< RTC time register,                                        Address offset: 0x00 *\/$/;"	m	struct:__anon285
TRISE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t TRISE;      \/*!< I2C TRISE register,         Address offset: 0x20 *\/$/;"	m	struct:__anon279
TSDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TSDR;    \/*!< RTC time stamp date register,                             Address offset: 0x34 *\/$/;"	m	struct:__anon285
TSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t              TSR;                 \/*!< CAN transmit status register,        Address offset: 0x08          *\/$/;"	m	struct:__anon255
TSSSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TSSSR;   \/*!< RTC time-stamp sub second register,                       Address offset: 0x38 *\/$/;"	m	struct:__anon285
TSTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TSTR;    \/*!< RTC time stamp time register,                             Address offset: 0x30 *\/$/;"	m	struct:__anon285
TWCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t TWCR;          \/*!< LTDC Total Width Configuration Register,             Address offset: 0x14 *\/$/;"	m	struct:__anon281
TXCRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint16_t TXCRCR;     \/*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 *\/$/;"	m	struct:__anon289
UART4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1619;"	d
UART4_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1487;"	d
UART4_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  UART4_IRQn                  = 52,     \/*!< UART4 global Interrupt                                            *\/$/;"	e	enum:IRQn
UART5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1620;"	d
UART5_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1488;"	d
UART5_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  UART5_IRQn                  = 53,     \/*!< UART5 global Interrupt                                            *\/$/;"	e	enum:IRQn
UART7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1628;"	d
UART7_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1496;"	d
UART7_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  UART7_IRQn                  = 82,     \/*!< UART7 global interrupt                                            *\/$/;"	e	enum:IRQn
UART8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1629;"	d
UART8_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1497;"	d
UART8_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  UART8_IRQn                  = 83,     \/*!< UART8 global interrupt                                            *\/$/;"	e	enum:IRQn
USART1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1632;"	d
USART1_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1502;"	d
USART1_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  USART1_IRQn                 = 37,     \/*!< USART1 global Interrupt                                           *\/$/;"	e	enum:IRQn
USART2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1617;"	d
USART2_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1485;"	d
USART2_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  USART2_IRQn                 = 38,     \/*!< USART2 global Interrupt                                           *\/$/;"	e	enum:IRQn
USART3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1618;"	d
USART3_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1486;"	d
USART3_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  USART3_IRQn                 = 39,     \/*!< USART3 global Interrupt                                           *\/$/;"	e	enum:IRQn
USART6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1633;"	d
USART6_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1503;"	d
USART6_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  USART6_IRQn                 = 71,     \/*!< USART6 global interrupt                                           *\/$/;"	e	enum:IRQn
USART_BRR_DIV_Fraction	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8526;"	d
USART_BRR_DIV_Mantissa	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8527;"	d
USART_CR1_IDLEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8534;"	d
USART_CR1_M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8542;"	d
USART_CR1_OVER8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8544;"	d
USART_CR1_PCE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8540;"	d
USART_CR1_PEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8538;"	d
USART_CR1_PS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8539;"	d
USART_CR1_RE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8532;"	d
USART_CR1_RWU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8531;"	d
USART_CR1_RXNEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8535;"	d
USART_CR1_SBK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8530;"	d
USART_CR1_TCIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8536;"	d
USART_CR1_TE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8533;"	d
USART_CR1_TXEIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8537;"	d
USART_CR1_UE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8543;"	d
USART_CR1_WAKE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8541;"	d
USART_CR2_ADD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8547;"	d
USART_CR2_CLKEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8553;"	d
USART_CR2_CPHA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8551;"	d
USART_CR2_CPOL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8552;"	d
USART_CR2_LBCL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8550;"	d
USART_CR2_LBDIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8549;"	d
USART_CR2_LBDL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8548;"	d
USART_CR2_LINEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8559;"	d
USART_CR2_STOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8555;"	d
USART_CR2_STOP_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8556;"	d
USART_CR2_STOP_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8557;"	d
USART_CR3_CTSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8571;"	d
USART_CR3_CTSIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8572;"	d
USART_CR3_DMAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8568;"	d
USART_CR3_DMAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8569;"	d
USART_CR3_EIE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8562;"	d
USART_CR3_HDSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8565;"	d
USART_CR3_IREN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8563;"	d
USART_CR3_IRLP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8564;"	d
USART_CR3_NACK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8566;"	d
USART_CR3_ONEBIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8573;"	d
USART_CR3_RTSE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8570;"	d
USART_CR3_SCEN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8567;"	d
USART_DR_DR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8523;"	d
USART_GTPR_GT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8586;"	d
USART_GTPR_PSC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8576;"	d
USART_GTPR_PSC_0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8577;"	d
USART_GTPR_PSC_1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8578;"	d
USART_GTPR_PSC_2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8579;"	d
USART_GTPR_PSC_3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8580;"	d
USART_GTPR_PSC_4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8581;"	d
USART_GTPR_PSC_5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8582;"	d
USART_GTPR_PSC_6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8583;"	d
USART_GTPR_PSC_7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8584;"	d
USART_SR_CTS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8520;"	d
USART_SR_FE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8512;"	d
USART_SR_IDLE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8515;"	d
USART_SR_LBD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8519;"	d
USART_SR_NE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8513;"	d
USART_SR_ORE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8514;"	d
USART_SR_PE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8511;"	d
USART_SR_RXNE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8516;"	d
USART_SR_TC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8517;"	d
USART_SR_TXE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8518;"	d
USART_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon291
UsageFault_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  UsageFault_IRQn             = -10,    \/*!< 6 Cortex-M4 Usage Fault Interrupt                                 *\/$/;"	e	enum:IRQn
WHPCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t WHPCR;         \/*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 *\/$/;"	m	struct:__anon282
WPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t WPR;     \/*!< RTC write protection register,                            Address offset: 0x24 *\/$/;"	m	struct:__anon285
WRITE_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	9129;"	d
WUTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t WUTR;    \/*!< RTC wakeup timer register,                                Address offset: 0x14 *\/$/;"	m	struct:__anon285
WVPCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  __IO uint32_t WVPCR;         \/*!< LTDC Layerx Window Vertical Position Configuration Register   Address offset: 0x8C *\/$/;"	m	struct:__anon282
WWDG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1611;"	d
WWDG_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	1479;"	d
WWDG_CFR_EWI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8619;"	d
WWDG_CFR_W	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8606;"	d
WWDG_CFR_W0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8607;"	d
WWDG_CFR_W1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8608;"	d
WWDG_CFR_W2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8609;"	d
WWDG_CFR_W3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8610;"	d
WWDG_CFR_W4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8611;"	d
WWDG_CFR_W5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8612;"	d
WWDG_CFR_W6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8613;"	d
WWDG_CFR_WDGTB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8615;"	d
WWDG_CFR_WDGTB0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8616;"	d
WWDG_CFR_WDGTB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8617;"	d
WWDG_CR_T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8594;"	d
WWDG_CR_T0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8595;"	d
WWDG_CR_T1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8596;"	d
WWDG_CR_T2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8597;"	d
WWDG_CR_T3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8598;"	d
WWDG_CR_T4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8599;"	d
WWDG_CR_T5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8600;"	d
WWDG_CR_T6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8601;"	d
WWDG_CR_WDGA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8603;"	d
WWDG_IRQn	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                                         *\/$/;"	e	enum:IRQn
WWDG_SR_EWIF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	8622;"	d
WWDG_TypeDef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon292
__CM4_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	161;"	d
__FPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	165;"	d
__MPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	162;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	163;"	d
__STM32F4XX_STDPERIPH_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	145;"	d
__STM32F4XX_STDPERIPH_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	141;"	d
__STM32F4XX_STDPERIPH_VERSION_RC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	144;"	d
__STM32F4XX_STDPERIPH_VERSION_SUB1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	142;"	d
__STM32F4XX_STDPERIPH_VERSION_SUB2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	143;"	d
__STM32F4xx_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	54;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	164;"	d
s16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef int16_t s16;$/;"	t
s32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef int32_t  s32;$/;"	t
s8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef int8_t  s8;$/;"	t
sFIFOMailBox	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     \/*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC *\/$/;"	m	struct:__anon255
sFilterRegister	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[28]; \/*!< CAN Filter Register,                 Address offset: 0x240-0x31C   *\/$/;"	m	struct:__anon255
sTxMailBox	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^  CAN_TxMailBox_TypeDef      sTxMailBox[3];       \/*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC *\/$/;"	m	struct:__anon255
sc16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef const int16_t sc16;  \/*!< Read Only *\/$/;"	t
sc32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef const int32_t sc32;  \/*!< Read Only *\/$/;"	t
sc8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef const int8_t sc8;   \/*!< Read Only *\/$/;"	t
u16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef uint16_t u16;$/;"	t
u32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef uint32_t  u32;$/;"	t
u8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef uint8_t  u8;$/;"	t
uc16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef const uint16_t uc16;  \/*!< Read Only *\/$/;"	t
uc32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef const uint32_t uc32;  \/*!< Read Only *\/$/;"	t
uc8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef const uint8_t uc8;   \/*!< Read Only *\/$/;"	t
vs16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __IO int16_t  vs16;$/;"	t
vs32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __IO int32_t  vs32;$/;"	t
vs8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __IO int8_t   vs8;$/;"	t
vsc16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __I int16_t vsc16;  \/*!< Read Only *\/$/;"	t
vsc32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __I int32_t vsc32;  \/*!< Read Only *\/$/;"	t
vsc8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __I int8_t vsc8;   \/*!< Read Only *\/$/;"	t
vu16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __IO uint16_t vu16;$/;"	t
vu32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __IO uint32_t  vu32;$/;"	t
vu8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __IO uint8_t  vu8;$/;"	t
vuc16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __I uint16_t vuc16;  \/*!< Read Only *\/$/;"	t
vuc32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __I uint32_t vuc32;  \/*!< Read Only *\/$/;"	t
vuc8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h	/^typedef __I uint8_t vuc8;   \/*!< Read Only *\/$/;"	t
__SYSTEM_STM32F4XX_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h	34;"	d
History	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32F4xx CMSIS$/;"	a
License	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2>$/;"	a
ADC_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^ADC_IRQHandler  $/;"	l
BusFault_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^BusFault_Handler$/;"	l
CAN1_RX0_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN1_RX0_IRQHandler  $/;"	l
CAN1_RX1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN1_RX1_IRQHandler  $/;"	l
CAN1_SCE_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN1_SCE_IRQHandler  $/;"	l
CAN1_TX_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN1_TX_IRQHandler  $/;"	l
CAN2_RX0_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN2_RX0_IRQHandler  $/;"	l
CAN2_RX1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN2_RX1_IRQHandler  $/;"	l
CAN2_SCE_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN2_SCE_IRQHandler  $/;"	l
CAN2_TX_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CAN2_TX_IRQHandler  $/;"	l
CRYP_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^CRYP_IRQHandler  $/;"	l
DCMI_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DCMI_IRQHandler  $/;"	l
DMA1_Stream0_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream0_IRQHandler  $/;"	l
DMA1_Stream1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream1_IRQHandler  $/;"	l
DMA1_Stream2_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream2_IRQHandler  $/;"	l
DMA1_Stream3_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream3_IRQHandler  $/;"	l
DMA1_Stream4_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream4_IRQHandler  $/;"	l
DMA1_Stream5_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream5_IRQHandler  $/;"	l
DMA1_Stream6_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream6_IRQHandler  $/;"	l
DMA1_Stream7_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA1_Stream7_IRQHandler  $/;"	l
DMA2_Stream0_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream0_IRQHandler  $/;"	l
DMA2_Stream1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream1_IRQHandler  $/;"	l
DMA2_Stream2_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream2_IRQHandler  $/;"	l
DMA2_Stream3_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream3_IRQHandler  $/;"	l
DMA2_Stream4_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream4_IRQHandler  $/;"	l
DMA2_Stream5_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream5_IRQHandler  $/;"	l
DMA2_Stream6_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream6_IRQHandler  $/;"	l
DMA2_Stream7_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DMA2_Stream7_IRQHandler  $/;"	l
DebugMon_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^DebugMon_Handler$/;"	l
ETH_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^ETH_IRQHandler  $/;"	l
ETH_WKUP_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^ETH_WKUP_IRQHandler  $/;"	l
EXTI0_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI0_IRQHandler  $/;"	l
EXTI15_10_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI15_10_IRQHandler  $/;"	l
EXTI1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI1_IRQHandler  $/;"	l
EXTI2_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI2_IRQHandler  $/;"	l
EXTI3_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI3_IRQHandler$/;"	l
EXTI4_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI4_IRQHandler  $/;"	l
EXTI9_5_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^EXTI9_5_IRQHandler  $/;"	l
FLASH_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^FLASH_IRQHandler  $/;"	l
FPU_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^FPU_IRQHandler  $/;"	l
FSMC_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^FSMC_IRQHandler  $/;"	l
HASH_RNG_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^HASH_RNG_IRQHandler  $/;"	l
HardFault_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^HardFault_Handler$/;"	l
I2C1_ER_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^I2C1_ER_IRQHandler  $/;"	l
I2C1_EV_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^I2C1_EV_IRQHandler  $/;"	l
I2C2_ER_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^I2C2_ER_IRQHandler  $/;"	l
I2C2_EV_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^I2C2_EV_IRQHandler  $/;"	l
I2C3_ER_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^I2C3_ER_IRQHandler  $/;"	l
I2C3_EV_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^I2C3_EV_IRQHandler  $/;"	l
MemManage_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^MemManage_Handler$/;"	l
NMI_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^NMI_Handler$/;"	l
OTG_FS_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^OTG_FS_IRQHandler  $/;"	l
OTG_FS_WKUP_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^OTG_FS_WKUP_IRQHandler  $/;"	l
OTG_HS_EP1_IN_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^OTG_HS_EP1_IN_IRQHandler  $/;"	l
OTG_HS_EP1_OUT_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^OTG_HS_EP1_OUT_IRQHandler  $/;"	l
OTG_HS_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^OTG_HS_IRQHandler  $/;"	l
OTG_HS_WKUP_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^OTG_HS_WKUP_IRQHandler  $/;"	l
PVD_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^PVD_IRQHandler  $/;"	l
PendSV_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^PendSV_Handler$/;"	l
RCC_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^RCC_IRQHandler  $/;"	l
RTC_Alarm_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^RTC_Alarm_IRQHandler  $/;"	l
RTC_WKUP_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^RTC_WKUP_IRQHandler  $/;"	l
Reset_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^Reset_Handler$/;"	l
SDIO_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^SDIO_IRQHandler  $/;"	l
SPI1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^SPI1_IRQHandler  $/;"	l
SPI2_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^SPI2_IRQHandler  $/;"	l
SPI3_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^SPI3_IRQHandler  $/;"	l
SVC_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^SVC_Handler$/;"	l
SysTick_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^SysTick_Handler$/;"	l
TAMP_STAMP_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TAMP_STAMP_IRQHandler  $/;"	l
TIM1_BRK_TIM9_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM1_BRK_TIM9_IRQHandler  $/;"	l
TIM1_CC_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM1_CC_IRQHandler  $/;"	l
TIM1_TRG_COM_TIM11_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM1_TRG_COM_TIM11_IRQHandler  $/;"	l
TIM1_UP_TIM10_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM1_UP_TIM10_IRQHandler  $/;"	l
TIM2_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM2_IRQHandler  $/;"	l
TIM3_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM3_IRQHandler  $/;"	l
TIM4_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM4_IRQHandler  $/;"	l
TIM5_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM5_IRQHandler  $/;"	l
TIM6_DAC_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM6_DAC_IRQHandler  $/;"	l
TIM7_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM7_IRQHandler  $/;"	l
TIM8_BRK_TIM12_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM8_BRK_TIM12_IRQHandler  $/;"	l
TIM8_CC_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM8_CC_IRQHandler  $/;"	l
TIM8_TRG_COM_TIM14_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM8_TRG_COM_TIM14_IRQHandler  $/;"	l
TIM8_UP_TIM13_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^TIM8_UP_TIM13_IRQHandler  $/;"	l
UART4_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^UART4_IRQHandler  $/;"	l
UART5_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^UART5_IRQHandler  $/;"	l
USART1_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^USART1_IRQHandler  $/;"	l
USART2_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^USART2_IRQHandler  $/;"	l
USART3_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^USART3_IRQHandler  $/;"	l
USART6_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^USART6_IRQHandler  $/;"	l
UsageFault_Handler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^UsageFault_Handler$/;"	l
WWDG_IRQHandler	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^WWDG_IRQHandler  $/;"	l
__vector_table	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/startup_stm32f4xx.s	/^__vector_table$/;"	l
AHBPrescTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
PLL_M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	149;"	d	file:
PLL_N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	150;"	d	file:
PLL_P	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	153;"	d	file:
PLL_Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	156;"	d	file:
SetSysClock	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	/^static void SetSysClock(void)$/;"	f	file:
SystemCoreClock	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	/^  uint32_t SystemCoreClock = 168000000;$/;"	v
SystemCoreClockUpdate	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemInit	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	/^void SystemInit(void)$/;"	f
SystemInit_ExtMemCtl	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	/^void SystemInit_ExtMemCtl(void)$/;"	f
VECT_TAB_OFFSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Device/ST/STM32F4xx/Source/Templates/system_stm32f4xx.c	143;"	d	file:
ARMBITREVINDEXTABLE1024_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	79;"	d
ARMBITREVINDEXTABLE2048_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	80;"	d
ARMBITREVINDEXTABLE4096_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	81;"	d
ARMBITREVINDEXTABLE_128_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	76;"	d
ARMBITREVINDEXTABLE_256_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	77;"	d
ARMBITREVINDEXTABLE_512_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	78;"	d
ARMBITREVINDEXTABLE__16_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	73;"	d
ARMBITREVINDEXTABLE__32_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	74;"	d
ARMBITREVINDEXTABLE__64_TABLE_LENGTH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	75;"	d
_ARM_COMMON_TABLES_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	42;"	d
twiddleCoef	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_common_tables.h	60;"	d
_ARM_CONST_STRUCTS_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	44;"	d
arm_cfft_sR_f32_len1024	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len1024 = {$/;"	v
arm_cfft_sR_f32_len128	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len128 = {$/;"	v
arm_cfft_sR_f32_len16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len16 = {$/;"	v
arm_cfft_sR_f32_len2048	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len2048 = {$/;"	v
arm_cfft_sR_f32_len256	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len256 = {$/;"	v
arm_cfft_sR_f32_len32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len32 = {$/;"	v
arm_cfft_sR_f32_len4096	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len4096 = {$/;"	v
arm_cfft_sR_f32_len512	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len512 = {$/;"	v
arm_cfft_sR_f32_len64	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_const_structs.h	/^   const arm_cfft_instance_f32 arm_cfft_sR_f32_len64 = {$/;"	v
A0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon160
A0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t A0;    \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon158
A0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon159
A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon160
A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t A1;$/;"	m	struct:__anon158
A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon159
A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon158
A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon160
A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t A2;$/;"	m	struct:__anon158
A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon159
ALIGN4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	323;"	d
ALIGN4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	326;"	d
ALIGN4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	328;"	d
ARM_MATH_ARGUMENT_ERROR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_ARGUMENT_ERROR = -1,        \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon147
ARM_MATH_CM0_FAMILY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	275;"	d
ARM_MATH_CM0_FAMILY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	278;"	d
ARM_MATH_LENGTH_ERROR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_LENGTH_ERROR = -2,          \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon147
ARM_MATH_NANINF	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_NANINF = -4,                \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon147
ARM_MATH_SINGULAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_SINGULAR = -5,              \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon147
ARM_MATH_SIZE_MISMATCH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_SIZE_MISMATCH = -3,         \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon147
ARM_MATH_SUCCESS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_SUCCESS = 0,                \/**< No error *\/$/;"	e	enum:__anon147
ARM_MATH_TEST_FAILURE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    ARM_MATH_TEST_FAILURE = -6           \/**< Test Failed  *\/$/;"	e	enum:__anon147
CMSIS_UNUSED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	382;"	d
CMSIS_UNUSED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	384;"	d
CMSIS_UNUSED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	388;"	d
DELTA_Q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	298;"	d
DELTA_Q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	297;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7236;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7262;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7285;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7239;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7266;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7287;"	d
INDEX_MASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	299;"	d
INPUT_SPACING	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	317;"	d
Kd	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon160
Kd	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon158
Kd	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon159
Ki	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon160
Ki	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon158
Ki	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon159
Kp	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon160
Kp	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon158
Kp	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon159
L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon183
L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon184
L	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon185
LOW_OPTIMIZATION_ENTER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7227;"	d
LOW_OPTIMIZATION_ENTER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7255;"	d
LOW_OPTIMIZATION_ENTER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7281;"	d
LOW_OPTIMIZATION_EXIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7232;"	d
LOW_OPTIMIZATION_EXIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7259;"	d
LOW_OPTIMIZATION_EXIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7283;"	d
M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon182
M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon180
M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon181
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon177
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon178
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon179
Nby2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon177
Nby2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon178
Nby2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon179
PI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	301;"	d
Sint	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_instance_f32 Sint;      \/**< Internal CFFT structure. *\/$/;"	m	struct:__anon176
TABLE_SIZE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	308;"	d
TABLE_SPACING_Q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	310;"	d
TABLE_SPACING_Q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	309;"	d
_ARM_MATH_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	265;"	d
_SIMD32_OFFSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	396;"	d
__CLZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t __CLZ($/;"	f
__CLZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	485;"	d
__CMSIS_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	267;"	d
__CMSIS_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	284;"	d
__PACKq7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	417;"	d
__PACKq7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	423;"	d
__PKHBT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	404;"	d
__PKHTB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	406;"	d
__QADD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD($/;"	f
__QADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD16($/;"	f
__QADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QADD8($/;"	f
__QASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QASX($/;"	f
__QSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSAX($/;"	f
__QSUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB($/;"	f
__QSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB16($/;"	f
__QSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __QSUB8($/;"	f
__SHADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHADD16($/;"	f
__SHASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHASX($/;"	f
__SHSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSAX($/;"	f
__SHSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SHSUB16($/;"	f
__SIMD32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	393;"	d
__SIMD32_CONST	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	394;"	d
__SIMD32_TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	381;"	d
__SIMD32_TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	385;"	d
__SIMD32_TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	387;"	d
__SIMD64	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	398;"	d
__SMLAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLAD($/;"	f
__SMLADX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLADX($/;"	f
__SMLALD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALD($/;"	f
__SMLALDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t __SMLALDX($/;"	f
__SMLSDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMLSDX($/;"	f
__SMUAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUAD($/;"	f
__SMUADX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUADX($/;"	f
__SMUSD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSD($/;"	f
__SMUSDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SMUSDX($/;"	f
__SSAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SSAT($/;"	f
__SXTB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t __SXTB16($/;"	f
arm_bilinear_interp_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_bilinear_interp_f32($/;"	f
arm_bilinear_interp_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon162
arm_bilinear_interp_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon164
arm_bilinear_interp_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon163
arm_bilinear_interp_instance_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon165
arm_bilinear_interp_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_bilinear_interp_q15($/;"	f
arm_bilinear_interp_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_bilinear_interp_q31($/;"	f
arm_bilinear_interp_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_bilinear_interp_q7($/;"	f
arm_biquad_cas_df1_32x64_ins_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon186
arm_biquad_cascade_df2T_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon187
arm_biquad_casd_df1_inst_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon154
arm_biquad_casd_df1_inst_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon152
arm_biquad_casd_df1_inst_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon153
arm_cfft_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_instance_f32;$/;"	t	typeref:struct:__anon172
arm_cfft_radix2_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix2_instance_f32;$/;"	t	typeref:struct:__anon170
arm_cfft_radix2_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix2_instance_q15;$/;"	t	typeref:struct:__anon166
arm_cfft_radix2_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix2_instance_q31;$/;"	t	typeref:struct:__anon168
arm_cfft_radix4_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon171
arm_cfft_radix4_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon167
arm_cfft_radix4_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon169
arm_circularRead_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_f32($/;"	f
arm_circularRead_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q15($/;"	f
arm_circularRead_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularRead_q7($/;"	f
arm_circularWrite_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_f32($/;"	f
arm_circularWrite_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q15($/;"	f
arm_circularWrite_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_circularWrite_q7($/;"	f
arm_clarke_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_f32($/;"	f
arm_clarke_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_clarke_q31($/;"	f
arm_dct4_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon177
arm_dct4_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon179
arm_dct4_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon178
arm_fir_decimate_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon182
arm_fir_decimate_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon180
arm_fir_decimate_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon181
arm_fir_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon151
arm_fir_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon149
arm_fir_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon150
arm_fir_instance_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon148
arm_fir_interpolate_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon185
arm_fir_interpolate_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon183
arm_fir_interpolate_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon184
arm_fir_lattice_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon190
arm_fir_lattice_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon188
arm_fir_lattice_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon189
arm_fir_sparse_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon200
arm_fir_sparse_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon202
arm_fir_sparse_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon201
arm_fir_sparse_instance_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon203
arm_iir_lattice_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon193
arm_iir_lattice_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon191
arm_iir_lattice_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon192
arm_inv_clarke_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_f32($/;"	f
arm_inv_clarke_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_clarke_q31($/;"	f
arm_inv_park_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_f32($/;"	f
arm_inv_park_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_inv_park_q31($/;"	f
arm_linear_interp_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_linear_interp_f32($/;"	f
arm_linear_interp_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon161
arm_linear_interp_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_linear_interp_q15($/;"	f
arm_linear_interp_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_linear_interp_q31($/;"	f
arm_linear_interp_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t arm_linear_interp_q7($/;"	f
arm_lms_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon194
arm_lms_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon195
arm_lms_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon196
arm_lms_norm_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon197
arm_lms_norm_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon199
arm_lms_norm_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon198
arm_matrix_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon155
arm_matrix_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon156
arm_matrix_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon157
arm_park_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_f32($/;"	f
arm_park_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE void arm_park_q31($/;"	f
arm_pid_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE float32_t arm_pid_f32($/;"	f
arm_pid_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon160
arm_pid_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon158
arm_pid_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon159
arm_pid_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t arm_pid_q15($/;"	f
arm_pid_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t arm_pid_q31($/;"	f
arm_recip_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q15($/;"	f
arm_recip_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE uint32_t arm_recip_q31($/;"	f
arm_rfft_fast_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_fast_instance_f32 ;$/;"	t	typeref:struct:__anon176
arm_rfft_instance_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon175
arm_rfft_instance_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon173
arm_rfft_instance_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon174
arm_sqrt_f32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE arm_status arm_sqrt_f32($/;"	f
arm_status	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  } arm_status;$/;"	t	typeref:enum:__anon147
bitRevFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon170
bitRevFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon171
bitRevFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon166
bitRevFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon167
bitRevFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon168
bitRevFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon169
bitRevLength	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon172
bitReverseFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon170
bitReverseFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon171
bitReverseFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon166
bitReverseFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon167
bitReverseFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon168
bitReverseFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon169
bitReverseFlagR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlagR;                        \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon174
bitReverseFlagR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlagR;                      \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon173
bitReverseFlagR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon175
clip_q31_to_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q31_to_q15($/;"	f
clip_q31_to_q7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q7_t clip_q31_to_q7($/;"	f
clip_q63_to_q15	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q15_t clip_q63_to_q15($/;"	f
clip_q63_to_q31	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q31_t clip_q63_to_q31($/;"	f
energy	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon197
energy	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon199
energy	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon198
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon170
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon171
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon172
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon166
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon167
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon168
fftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon169
fftLenBy2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon175
fftLenBy2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon174
fftLenBy2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon173
fftLenRFFT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t fftLenRFFT;                        \/**< length of the real sequence *\/$/;"	m	struct:__anon176
fftLenReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon174
fftLenReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon175
fftLenReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon173
float32_t	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  typedef float float32_t;$/;"	t
float64_t	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  typedef double float64_t;$/;"	t
ifftFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon170
ifftFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon171
ifftFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon166
ifftFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon167
ifftFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon168
ifftFlag	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon169
ifftFlagR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon174
ifftFlagR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon175
ifftFlagR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon173
maxDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon200
maxDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon201
maxDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon202
maxDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon203
mu	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon197
mu	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon194
mu	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon195
mu	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon199
mu	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon198
mu	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon196
mult32x64	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  static __INLINE q63_t mult32x64($/;"	f
multAcc_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7215;"	d
multAcc_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7243;"	d
multAcc_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7270;"	d
multSub_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7219;"	d
multSub_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7247;"	d
multSub_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7274;"	d
mult_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7223;"	d
mult_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7251;"	d
mult_32x32_keep32_R	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	7278;"	d
nValues	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon161
normalize	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon177
normalize	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon179
normalize	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon178
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon155
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon156
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon157
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon162
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon163
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon164
numCols	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon165
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon155
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon156
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon157
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon162
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon163
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon164
numRows	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon165
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon152
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon188
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon189
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon191
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon192
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon193
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon190
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon154
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon153
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon187
numStages	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon186
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon182
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon180
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon200
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon201
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon202
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon203
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon181
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon149
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon150
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon148
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon197
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon198
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon151
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon199
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon194
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon195
numTaps	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon196
onebyfftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon170
onebyfftLen	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t onebyfftLen;                 \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon171
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon172
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon170
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon171
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon166
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon167
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon168
pBitRevTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon169
pCfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon175
pCfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon177
pCfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;          \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon173
pCfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon179
pCfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon174
pCfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon178
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon190
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon182
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon185
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon200
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon154
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon187
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon151
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon197
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon194
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon188
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon180
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon183
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon202
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon152
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon149
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon199
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon195
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon189
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon184
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon201
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon181
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon150
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon153
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon186
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon198
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon196
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon203
pCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon148
pCosFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon177
pCosFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon179
pCosFactor	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon178
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon155
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pData;   \/**< points to the data table. *\/$/;"	m	struct:__anon162
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon156
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon164
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon157
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon163
pData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pData;                \/**< points to the data table. *\/$/;"	m	struct:__anon165
pRfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon177
pRfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon179
pRfft	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon178
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon193
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon190
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon182
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon185
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon200
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon154
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon187
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon151
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon197
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon194
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon188
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon191
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon180
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon183
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon202
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon152
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon149
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon199
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon195
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon189
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon192
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon184
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon201
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon181
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon150
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon153
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon198
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon196
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon186
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon203
pState	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon148
pTapDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon200
pTapDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon201
pTapDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon202
pTapDelay	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon203
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    const float32_t *pTwiddle;         \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon172
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon177
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon170
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon171
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                     \/**< points to the Sin twiddle factor table. *\/$/;"	m	struct:__anon166
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon179
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon167
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                     \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon168
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon178
pTwiddle	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon169
pTwiddleAReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon175
pTwiddleAReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddleAReal;                     \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon173
pTwiddleAReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddleAReal;                       \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon174
pTwiddleBReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon175
pTwiddleBReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pTwiddleBReal;                     \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon173
pTwiddleBReal	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pTwiddleBReal;                       \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon174
pTwiddleRFFT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^	float32_t * pTwiddleRFFT;					\/**< Twiddle factors real stage  *\/$/;"	m	struct:__anon176
pYData	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon161
phaseLength	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon183
phaseLength	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon184
phaseLength	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon185
pkCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon193
pkCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon191
pkCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon192
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon152
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon195
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon196
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon153
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon186
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon198
postShift	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon199
pvCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon193
pvCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon191
pvCoeffs	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon192
q15_t	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  typedef int16_t q15_t;$/;"	t
q31_t	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  typedef int32_t q31_t;$/;"	t
q63_t	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  typedef int64_t q63_t;$/;"	t
q7_t	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^  typedef int8_t q7_t;$/;"	t
recipTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon199
recipTable	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon198
state	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon160
state	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon158
state	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon159
stateIndex	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon200
stateIndex	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon201
stateIndex	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon202
stateIndex	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon203
twidCoefModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon170
twidCoefModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon171
twidCoefModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon166
twidCoefModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon167
twidCoefModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon168
twidCoefModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon169
twidCoefRModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon175
twidCoefRModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon174
twidCoefRModifier	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon173
x0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon197
x0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon199
x0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon198
x1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon161
xSpacing	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon161
AIRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon108
APSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon99
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon103::__anon104
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon99::__anon100
CALIB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon109
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon108
CONTROL_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon105
CPUID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon108
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon109
FPCA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon105::__anon106
GE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon103::__anon104
ICER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon107
ICPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon107
ICSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon108
IP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon107
IPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon101
ISER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon107
ISPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon107
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon101::__anon102
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon103::__anon104
IT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon103::__anon104
LOAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon109
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon103::__anon104
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon99::__anon100
NVIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	476;"	d
NVIC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	471;"	d
NVIC_ClearPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon107
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon103::__anon104
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon99::__anon100
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon108
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon107
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon108
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon107
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon107
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon107
RSERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon107
SCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	474;"	d
SCB_AIRCR_ENDIANESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	370;"	d
SCB_AIRCR_ENDIANESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	369;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	373;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	372;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	376;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	375;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	367;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	366;"	d
SCB_AIRCR_VECTKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	364;"	d
SCB_AIRCR_VECTKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	363;"	d
SCB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	472;"	d
SCB_CCR_STKALIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	390;"	d
SCB_CCR_STKALIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	389;"	d
SCB_CCR_UNALIGN_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	393;"	d
SCB_CCR_UNALIGN_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	392;"	d
SCB_CPUID_ARCHITECTURE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	326;"	d
SCB_CPUID_ARCHITECTURE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	325;"	d
SCB_CPUID_IMPLEMENTER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	320;"	d
SCB_CPUID_IMPLEMENTER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	319;"	d
SCB_CPUID_PARTNO_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	329;"	d
SCB_CPUID_PARTNO_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	328;"	d
SCB_CPUID_REVISION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	332;"	d
SCB_CPUID_REVISION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	331;"	d
SCB_CPUID_VARIANT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	323;"	d
SCB_CPUID_VARIANT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	322;"	d
SCB_ICSR_ISRPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	354;"	d
SCB_ICSR_ISRPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	353;"	d
SCB_ICSR_ISRPREEMPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	351;"	d
SCB_ICSR_ISRPREEMPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	350;"	d
SCB_ICSR_NMIPENDSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	336;"	d
SCB_ICSR_NMIPENDSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	335;"	d
SCB_ICSR_PENDSTCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	348;"	d
SCB_ICSR_PENDSTCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	347;"	d
SCB_ICSR_PENDSTSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	345;"	d
SCB_ICSR_PENDSTSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	344;"	d
SCB_ICSR_PENDSVCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	342;"	d
SCB_ICSR_PENDSVCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	341;"	d
SCB_ICSR_PENDSVSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	339;"	d
SCB_ICSR_PENDSVSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	338;"	d
SCB_ICSR_VECTACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	360;"	d
SCB_ICSR_VECTACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	359;"	d
SCB_ICSR_VECTPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	357;"	d
SCB_ICSR_VECTPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	356;"	d
SCB_SCR_SEVONPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	380;"	d
SCB_SCR_SEVONPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	379;"	d
SCB_SCR_SLEEPDEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	383;"	d
SCB_SCR_SLEEPDEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	382;"	d
SCB_SCR_SLEEPONEXIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	386;"	d
SCB_SCR_SLEEPONEXIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	385;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	397;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	396;"	d
SCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon108
SCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon108
SCS_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	469;"	d
SHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon108
SHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon108
SPSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon105::__anon106
SysTick	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	475;"	d
SysTick_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	470;"	d
SysTick_CALIB_NOREF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	441;"	d
SysTick_CALIB_NOREF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	440;"	d
SysTick_CALIB_SKEW_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	444;"	d
SysTick_CALIB_SKEW_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	443;"	d
SysTick_CALIB_TENMS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	447;"	d
SysTick_CALIB_TENMS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	446;"	d
SysTick_CTRL_CLKSOURCE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	423;"	d
SysTick_CTRL_CLKSOURCE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	422;"	d
SysTick_CTRL_COUNTFLAG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	420;"	d
SysTick_CTRL_COUNTFLAG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	419;"	d
SysTick_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	429;"	d
SysTick_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	428;"	d
SysTick_CTRL_TICKINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	426;"	d
SysTick_CTRL_TICKINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	425;"	d
SysTick_Config	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	433;"	d
SysTick_LOAD_RELOAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	432;"	d
SysTick_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon109
SysTick_VAL_CURRENT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	437;"	d
SysTick_VAL_CURRENT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	436;"	d
T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon103::__anon104
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon103::__anon104
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon99::__anon100
VAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon109
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon103::__anon104
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon99::__anon100
_BIT_SHIFT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	504;"	d
_IP_IDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	506;"	d
_SHP_IDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	505;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	80;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	85;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	90;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	95;"	d
__CM0_CMSIS_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	73;"	d
__CM0_CMSIS_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	71;"	d
__CM0_CMSIS_VERSION_SUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	72;"	d
__CM0_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	140;"	d
__CORE_CM0_H_DEPENDANT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	135;"	d
__CORE_CM0_H_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	47;"	d
__CORTEX_M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	76;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	103;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	164;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	166;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	81;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	86;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	91;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	96;"	d
__IO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	169;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	145;"	d
__O	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	168;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	82;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	87;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	92;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	97;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	150;"	d
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon103::__anon104
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon101::__anon102
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon99::__anon100
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon105::__anon106
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon103::__anon104
_reserved1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon103::__anon104
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon101	typeref:struct:__anon101::__anon102
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon103	typeref:struct:__anon103::__anon104
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon105	typeref:struct:__anon105::__anon106
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon99	typeref:struct:__anon99::__anon100
nPRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon105::__anon106
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon101
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon103
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon105
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon99
xPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon103
AIRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon244
APSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} APSR_Type;$/;"	t	typeref:union:__anon235
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon235::__anon236
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon239::__anon240
CALIB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon245
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon244
CONTROL_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon241
CPUID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon244
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon245
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon246
FPCA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon241::__anon242
GE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon239::__anon240
ICER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon243
ICPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon243
ICSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon244
IP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon243
IPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon237
ISER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon243
ISPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon243
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon237::__anon238
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon239::__anon240
IT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon239::__anon240
LOAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon245
MPU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	587;"	d
MPU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	586;"	d
MPU_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	508;"	d
MPU_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	507;"	d
MPU_CTRL_HFNMIENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	505;"	d
MPU_CTRL_HFNMIENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	504;"	d
MPU_CTRL_PRIVDEFENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	502;"	d
MPU_CTRL_PRIVDEFENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	501;"	d
MPU_RASR_AP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	532;"	d
MPU_RASR_AP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	531;"	d
MPU_RASR_ATTRS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	526;"	d
MPU_RASR_ATTRS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	525;"	d
MPU_RASR_B_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	544;"	d
MPU_RASR_B_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	543;"	d
MPU_RASR_C_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	541;"	d
MPU_RASR_C_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	540;"	d
MPU_RASR_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	553;"	d
MPU_RASR_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	552;"	d
MPU_RASR_SIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	550;"	d
MPU_RASR_SIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	549;"	d
MPU_RASR_SRD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	547;"	d
MPU_RASR_SRD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	546;"	d
MPU_RASR_S_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	538;"	d
MPU_RASR_S_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	537;"	d
MPU_RASR_TEX_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	535;"	d
MPU_RASR_TEX_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	534;"	d
MPU_RASR_XN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	529;"	d
MPU_RASR_XN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	528;"	d
MPU_RBAR_ADDR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	516;"	d
MPU_RBAR_ADDR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	515;"	d
MPU_RBAR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	522;"	d
MPU_RBAR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	521;"	d
MPU_RBAR_VALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	519;"	d
MPU_RBAR_VALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	518;"	d
MPU_RNR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	512;"	d
MPU_RNR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	511;"	d
MPU_TYPE_DREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	495;"	d
MPU_TYPE_DREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	494;"	d
MPU_TYPE_IREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	492;"	d
MPU_TYPE_IREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	491;"	d
MPU_TYPE_SEPARATE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	498;"	d
MPU_TYPE_SEPARATE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	497;"	d
MPU_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon246
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon235::__anon236
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon239::__anon240
NVIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	583;"	d
NVIC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	578;"	d
NVIC_ClearPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon243
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon235::__anon236
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon239::__anon240
RASR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon246
RBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon246
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon244
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon243
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon244
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon243
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon243
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon243
RNR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon246
RSERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon243
SCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	581;"	d
SCB_AIRCR_ENDIANESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	391;"	d
SCB_AIRCR_ENDIANESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	390;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	394;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	393;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	397;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	396;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	388;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	387;"	d
SCB_AIRCR_VECTKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	385;"	d
SCB_AIRCR_VECTKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	384;"	d
SCB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	579;"	d
SCB_CCR_STKALIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	411;"	d
SCB_CCR_STKALIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	410;"	d
SCB_CCR_UNALIGN_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	414;"	d
SCB_CCR_UNALIGN_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	413;"	d
SCB_CPUID_ARCHITECTURE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	341;"	d
SCB_CPUID_ARCHITECTURE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	340;"	d
SCB_CPUID_IMPLEMENTER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	335;"	d
SCB_CPUID_IMPLEMENTER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	334;"	d
SCB_CPUID_PARTNO_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	344;"	d
SCB_CPUID_PARTNO_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	343;"	d
SCB_CPUID_REVISION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	347;"	d
SCB_CPUID_REVISION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	346;"	d
SCB_CPUID_VARIANT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	338;"	d
SCB_CPUID_VARIANT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	337;"	d
SCB_ICSR_ISRPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	369;"	d
SCB_ICSR_ISRPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	368;"	d
SCB_ICSR_ISRPREEMPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	366;"	d
SCB_ICSR_ISRPREEMPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	365;"	d
SCB_ICSR_NMIPENDSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	351;"	d
SCB_ICSR_NMIPENDSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	350;"	d
SCB_ICSR_PENDSTCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	363;"	d
SCB_ICSR_PENDSTCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	362;"	d
SCB_ICSR_PENDSTSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	360;"	d
SCB_ICSR_PENDSTSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	359;"	d
SCB_ICSR_PENDSVCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	357;"	d
SCB_ICSR_PENDSVCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	356;"	d
SCB_ICSR_PENDSVSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	354;"	d
SCB_ICSR_PENDSVSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	353;"	d
SCB_ICSR_VECTACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	375;"	d
SCB_ICSR_VECTACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	374;"	d
SCB_ICSR_VECTPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	372;"	d
SCB_ICSR_VECTPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	371;"	d
SCB_SCR_SEVONPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	401;"	d
SCB_SCR_SEVONPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	400;"	d
SCB_SCR_SLEEPDEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	404;"	d
SCB_SCR_SLEEPDEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	403;"	d
SCB_SCR_SLEEPONEXIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	407;"	d
SCB_SCR_SLEEPONEXIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	406;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	418;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	417;"	d
SCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon244
SCB_VTOR_TBLOFF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	380;"	d
SCB_VTOR_TBLOFF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	379;"	d
SCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon244
SCS_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	576;"	d
SHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon244
SHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon244
SPSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon241::__anon242
SysTick	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	582;"	d
SysTick_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	577;"	d
SysTick_CALIB_NOREF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	462;"	d
SysTick_CALIB_NOREF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	461;"	d
SysTick_CALIB_SKEW_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	465;"	d
SysTick_CALIB_SKEW_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	464;"	d
SysTick_CALIB_TENMS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	468;"	d
SysTick_CALIB_TENMS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	467;"	d
SysTick_CTRL_CLKSOURCE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	444;"	d
SysTick_CTRL_CLKSOURCE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	443;"	d
SysTick_CTRL_COUNTFLAG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	441;"	d
SysTick_CTRL_COUNTFLAG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	440;"	d
SysTick_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	450;"	d
SysTick_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	449;"	d
SysTick_CTRL_TICKINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	447;"	d
SysTick_CTRL_TICKINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	446;"	d
SysTick_Config	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	454;"	d
SysTick_LOAD_RELOAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	453;"	d
SysTick_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon245
SysTick_VAL_CURRENT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	458;"	d
SysTick_VAL_CURRENT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	457;"	d
T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon239::__anon240
TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon246
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon235::__anon236
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon239::__anon240
VAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon245
VTOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon244
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon235::__anon236
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon239::__anon240
_BIT_SHIFT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	615;"	d
_IP_IDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	617;"	d
_SHP_IDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	616;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	80;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	85;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	90;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	95;"	d
__CM0PLUS_CMSIS_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	73;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	71;"	d
__CM0PLUS_CMSIS_VERSION_SUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	72;"	d
__CM0PLUS_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	140;"	d
__CORE_CM0PLUS_H_DEPENDANT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	135;"	d
__CORE_CM0PLUS_H_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	47;"	d
__CORTEX_M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	76;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	103;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	174;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	176;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	81;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	86;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	91;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	96;"	d
__IO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	179;"	d
__MPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	145;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	155;"	d
__O	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	178;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	82;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	87;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	92;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	97;"	d
__VTOR_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	150;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	160;"	d
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon239::__anon240
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon237::__anon238
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon235::__anon236
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon241::__anon242
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon239::__anon240
_reserved1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon239::__anon240
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon235	typeref:struct:__anon235::__anon236
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon237	typeref:struct:__anon237::__anon238
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon239	typeref:struct:__anon239::__anon240
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon241	typeref:struct:__anon241::__anon242
nPRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon241::__anon242
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon235
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon237
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon239
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon241
xPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm0plus.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon239
ACPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon232
ACTLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon227
ADR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon226
AFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon226
AIRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon226
APSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon217
BFAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon226
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon217::__anon218
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon221::__anon222
CALIB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon228
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon226
CFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon226
CID0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon229
CID1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon229
CID2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon229
CID3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon229
CLAIMCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon232
CLAIMSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon232
COMP0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon231
COMP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon231
COMP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon231
COMP3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon231
CONTROL_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon223
CPACR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon226
CPICNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon231
CPUID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon226
CSPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon232
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon231
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon228
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon233
CYCCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon231
CoreDebug	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1250;"	d
CoreDebug_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1238;"	d
CoreDebug_DCRSR_REGSEL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1182;"	d
CoreDebug_DCRSR_REGSEL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1181;"	d
CoreDebug_DCRSR_REGWnR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1179;"	d
CoreDebug_DCRSR_REGWnR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1178;"	d
CoreDebug_DEMCR_MON_EN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1198;"	d
CoreDebug_DEMCR_MON_EN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1197;"	d
CoreDebug_DEMCR_MON_PEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1195;"	d
CoreDebug_DEMCR_MON_PEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1194;"	d
CoreDebug_DEMCR_MON_REQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1189;"	d
CoreDebug_DEMCR_MON_REQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1188;"	d
CoreDebug_DEMCR_MON_STEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1192;"	d
CoreDebug_DEMCR_MON_STEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1191;"	d
CoreDebug_DEMCR_TRCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1186;"	d
CoreDebug_DEMCR_TRCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1185;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1207;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1206;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1213;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1212;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1222;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1221;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1201;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1200;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1204;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1203;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1219;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1218;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1216;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1215;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1210;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1209;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1175;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1174;"	d
CoreDebug_DHCSR_C_HALT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1172;"	d
CoreDebug_DHCSR_C_HALT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1171;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1166;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1165;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1163;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1162;"	d
CoreDebug_DHCSR_C_STEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1169;"	d
CoreDebug_DHCSR_C_STEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1168;"	d
CoreDebug_DHCSR_DBGKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1142;"	d
CoreDebug_DHCSR_DBGKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1141;"	d
CoreDebug_DHCSR_S_HALT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1157;"	d
CoreDebug_DHCSR_S_HALT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1156;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1151;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1150;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1160;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1159;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1145;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1144;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1148;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1147;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1154;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1153;"	d
CoreDebug_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon234
DCRDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon234
DCRSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon234
DEMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon234
DEVID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon232
DEVTYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon232
DFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon226
DFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon226
DHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon234
DWT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1248;"	d
DWT_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1236;"	d
DWT_CPICNT_CPICNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	825;"	d
DWT_CPICNT_CPICNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	824;"	d
DWT_CTRL_CPIEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	800;"	d
DWT_CTRL_CPIEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	799;"	d
DWT_CTRL_CYCCNTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	821;"	d
DWT_CTRL_CYCCNTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	820;"	d
DWT_CTRL_CYCEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	785;"	d
DWT_CTRL_CYCEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	784;"	d
DWT_CTRL_CYCTAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	812;"	d
DWT_CTRL_CYCTAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	811;"	d
DWT_CTRL_EXCEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	797;"	d
DWT_CTRL_EXCEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	796;"	d
DWT_CTRL_EXCTRCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	803;"	d
DWT_CTRL_EXCTRCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	802;"	d
DWT_CTRL_FOLDEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	788;"	d
DWT_CTRL_FOLDEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	787;"	d
DWT_CTRL_LSUEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	791;"	d
DWT_CTRL_LSUEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	790;"	d
DWT_CTRL_NOCYCCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	779;"	d
DWT_CTRL_NOCYCCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	778;"	d
DWT_CTRL_NOEXTTRIG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	776;"	d
DWT_CTRL_NOEXTTRIG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	775;"	d
DWT_CTRL_NOPRFCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	782;"	d
DWT_CTRL_NOPRFCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	781;"	d
DWT_CTRL_NOTRCPKT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	773;"	d
DWT_CTRL_NOTRCPKT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	772;"	d
DWT_CTRL_NUMCOMP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	770;"	d
DWT_CTRL_NUMCOMP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	769;"	d
DWT_CTRL_PCSAMPLENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	806;"	d
DWT_CTRL_PCSAMPLENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	805;"	d
DWT_CTRL_POSTINIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	815;"	d
DWT_CTRL_POSTINIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	814;"	d
DWT_CTRL_POSTPRESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	818;"	d
DWT_CTRL_POSTPRESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	817;"	d
DWT_CTRL_SLEEPEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	794;"	d
DWT_CTRL_SLEEPEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	793;"	d
DWT_CTRL_SYNCTAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	809;"	d
DWT_CTRL_SYNCTAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	808;"	d
DWT_EXCCNT_EXCCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	829;"	d
DWT_EXCCNT_EXCCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	828;"	d
DWT_FOLDCNT_FOLDCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	841;"	d
DWT_FOLDCNT_FOLDCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	840;"	d
DWT_FUNCTION_CYCMATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	867;"	d
DWT_FUNCTION_CYCMATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	866;"	d
DWT_FUNCTION_DATAVADDR0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	855;"	d
DWT_FUNCTION_DATAVADDR0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	854;"	d
DWT_FUNCTION_DATAVADDR1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	852;"	d
DWT_FUNCTION_DATAVADDR1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	851;"	d
DWT_FUNCTION_DATAVMATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	864;"	d
DWT_FUNCTION_DATAVMATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	863;"	d
DWT_FUNCTION_DATAVSIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	858;"	d
DWT_FUNCTION_DATAVSIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	857;"	d
DWT_FUNCTION_EMITRANGE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	870;"	d
DWT_FUNCTION_EMITRANGE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	869;"	d
DWT_FUNCTION_FUNCTION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	873;"	d
DWT_FUNCTION_FUNCTION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	872;"	d
DWT_FUNCTION_LNK1ENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	861;"	d
DWT_FUNCTION_LNK1ENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	860;"	d
DWT_FUNCTION_MATCHED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	849;"	d
DWT_FUNCTION_MATCHED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	848;"	d
DWT_LSUCNT_LSUCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	837;"	d
DWT_LSUCNT_LSUCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	836;"	d
DWT_MASK_MASK_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	845;"	d
DWT_MASK_MASK_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	844;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	833;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	832;"	d
DWT_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon231
EXCCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon231
FFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon232
FFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon232
FIFO0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon232
FIFO1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon232
FOLDCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon231
FPCA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon223::__anon224
FSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon232
FUNCTION0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon231
FUNCTION1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon231
FUNCTION2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon231
FUNCTION3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon231
GE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon221::__anon222
HFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon226
IABR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon225
ICER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon225
ICPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon225
ICSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon226
ICTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon227
IMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon229
IP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon225
IPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon219
IRR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon229
ISAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon226
ISER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon225
ISPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon225
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon219::__anon220
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon221::__anon222
IT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon221::__anon222
ITATBCTR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon232
ITATBCTR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon232
ITCTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon232
ITM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1247;"	d
ITM_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1235;"	d
ITM_CheckChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	718;"	d
ITM_IMCR_INTEGRATION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	717;"	d
ITM_IRR_ATREADYM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	714;"	d
ITM_IRR_ATREADYM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	713;"	d
ITM_IWR_ATVALIDM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	710;"	d
ITM_IWR_ATVALIDM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	709;"	d
ITM_LSR_Access_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	725;"	d
ITM_LSR_Access_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	724;"	d
ITM_LSR_ByteAcc_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	722;"	d
ITM_LSR_ByteAcc_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	721;"	d
ITM_LSR_Present_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	728;"	d
ITM_LSR_Present_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	727;"	d
ITM_RXBUFFER_EMPTY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1559;"	d
ITM_ReceiveChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	682;"	d
ITM_TCR_BUSY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	681;"	d
ITM_TCR_DWTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	697;"	d
ITM_TCR_DWTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	696;"	d
ITM_TCR_GTSFREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	688;"	d
ITM_TCR_GTSFREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	687;"	d
ITM_TCR_ITMENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	706;"	d
ITM_TCR_ITMENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	705;"	d
ITM_TCR_SWOENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	694;"	d
ITM_TCR_SWOENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	693;"	d
ITM_TCR_SYNCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	700;"	d
ITM_TCR_SYNCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	699;"	d
ITM_TCR_TSENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	703;"	d
ITM_TCR_TSENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	702;"	d
ITM_TCR_TSPrescale_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	691;"	d
ITM_TCR_TSPrescale_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	690;"	d
ITM_TCR_TraceBusID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	685;"	d
ITM_TCR_TraceBusID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	684;"	d
ITM_TPR_PRIVMASK_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	678;"	d
ITM_TPR_PRIVMASK_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	677;"	d
ITM_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon229
IWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon229
LAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon229
LOAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon228
LSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon229
LSUCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon231
MASK0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon231
MASK1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon231
MASK2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon231
MASK3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon231
MMFAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon226
MMFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon226
MPU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1254;"	d
MPU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1253;"	d
MPU_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1073;"	d
MPU_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1072;"	d
MPU_CTRL_HFNMIENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1070;"	d
MPU_CTRL_HFNMIENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1069;"	d
MPU_CTRL_PRIVDEFENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1067;"	d
MPU_CTRL_PRIVDEFENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1066;"	d
MPU_RASR_AP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1097;"	d
MPU_RASR_AP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1096;"	d
MPU_RASR_ATTRS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1091;"	d
MPU_RASR_ATTRS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1090;"	d
MPU_RASR_B_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1109;"	d
MPU_RASR_B_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1108;"	d
MPU_RASR_C_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1106;"	d
MPU_RASR_C_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1105;"	d
MPU_RASR_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1118;"	d
MPU_RASR_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1117;"	d
MPU_RASR_SIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1115;"	d
MPU_RASR_SIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1114;"	d
MPU_RASR_SRD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1112;"	d
MPU_RASR_SRD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1111;"	d
MPU_RASR_S_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1103;"	d
MPU_RASR_S_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1102;"	d
MPU_RASR_TEX_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1100;"	d
MPU_RASR_TEX_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1099;"	d
MPU_RASR_XN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1094;"	d
MPU_RASR_XN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1093;"	d
MPU_RBAR_ADDR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1081;"	d
MPU_RBAR_ADDR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1080;"	d
MPU_RBAR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1087;"	d
MPU_RBAR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1086;"	d
MPU_RBAR_VALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1084;"	d
MPU_RBAR_VALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1083;"	d
MPU_RNR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1077;"	d
MPU_RNR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1076;"	d
MPU_TYPE_DREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1060;"	d
MPU_TYPE_DREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1059;"	d
MPU_TYPE_IREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1057;"	d
MPU_TYPE_IREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1056;"	d
MPU_TYPE_SEPARATE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1063;"	d
MPU_TYPE_SEPARATE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1062;"	d
MPU_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon233
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon217::__anon218
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon221::__anon222
NVIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1246;"	d
NVIC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1240;"	d
NVIC_ClearPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	315;"	d
NVIC_STIR_INTID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	314;"	d
NVIC_SetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon225
PCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon231
PFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon226
PID0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon229
PID1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon229
PID2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon229
PID3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon229
PID4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon229
PID5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon229
PID6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon229
PID7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon229
PORT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon229	typeref:union:__anon229::__anon230
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon217::__anon218
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon221::__anon222
RASR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon233
RASR_A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon233
RASR_A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon233
RASR_A3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon233
RBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon233
RBAR_A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon233
RBAR_A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon233
RBAR_A3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon233
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon227
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon231
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon225
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon232
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon226
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon229
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon229
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon227
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon231
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon232
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon232
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon229
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon231
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon225
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon225
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon229
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon232
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon232
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon229
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon225
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon232
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon225
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon229
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon232
RNR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon233
RSERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon225
SCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1244;"	d
SCB_AIRCR_ENDIANESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	420;"	d
SCB_AIRCR_ENDIANESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	419;"	d
SCB_AIRCR_PRIGROUP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	423;"	d
SCB_AIRCR_PRIGROUP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	422;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	426;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	425;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	429;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	428;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	417;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	416;"	d
SCB_AIRCR_VECTKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	414;"	d
SCB_AIRCR_VECTKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	413;"	d
SCB_AIRCR_VECTRESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	432;"	d
SCB_AIRCR_VECTRESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	431;"	d
SCB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1241;"	d
SCB_CCR_BFHFNMIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	449;"	d
SCB_CCR_BFHFNMIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	448;"	d
SCB_CCR_DIV_0_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	452;"	d
SCB_CCR_DIV_0_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	451;"	d
SCB_CCR_NONBASETHRDENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	461;"	d
SCB_CCR_NONBASETHRDENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	460;"	d
SCB_CCR_STKALIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	446;"	d
SCB_CCR_STKALIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	445;"	d
SCB_CCR_UNALIGN_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	455;"	d
SCB_CCR_UNALIGN_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	454;"	d
SCB_CCR_USERSETMPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	458;"	d
SCB_CCR_USERSETMPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	457;"	d
SCB_CFSR_BUSFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	511;"	d
SCB_CFSR_BUSFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	510;"	d
SCB_CFSR_MEMFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	514;"	d
SCB_CFSR_MEMFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	513;"	d
SCB_CFSR_USGFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	508;"	d
SCB_CFSR_USGFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	507;"	d
SCB_CPUID_ARCHITECTURE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	361;"	d
SCB_CPUID_ARCHITECTURE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	360;"	d
SCB_CPUID_IMPLEMENTER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	355;"	d
SCB_CPUID_IMPLEMENTER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	354;"	d
SCB_CPUID_PARTNO_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	364;"	d
SCB_CPUID_PARTNO_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	363;"	d
SCB_CPUID_REVISION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	367;"	d
SCB_CPUID_REVISION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	366;"	d
SCB_CPUID_VARIANT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	358;"	d
SCB_CPUID_VARIANT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	357;"	d
SCB_DFSR_BKPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	537;"	d
SCB_DFSR_BKPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	536;"	d
SCB_DFSR_DWTTRAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	534;"	d
SCB_DFSR_DWTTRAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	533;"	d
SCB_DFSR_EXTERNAL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	528;"	d
SCB_DFSR_EXTERNAL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	527;"	d
SCB_DFSR_HALTED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	540;"	d
SCB_DFSR_HALTED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	539;"	d
SCB_DFSR_VCATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	531;"	d
SCB_DFSR_VCATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	530;"	d
SCB_HFSR_DEBUGEVT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	518;"	d
SCB_HFSR_DEBUGEVT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	517;"	d
SCB_HFSR_FORCED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	521;"	d
SCB_HFSR_FORCED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	520;"	d
SCB_HFSR_VECTTBL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	524;"	d
SCB_HFSR_VECTTBL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	523;"	d
SCB_ICSR_ISRPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	389;"	d
SCB_ICSR_ISRPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	388;"	d
SCB_ICSR_ISRPREEMPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	386;"	d
SCB_ICSR_ISRPREEMPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	385;"	d
SCB_ICSR_NMIPENDSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	371;"	d
SCB_ICSR_NMIPENDSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	370;"	d
SCB_ICSR_PENDSTCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	383;"	d
SCB_ICSR_PENDSTCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	382;"	d
SCB_ICSR_PENDSTSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	380;"	d
SCB_ICSR_PENDSTSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	379;"	d
SCB_ICSR_PENDSVCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	377;"	d
SCB_ICSR_PENDSVCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	376;"	d
SCB_ICSR_PENDSVSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	374;"	d
SCB_ICSR_PENDSVSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	373;"	d
SCB_ICSR_RETTOBASE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	395;"	d
SCB_ICSR_RETTOBASE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	394;"	d
SCB_ICSR_VECTACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	398;"	d
SCB_ICSR_VECTACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	397;"	d
SCB_ICSR_VECTPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	392;"	d
SCB_ICSR_VECTPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	391;"	d
SCB_SCR_SEVONPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	436;"	d
SCB_SCR_SEVONPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	435;"	d
SCB_SCR_SLEEPDEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	439;"	d
SCB_SCR_SLEEPDEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	438;"	d
SCB_SCR_SLEEPONEXIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	442;"	d
SCB_SCR_SLEEPONEXIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	441;"	d
SCB_SHCSR_BUSFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	501;"	d
SCB_SHCSR_BUSFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	500;"	d
SCB_SHCSR_BUSFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	468;"	d
SCB_SHCSR_BUSFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	467;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	477;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	476;"	d
SCB_SHCSR_MEMFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	504;"	d
SCB_SHCSR_MEMFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	503;"	d
SCB_SHCSR_MEMFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	471;"	d
SCB_SHCSR_MEMFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	470;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	480;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	479;"	d
SCB_SHCSR_MONITORACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	492;"	d
SCB_SHCSR_MONITORACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	491;"	d
SCB_SHCSR_PENDSVACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	489;"	d
SCB_SHCSR_PENDSVACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	488;"	d
SCB_SHCSR_SVCALLACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	495;"	d
SCB_SHCSR_SVCALLACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	494;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	474;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	473;"	d
SCB_SHCSR_SYSTICKACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	486;"	d
SCB_SHCSR_SYSTICKACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	485;"	d
SCB_SHCSR_USGFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	498;"	d
SCB_SHCSR_USGFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	497;"	d
SCB_SHCSR_USGFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	465;"	d
SCB_SHCSR_USGFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	464;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	483;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	482;"	d
SCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon226
SCB_VTOR_TBLBASE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	403;"	d
SCB_VTOR_TBLBASE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	402;"	d
SCB_VTOR_TBLOFF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	406;"	d
SCB_VTOR_TBLOFF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	409;"	d
SCB_VTOR_TBLOFF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	405;"	d
SCB_VTOR_TBLOFF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	408;"	d
SCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon226
SCS_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1234;"	d
SCnSCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1243;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	574;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	573;"	d
SCnSCB_ACTLR_DISFOLD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	571;"	d
SCnSCB_ACTLR_DISFOLD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	570;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	577;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	576;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	566;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	565;"	d
SCnSCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon227
SHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon226
SHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon226
SLEEPCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon231
SPPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon232
SPSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon223::__anon224
SSPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon232
STIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon225
SysTick	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1245;"	d
SysTick_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1239;"	d
SysTick_CALIB_NOREF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	621;"	d
SysTick_CALIB_NOREF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	620;"	d
SysTick_CALIB_SKEW_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	624;"	d
SysTick_CALIB_SKEW_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	623;"	d
SysTick_CALIB_TENMS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	627;"	d
SysTick_CALIB_TENMS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	626;"	d
SysTick_CTRL_CLKSOURCE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	603;"	d
SysTick_CTRL_CLKSOURCE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	602;"	d
SysTick_CTRL_COUNTFLAG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	600;"	d
SysTick_CTRL_COUNTFLAG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	599;"	d
SysTick_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	609;"	d
SysTick_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	608;"	d
SysTick_CTRL_TICKINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	606;"	d
SysTick_CTRL_TICKINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	605;"	d
SysTick_Config	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	613;"	d
SysTick_LOAD_RELOAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	612;"	d
SysTick_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon228
SysTick_VAL_CURRENT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	617;"	d
SysTick_VAL_CURRENT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	616;"	d
T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon221::__anon222
TCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon229
TER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon229
TPI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1249;"	d
TPI_ACPR_PRESCALER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	916;"	d
TPI_ACPR_PRESCALER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	915;"	d
TPI_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1237;"	d
TPI_DEVID_AsynClkIn_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1016;"	d
TPI_DEVID_AsynClkIn_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1015;"	d
TPI_DEVID_MANCVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1007;"	d
TPI_DEVID_MANCVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1006;"	d
TPI_DEVID_MinBufSz_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1013;"	d
TPI_DEVID_MinBufSz_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1012;"	d
TPI_DEVID_NRZVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1004;"	d
TPI_DEVID_NRZVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1003;"	d
TPI_DEVID_NrTraceInput_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1019;"	d
TPI_DEVID_NrTraceInput_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1018;"	d
TPI_DEVID_PTINVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1010;"	d
TPI_DEVID_PTINVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1009;"	d
TPI_DEVTYPE_MajorType_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1026;"	d
TPI_DEVTYPE_MajorType_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1025;"	d
TPI_DEVTYPE_SubType_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1023;"	d
TPI_DEVTYPE_SubType_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1022;"	d
TPI_FFCR_EnFCont_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	940;"	d
TPI_FFCR_EnFCont_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	939;"	d
TPI_FFCR_TrigIn_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	937;"	d
TPI_FFCR_TrigIn_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	936;"	d
TPI_FFSR_FlInProg_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	933;"	d
TPI_FFSR_FlInProg_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	932;"	d
TPI_FFSR_FtNonStop_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	924;"	d
TPI_FFSR_FtNonStop_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	923;"	d
TPI_FFSR_FtStopped_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	930;"	d
TPI_FFSR_FtStopped_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	929;"	d
TPI_FFSR_TCPresent_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	927;"	d
TPI_FFSR_TCPresent_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	926;"	d
TPI_FIFO0_ETM0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	966;"	d
TPI_FIFO0_ETM0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	965;"	d
TPI_FIFO0_ETM1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	963;"	d
TPI_FIFO0_ETM1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	962;"	d
TPI_FIFO0_ETM2_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	960;"	d
TPI_FIFO0_ETM2_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	959;"	d
TPI_FIFO0_ETM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	954;"	d
TPI_FIFO0_ETM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	953;"	d
TPI_FIFO0_ETM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	957;"	d
TPI_FIFO0_ETM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	956;"	d
TPI_FIFO0_ITM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	948;"	d
TPI_FIFO0_ITM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	947;"	d
TPI_FIFO0_ITM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	951;"	d
TPI_FIFO0_ITM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	950;"	d
TPI_FIFO1_ETM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	980;"	d
TPI_FIFO1_ETM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	979;"	d
TPI_FIFO1_ETM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	983;"	d
TPI_FIFO1_ETM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	982;"	d
TPI_FIFO1_ITM0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	992;"	d
TPI_FIFO1_ITM0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	991;"	d
TPI_FIFO1_ITM1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	989;"	d
TPI_FIFO1_ITM1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	988;"	d
TPI_FIFO1_ITM2_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	986;"	d
TPI_FIFO1_ITM2_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	985;"	d
TPI_FIFO1_ITM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	974;"	d
TPI_FIFO1_ITM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	973;"	d
TPI_FIFO1_ITM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	977;"	d
TPI_FIFO1_ITM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	976;"	d
TPI_ITATBCTR0_ATREADY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	996;"	d
TPI_ITATBCTR0_ATREADY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	995;"	d
TPI_ITATBCTR2_ATREADY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	970;"	d
TPI_ITATBCTR2_ATREADY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	969;"	d
TPI_ITCTRL_Mode_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	1000;"	d
TPI_ITCTRL_Mode_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	999;"	d
TPI_SPPR_TXMODE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	920;"	d
TPI_SPPR_TXMODE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	919;"	d
TPI_TRIGGER_TRIGGER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	944;"	d
TPI_TRIGGER_TRIGGER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	943;"	d
TPI_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon232
TPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon229
TRIGGER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon232
TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon233
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon217::__anon218
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon221::__anon222
VAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon228
VTOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon226
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon217::__anon218
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon221::__anon222
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	80;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	85;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	90;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	94;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	99;"	d
__CM3_CMSIS_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	73;"	d
__CM3_CMSIS_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	71;"	d
__CM3_CMSIS_VERSION_SUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	72;"	d
__CM3_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	149;"	d
__CORE_CM3_H_DEPENDANT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	144;"	d
__CORE_CM3_H_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	47;"	d
__CORTEX_M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	76;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	107;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	178;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	180;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	100;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	81;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	86;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	95;"	d
__IO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	183;"	d
__MPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	154;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	159;"	d
__O	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	182;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	101;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	82;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	87;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	91;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	96;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	164;"	d
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon221::__anon222
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon219::__anon220
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon217::__anon218
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon223::__anon224
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon221::__anon222
_reserved1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon221::__anon222
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon217	typeref:struct:__anon217::__anon218
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon219	typeref:struct:__anon219::__anon220
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon221	typeref:struct:__anon221::__anon222
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon223	typeref:struct:__anon223::__anon224
nPRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon223::__anon224
u16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon229::__anon230
u32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon229::__anon230
u8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon229::__anon230
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon217
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon219
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon221
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon223
xPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon221
ACPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon125
ACTLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon120
ADR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon119
AFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon119
AIRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon119
APSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon110
BFAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon119
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon110::__anon111
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon114::__anon115
CALIB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon121
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon119
CFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon119
CID0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon122
CID1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon122
CID2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon122
CID3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon122
CLAIMCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon125
CLAIMSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon125
COMP0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon124
COMP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon124
COMP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon124
COMP3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon124
CONTROL_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon116
CPACR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon119
CPICNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon124
CPUID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon119
CSPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon125
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon124
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon121
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon126
CYCCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon124
CoreDebug	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1389;"	d
CoreDebug_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1377;"	d
CoreDebug_DCRSR_REGSEL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1321;"	d
CoreDebug_DCRSR_REGSEL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1320;"	d
CoreDebug_DCRSR_REGWnR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1318;"	d
CoreDebug_DCRSR_REGWnR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1317;"	d
CoreDebug_DEMCR_MON_EN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1337;"	d
CoreDebug_DEMCR_MON_EN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1336;"	d
CoreDebug_DEMCR_MON_PEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1334;"	d
CoreDebug_DEMCR_MON_PEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1333;"	d
CoreDebug_DEMCR_MON_REQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1328;"	d
CoreDebug_DEMCR_MON_REQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1327;"	d
CoreDebug_DEMCR_MON_STEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1331;"	d
CoreDebug_DEMCR_MON_STEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1330;"	d
CoreDebug_DEMCR_TRCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1325;"	d
CoreDebug_DEMCR_TRCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1324;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1346;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1345;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1352;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1351;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1361;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1360;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1340;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1339;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1343;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1342;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1358;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1357;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1355;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1354;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1349;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1348;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1314;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1313;"	d
CoreDebug_DHCSR_C_HALT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1311;"	d
CoreDebug_DHCSR_C_HALT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1310;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1305;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1304;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1302;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1301;"	d
CoreDebug_DHCSR_C_STEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1308;"	d
CoreDebug_DHCSR_C_STEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1307;"	d
CoreDebug_DHCSR_DBGKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1281;"	d
CoreDebug_DHCSR_DBGKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1280;"	d
CoreDebug_DHCSR_S_HALT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1296;"	d
CoreDebug_DHCSR_S_HALT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1295;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1290;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1289;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1299;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1298;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1284;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1283;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1287;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1286;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1293;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1292;"	d
CoreDebug_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon128
DCRDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon128
DCRSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon128
DEMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon128
DEVID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon125
DEVTYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon125
DFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon119
DFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon119
DHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon128
DWT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1387;"	d
DWT_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1375;"	d
DWT_CPICNT_CPICNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	858;"	d
DWT_CPICNT_CPICNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	857;"	d
DWT_CTRL_CPIEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	833;"	d
DWT_CTRL_CPIEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	832;"	d
DWT_CTRL_CYCCNTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	854;"	d
DWT_CTRL_CYCCNTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	853;"	d
DWT_CTRL_CYCEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	818;"	d
DWT_CTRL_CYCEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	817;"	d
DWT_CTRL_CYCTAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	845;"	d
DWT_CTRL_CYCTAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	844;"	d
DWT_CTRL_EXCEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	830;"	d
DWT_CTRL_EXCEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	829;"	d
DWT_CTRL_EXCTRCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	836;"	d
DWT_CTRL_EXCTRCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	835;"	d
DWT_CTRL_FOLDEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	821;"	d
DWT_CTRL_FOLDEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	820;"	d
DWT_CTRL_LSUEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	824;"	d
DWT_CTRL_LSUEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	823;"	d
DWT_CTRL_NOCYCCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	812;"	d
DWT_CTRL_NOCYCCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	811;"	d
DWT_CTRL_NOEXTTRIG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	809;"	d
DWT_CTRL_NOEXTTRIG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	808;"	d
DWT_CTRL_NOPRFCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	815;"	d
DWT_CTRL_NOPRFCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	814;"	d
DWT_CTRL_NOTRCPKT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	806;"	d
DWT_CTRL_NOTRCPKT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	805;"	d
DWT_CTRL_NUMCOMP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	803;"	d
DWT_CTRL_NUMCOMP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	802;"	d
DWT_CTRL_PCSAMPLENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	839;"	d
DWT_CTRL_PCSAMPLENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	838;"	d
DWT_CTRL_POSTINIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	848;"	d
DWT_CTRL_POSTINIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	847;"	d
DWT_CTRL_POSTPRESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	851;"	d
DWT_CTRL_POSTPRESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	850;"	d
DWT_CTRL_SLEEPEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	827;"	d
DWT_CTRL_SLEEPEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	826;"	d
DWT_CTRL_SYNCTAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	842;"	d
DWT_CTRL_SYNCTAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	841;"	d
DWT_EXCCNT_EXCCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	862;"	d
DWT_EXCCNT_EXCCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	861;"	d
DWT_FOLDCNT_FOLDCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	874;"	d
DWT_FOLDCNT_FOLDCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	873;"	d
DWT_FUNCTION_CYCMATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	900;"	d
DWT_FUNCTION_CYCMATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	899;"	d
DWT_FUNCTION_DATAVADDR0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	888;"	d
DWT_FUNCTION_DATAVADDR0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	887;"	d
DWT_FUNCTION_DATAVADDR1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	885;"	d
DWT_FUNCTION_DATAVADDR1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	884;"	d
DWT_FUNCTION_DATAVMATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	897;"	d
DWT_FUNCTION_DATAVMATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	896;"	d
DWT_FUNCTION_DATAVSIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	891;"	d
DWT_FUNCTION_DATAVSIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	890;"	d
DWT_FUNCTION_EMITRANGE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	903;"	d
DWT_FUNCTION_EMITRANGE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	902;"	d
DWT_FUNCTION_FUNCTION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	906;"	d
DWT_FUNCTION_FUNCTION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	905;"	d
DWT_FUNCTION_LNK1ENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	894;"	d
DWT_FUNCTION_LNK1ENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	893;"	d
DWT_FUNCTION_MATCHED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	882;"	d
DWT_FUNCTION_MATCHED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	881;"	d
DWT_LSUCNT_LSUCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	870;"	d
DWT_LSUCNT_LSUCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	869;"	d
DWT_MASK_MASK_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	878;"	d
DWT_MASK_MASK_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	877;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	866;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	865;"	d
DWT_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon124
EXCCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon124
FFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon125
FFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon125
FIFO0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon125
FIFO1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon125
FOLDCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon124
FPCA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon116::__anon117
FPCAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon127
FPCCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon127
FPDSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon127
FPU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1398;"	d
FPU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1397;"	d
FPU_FPCAR_ADDRESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1206;"	d
FPU_FPCAR_ADDRESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1205;"	d
FPU_FPCCR_ASPEN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1178;"	d
FPU_FPCCR_ASPEN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1177;"	d
FPU_FPCCR_BFRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1187;"	d
FPU_FPCCR_BFRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1186;"	d
FPU_FPCCR_HFRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1193;"	d
FPU_FPCCR_HFRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1192;"	d
FPU_FPCCR_LSPACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1202;"	d
FPU_FPCCR_LSPACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1201;"	d
FPU_FPCCR_LSPEN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1181;"	d
FPU_FPCCR_LSPEN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1180;"	d
FPU_FPCCR_MMRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1190;"	d
FPU_FPCCR_MMRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1189;"	d
FPU_FPCCR_MONRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1184;"	d
FPU_FPCCR_MONRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1183;"	d
FPU_FPCCR_THREAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1196;"	d
FPU_FPCCR_THREAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1195;"	d
FPU_FPCCR_USER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1199;"	d
FPU_FPCCR_USER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1198;"	d
FPU_FPDSCR_AHP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1210;"	d
FPU_FPDSCR_AHP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1209;"	d
FPU_FPDSCR_DN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1213;"	d
FPU_FPDSCR_DN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1212;"	d
FPU_FPDSCR_FZ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1216;"	d
FPU_FPDSCR_FZ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1215;"	d
FPU_FPDSCR_RMode_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1219;"	d
FPU_FPDSCR_RMode_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1218;"	d
FPU_MVFR0_A_SIMD_registers_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1244;"	d
FPU_MVFR0_A_SIMD_registers_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1243;"	d
FPU_MVFR0_Divide_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1232;"	d
FPU_MVFR0_Divide_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1231;"	d
FPU_MVFR0_Double_precision_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1238;"	d
FPU_MVFR0_Double_precision_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1237;"	d
FPU_MVFR0_FP_excep_trapping_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1235;"	d
FPU_MVFR0_FP_excep_trapping_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1234;"	d
FPU_MVFR0_FP_rounding_modes_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1223;"	d
FPU_MVFR0_FP_rounding_modes_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1222;"	d
FPU_MVFR0_Short_vectors_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1226;"	d
FPU_MVFR0_Short_vectors_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1225;"	d
FPU_MVFR0_Single_precision_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1241;"	d
FPU_MVFR0_Single_precision_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1240;"	d
FPU_MVFR0_Square_root_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1229;"	d
FPU_MVFR0_Square_root_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1228;"	d
FPU_MVFR1_D_NaN_mode_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1254;"	d
FPU_MVFR1_D_NaN_mode_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1253;"	d
FPU_MVFR1_FP_HPFP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1251;"	d
FPU_MVFR1_FP_HPFP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1250;"	d
FPU_MVFR1_FP_fused_MAC_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1248;"	d
FPU_MVFR1_FP_fused_MAC_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1247;"	d
FPU_MVFR1_FtZ_mode_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1257;"	d
FPU_MVFR1_FtZ_mode_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1256;"	d
FPU_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon127
FSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon125
FUNCTION0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon124
FUNCTION1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon124
FUNCTION2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon124
FUNCTION3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon124
GE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon114::__anon115
HFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon119
IABR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon118
ICER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon118
ICPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon118
ICSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon119
ICTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon120
IMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon122
IP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon118
IPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon112
IRR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon122
ISAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon119
ISER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon118
ISPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon118
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon112::__anon113
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon114::__anon115
IT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon114::__anon115
ITATBCTR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon125
ITATBCTR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon125
ITCTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon125
ITM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1386;"	d
ITM_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1374;"	d
ITM_CheckChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	751;"	d
ITM_IMCR_INTEGRATION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	750;"	d
ITM_IRR_ATREADYM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	747;"	d
ITM_IRR_ATREADYM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	746;"	d
ITM_IWR_ATVALIDM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	743;"	d
ITM_IWR_ATVALIDM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	742;"	d
ITM_LSR_Access_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	758;"	d
ITM_LSR_Access_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	757;"	d
ITM_LSR_ByteAcc_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	755;"	d
ITM_LSR_ByteAcc_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	754;"	d
ITM_LSR_Present_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	761;"	d
ITM_LSR_Present_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	760;"	d
ITM_RXBUFFER_EMPTY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1704;"	d
ITM_ReceiveChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	715;"	d
ITM_TCR_BUSY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	714;"	d
ITM_TCR_DWTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	730;"	d
ITM_TCR_DWTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	729;"	d
ITM_TCR_GTSFREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	721;"	d
ITM_TCR_GTSFREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	720;"	d
ITM_TCR_ITMENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	739;"	d
ITM_TCR_ITMENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	738;"	d
ITM_TCR_SWOENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	727;"	d
ITM_TCR_SWOENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	726;"	d
ITM_TCR_SYNCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	733;"	d
ITM_TCR_SYNCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	732;"	d
ITM_TCR_TSENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	736;"	d
ITM_TCR_TSENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	735;"	d
ITM_TCR_TSPrescale_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	724;"	d
ITM_TCR_TSPrescale_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	723;"	d
ITM_TCR_TraceBusID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	718;"	d
ITM_TCR_TraceBusID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	717;"	d
ITM_TPR_PRIVMASK_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	711;"	d
ITM_TPR_PRIVMASK_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	710;"	d
ITM_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon122
IWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon122
LAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon122
LOAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon121
LSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon122
LSUCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon124
MASK0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon124
MASK1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon124
MASK2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon124
MASK3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon124
MMFAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon119
MMFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon119
MPU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1393;"	d
MPU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1392;"	d
MPU_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1106;"	d
MPU_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1105;"	d
MPU_CTRL_HFNMIENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1103;"	d
MPU_CTRL_HFNMIENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1102;"	d
MPU_CTRL_PRIVDEFENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1100;"	d
MPU_CTRL_PRIVDEFENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1099;"	d
MPU_RASR_AP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1130;"	d
MPU_RASR_AP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1129;"	d
MPU_RASR_ATTRS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1124;"	d
MPU_RASR_ATTRS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1123;"	d
MPU_RASR_B_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1142;"	d
MPU_RASR_B_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1141;"	d
MPU_RASR_C_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1139;"	d
MPU_RASR_C_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1138;"	d
MPU_RASR_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1151;"	d
MPU_RASR_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1150;"	d
MPU_RASR_SIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1148;"	d
MPU_RASR_SIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1147;"	d
MPU_RASR_SRD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1145;"	d
MPU_RASR_SRD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1144;"	d
MPU_RASR_S_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1136;"	d
MPU_RASR_S_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1135;"	d
MPU_RASR_TEX_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1133;"	d
MPU_RASR_TEX_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1132;"	d
MPU_RASR_XN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1127;"	d
MPU_RASR_XN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1126;"	d
MPU_RBAR_ADDR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1114;"	d
MPU_RBAR_ADDR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1113;"	d
MPU_RBAR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1120;"	d
MPU_RBAR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1119;"	d
MPU_RBAR_VALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1117;"	d
MPU_RBAR_VALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1116;"	d
MPU_RNR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1110;"	d
MPU_RNR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1109;"	d
MPU_TYPE_DREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1093;"	d
MPU_TYPE_DREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1092;"	d
MPU_TYPE_IREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1090;"	d
MPU_TYPE_IREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1089;"	d
MPU_TYPE_SEPARATE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1096;"	d
MPU_TYPE_SEPARATE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1095;"	d
MPU_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon126
MVFR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon127
MVFR1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon127
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon110::__anon111
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon114::__anon115
NVIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1385;"	d
NVIC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1379;"	d
NVIC_ClearPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	355;"	d
NVIC_STIR_INTID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	354;"	d
NVIC_SetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon118
PCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon124
PFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon119
PID0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon122
PID1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon122
PID2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon122
PID3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon122
PID4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon122
PID5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon122
PID6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon122
PID7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon122
PORT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon122	typeref:union:__anon122::__anon123
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon110::__anon111
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon114::__anon115
RASR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon126
RASR_A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon126
RASR_A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon126
RASR_A3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon126
RBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon126
RBAR_A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon126
RBAR_A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon126
RBAR_A3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon126
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon120
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon124
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon127
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon118
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon125
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon119
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon122
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon122
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon124
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon125
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon125
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon122
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon124
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon118
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon118
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon122
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon125
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon125
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon122
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon118
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon125
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon118
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon122
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon125
RNR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon126
RSERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon118
SCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1383;"	d
SCB_AIRCR_ENDIANESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	452;"	d
SCB_AIRCR_ENDIANESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	451;"	d
SCB_AIRCR_PRIGROUP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	455;"	d
SCB_AIRCR_PRIGROUP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	454;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	458;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	457;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	461;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	460;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	449;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	448;"	d
SCB_AIRCR_VECTKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	446;"	d
SCB_AIRCR_VECTKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	445;"	d
SCB_AIRCR_VECTRESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	464;"	d
SCB_AIRCR_VECTRESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	463;"	d
SCB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1380;"	d
SCB_CCR_BFHFNMIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	481;"	d
SCB_CCR_BFHFNMIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	480;"	d
SCB_CCR_DIV_0_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	484;"	d
SCB_CCR_DIV_0_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	483;"	d
SCB_CCR_NONBASETHRDENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	493;"	d
SCB_CCR_NONBASETHRDENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	492;"	d
SCB_CCR_STKALIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	478;"	d
SCB_CCR_STKALIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	477;"	d
SCB_CCR_UNALIGN_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	487;"	d
SCB_CCR_UNALIGN_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	486;"	d
SCB_CCR_USERSETMPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	490;"	d
SCB_CCR_USERSETMPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	489;"	d
SCB_CFSR_BUSFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	543;"	d
SCB_CFSR_BUSFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	542;"	d
SCB_CFSR_MEMFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	546;"	d
SCB_CFSR_MEMFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	545;"	d
SCB_CFSR_USGFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	540;"	d
SCB_CFSR_USGFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	539;"	d
SCB_CPUID_ARCHITECTURE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	401;"	d
SCB_CPUID_ARCHITECTURE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	400;"	d
SCB_CPUID_IMPLEMENTER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	395;"	d
SCB_CPUID_IMPLEMENTER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	394;"	d
SCB_CPUID_PARTNO_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	404;"	d
SCB_CPUID_PARTNO_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	403;"	d
SCB_CPUID_REVISION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	407;"	d
SCB_CPUID_REVISION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	406;"	d
SCB_CPUID_VARIANT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	398;"	d
SCB_CPUID_VARIANT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	397;"	d
SCB_DFSR_BKPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	569;"	d
SCB_DFSR_BKPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	568;"	d
SCB_DFSR_DWTTRAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	566;"	d
SCB_DFSR_DWTTRAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	565;"	d
SCB_DFSR_EXTERNAL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	560;"	d
SCB_DFSR_EXTERNAL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	559;"	d
SCB_DFSR_HALTED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	572;"	d
SCB_DFSR_HALTED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	571;"	d
SCB_DFSR_VCATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	563;"	d
SCB_DFSR_VCATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	562;"	d
SCB_HFSR_DEBUGEVT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	550;"	d
SCB_HFSR_DEBUGEVT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	549;"	d
SCB_HFSR_FORCED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	553;"	d
SCB_HFSR_FORCED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	552;"	d
SCB_HFSR_VECTTBL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	556;"	d
SCB_HFSR_VECTTBL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	555;"	d
SCB_ICSR_ISRPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	429;"	d
SCB_ICSR_ISRPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	428;"	d
SCB_ICSR_ISRPREEMPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	426;"	d
SCB_ICSR_ISRPREEMPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	425;"	d
SCB_ICSR_NMIPENDSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	411;"	d
SCB_ICSR_NMIPENDSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	410;"	d
SCB_ICSR_PENDSTCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	423;"	d
SCB_ICSR_PENDSTCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	422;"	d
SCB_ICSR_PENDSTSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	420;"	d
SCB_ICSR_PENDSTSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	419;"	d
SCB_ICSR_PENDSVCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	417;"	d
SCB_ICSR_PENDSVCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	416;"	d
SCB_ICSR_PENDSVSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	414;"	d
SCB_ICSR_PENDSVSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	413;"	d
SCB_ICSR_RETTOBASE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	435;"	d
SCB_ICSR_RETTOBASE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	434;"	d
SCB_ICSR_VECTACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	438;"	d
SCB_ICSR_VECTACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	437;"	d
SCB_ICSR_VECTPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	432;"	d
SCB_ICSR_VECTPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	431;"	d
SCB_SCR_SEVONPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	468;"	d
SCB_SCR_SEVONPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	467;"	d
SCB_SCR_SLEEPDEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	471;"	d
SCB_SCR_SLEEPDEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	470;"	d
SCB_SCR_SLEEPONEXIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	474;"	d
SCB_SCR_SLEEPONEXIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	473;"	d
SCB_SHCSR_BUSFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	533;"	d
SCB_SHCSR_BUSFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	532;"	d
SCB_SHCSR_BUSFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	500;"	d
SCB_SHCSR_BUSFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	499;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	509;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	508;"	d
SCB_SHCSR_MEMFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	536;"	d
SCB_SHCSR_MEMFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	535;"	d
SCB_SHCSR_MEMFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	503;"	d
SCB_SHCSR_MEMFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	502;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	512;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	511;"	d
SCB_SHCSR_MONITORACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	524;"	d
SCB_SHCSR_MONITORACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	523;"	d
SCB_SHCSR_PENDSVACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	521;"	d
SCB_SHCSR_PENDSVACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	520;"	d
SCB_SHCSR_SVCALLACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	527;"	d
SCB_SHCSR_SVCALLACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	526;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	506;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	505;"	d
SCB_SHCSR_SYSTICKACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	518;"	d
SCB_SHCSR_SYSTICKACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	517;"	d
SCB_SHCSR_USGFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	530;"	d
SCB_SHCSR_USGFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	529;"	d
SCB_SHCSR_USGFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	497;"	d
SCB_SHCSR_USGFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	496;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	515;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	514;"	d
SCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon119
SCB_VTOR_TBLOFF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	442;"	d
SCB_VTOR_TBLOFF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	441;"	d
SCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon119
SCS_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1373;"	d
SCnSCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1382;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	607;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	606;"	d
SCnSCB_ACTLR_DISFOLD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	604;"	d
SCnSCB_ACTLR_DISFOLD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	603;"	d
SCnSCB_ACTLR_DISFPCA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	601;"	d
SCnSCB_ACTLR_DISFPCA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	600;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	610;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	609;"	d
SCnSCB_ACTLR_DISOOFP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	598;"	d
SCnSCB_ACTLR_DISOOFP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	597;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	594;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	593;"	d
SCnSCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon120
SHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon119
SHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon119
SLEEPCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon124
SPPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon125
SPSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon116::__anon117
SSPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon125
STIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon118
SysTick	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1384;"	d
SysTick_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1378;"	d
SysTick_CALIB_NOREF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	654;"	d
SysTick_CALIB_NOREF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	653;"	d
SysTick_CALIB_SKEW_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	657;"	d
SysTick_CALIB_SKEW_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	656;"	d
SysTick_CALIB_TENMS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	660;"	d
SysTick_CALIB_TENMS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	659;"	d
SysTick_CTRL_CLKSOURCE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	636;"	d
SysTick_CTRL_CLKSOURCE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	635;"	d
SysTick_CTRL_COUNTFLAG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	633;"	d
SysTick_CTRL_COUNTFLAG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	632;"	d
SysTick_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	642;"	d
SysTick_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	641;"	d
SysTick_CTRL_TICKINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	639;"	d
SysTick_CTRL_TICKINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	638;"	d
SysTick_Config	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	646;"	d
SysTick_LOAD_RELOAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	645;"	d
SysTick_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon121
SysTick_VAL_CURRENT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	650;"	d
SysTick_VAL_CURRENT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	649;"	d
T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon114::__anon115
TCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon122
TER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon122
TPI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1388;"	d
TPI_ACPR_PRESCALER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	949;"	d
TPI_ACPR_PRESCALER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	948;"	d
TPI_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1376;"	d
TPI_DEVID_AsynClkIn_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1049;"	d
TPI_DEVID_AsynClkIn_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1048;"	d
TPI_DEVID_MANCVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1040;"	d
TPI_DEVID_MANCVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1039;"	d
TPI_DEVID_MinBufSz_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1046;"	d
TPI_DEVID_MinBufSz_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1045;"	d
TPI_DEVID_NRZVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1037;"	d
TPI_DEVID_NRZVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1036;"	d
TPI_DEVID_NrTraceInput_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1052;"	d
TPI_DEVID_NrTraceInput_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1051;"	d
TPI_DEVID_PTINVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1043;"	d
TPI_DEVID_PTINVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1042;"	d
TPI_DEVTYPE_MajorType_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1059;"	d
TPI_DEVTYPE_MajorType_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1058;"	d
TPI_DEVTYPE_SubType_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1056;"	d
TPI_DEVTYPE_SubType_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1055;"	d
TPI_FFCR_EnFCont_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	973;"	d
TPI_FFCR_EnFCont_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	972;"	d
TPI_FFCR_TrigIn_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	970;"	d
TPI_FFCR_TrigIn_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	969;"	d
TPI_FFSR_FlInProg_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	966;"	d
TPI_FFSR_FlInProg_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	965;"	d
TPI_FFSR_FtNonStop_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	957;"	d
TPI_FFSR_FtNonStop_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	956;"	d
TPI_FFSR_FtStopped_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	963;"	d
TPI_FFSR_FtStopped_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	962;"	d
TPI_FFSR_TCPresent_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	960;"	d
TPI_FFSR_TCPresent_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	959;"	d
TPI_FIFO0_ETM0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	999;"	d
TPI_FIFO0_ETM0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	998;"	d
TPI_FIFO0_ETM1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	996;"	d
TPI_FIFO0_ETM1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	995;"	d
TPI_FIFO0_ETM2_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	993;"	d
TPI_FIFO0_ETM2_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	992;"	d
TPI_FIFO0_ETM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	987;"	d
TPI_FIFO0_ETM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	986;"	d
TPI_FIFO0_ETM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	990;"	d
TPI_FIFO0_ETM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	989;"	d
TPI_FIFO0_ITM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	981;"	d
TPI_FIFO0_ITM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	980;"	d
TPI_FIFO0_ITM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	984;"	d
TPI_FIFO0_ITM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	983;"	d
TPI_FIFO1_ETM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1013;"	d
TPI_FIFO1_ETM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1012;"	d
TPI_FIFO1_ETM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1016;"	d
TPI_FIFO1_ETM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1015;"	d
TPI_FIFO1_ITM0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1025;"	d
TPI_FIFO1_ITM0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1024;"	d
TPI_FIFO1_ITM1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1022;"	d
TPI_FIFO1_ITM1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1021;"	d
TPI_FIFO1_ITM2_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1019;"	d
TPI_FIFO1_ITM2_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1018;"	d
TPI_FIFO1_ITM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1007;"	d
TPI_FIFO1_ITM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1006;"	d
TPI_FIFO1_ITM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1010;"	d
TPI_FIFO1_ITM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1009;"	d
TPI_ITATBCTR0_ATREADY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1029;"	d
TPI_ITATBCTR0_ATREADY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1028;"	d
TPI_ITATBCTR2_ATREADY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1003;"	d
TPI_ITATBCTR2_ATREADY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1002;"	d
TPI_ITCTRL_Mode_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1033;"	d
TPI_ITCTRL_Mode_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	1032;"	d
TPI_SPPR_TXMODE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	953;"	d
TPI_SPPR_TXMODE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	952;"	d
TPI_TRIGGER_TRIGGER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	977;"	d
TPI_TRIGGER_TRIGGER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	976;"	d
TPI_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon125
TPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon122
TRIGGER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon125
TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon126
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon110::__anon111
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon114::__anon115
VAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon121
VTOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon119
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon110::__anon111
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon114::__anon115
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	80;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	85;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	90;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	94;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	99;"	d
__CM4_CMSIS_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	73;"	d
__CM4_CMSIS_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	71;"	d
__CM4_CMSIS_VERSION_SUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	72;"	d
__CM4_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	183;"	d
__CORE_CM4_H_DEPENDANT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	178;"	d
__CORE_CM4_H_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	47;"	d
__CORTEX_M	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	76;"	d
__FPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	188;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	110;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	113;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	116;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	122;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	125;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	128;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	134;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	137;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	140;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	146;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	149;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	152;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	158;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	161;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	164;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	217;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	219;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	100;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	81;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	86;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	95;"	d
__IO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	222;"	d
__MPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	193;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	198;"	d
__O	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	221;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	101;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	82;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	87;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	91;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	96;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	203;"	d
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon114::__anon115
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon112::__anon113
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon110::__anon111
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon116::__anon117
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon114::__anon115
_reserved1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon114::__anon115
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon110	typeref:struct:__anon110::__anon111
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon112	typeref:struct:__anon112::__anon113
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon114	typeref:struct:__anon114::__anon115
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon116	typeref:struct:__anon116::__anon117
nPRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon116::__anon117
u16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon122::__anon123
u32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon122::__anon123
u8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon122::__anon123
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon110
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon112
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon114
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon116
xPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon114
__CORE_CM4_SIMD_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	43;"	d
__PKHBT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	121;"	d
__PKHBT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	626;"	d
__PKHTB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	124;"	d
__PKHTB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	633;"	d
__QADD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	118;"	d
__QADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	74;"	d
__QADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	62;"	d
__QASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	86;"	d
__QSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	92;"	d
__QSUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	119;"	d
__QSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	80;"	d
__QSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	68;"	d
__SADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	73;"	d
__SADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	61;"	d
__SASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	85;"	d
__SEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	117;"	d
__SHADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	75;"	d
__SHADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	63;"	d
__SHASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	87;"	d
__SHSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	93;"	d
__SHSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	81;"	d
__SHSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	69;"	d
__SMLAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	107;"	d
__SMLADX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	108;"	d
__SMLALD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	109;"	d
__SMLALD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	542;"	d
__SMLALDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	110;"	d
__SMLALDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	549;"	d
__SMLSD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	113;"	d
__SMLSDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	114;"	d
__SMLSLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	115;"	d
__SMLSLD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	588;"	d
__SMLSLDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	116;"	d
__SMLSLDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	595;"	d
__SMMLA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	127;"	d
__SMUAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	105;"	d
__SMUADX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	106;"	d
__SMUSD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	111;"	d
__SMUSDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	112;"	d
__SSAT16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	464;"	d
__SSAT16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	99;"	d
__SSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	91;"	d
__SSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	79;"	d
__SSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	67;"	d
__SXTAB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	104;"	d
__SXTB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	103;"	d
__UADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	76;"	d
__UADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	64;"	d
__UASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	88;"	d
__UHADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	78;"	d
__UHADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	66;"	d
__UHASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	90;"	d
__UHSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	96;"	d
__UHSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	84;"	d
__UHSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	72;"	d
__UQADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	77;"	d
__UQADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	65;"	d
__UQASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	89;"	d
__UQSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	95;"	d
__UQSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	83;"	d
__UQSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	71;"	d
__USAD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	97;"	d
__USADA8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	98;"	d
__USAT16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	100;"	d
__USAT16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	471;"	d
__USAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	94;"	d
__USUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	82;"	d
__USUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	70;"	d
__UXTAB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	102;"	d
__UXTB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cm4_simd.h	101;"	d
__CORE_CMFUNC_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	39;"	d
__disable_fault_irq	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	216;"	d
__disable_irq	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	208;"	d
__enable_irq	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__set_BASEPRI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__BKPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	171;"	d
__BKPT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	475;"	d
__CLREX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	257;"	d
__CLZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	289;"	d
__CMSIS_GCC_OUT_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	314;"	d
__CMSIS_GCC_OUT_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	317;"	d
__CMSIS_GCC_USE_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	315;"	d
__CMSIS_GCC_USE_REG	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	318;"	d
__CORE_CMINSTR_H	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	39;"	d
__DMB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	108;"	d
__DSB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	100;"	d
__ISB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	92;"	d
__LDREXB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	193;"	d
__LDREXH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	203;"	d
__LDREXW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	213;"	d
__NOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	60;"	d
__RBIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	183;"	d
__REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	118;"	d
__REV16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	160;"	d
__SEV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	83;"	d
__SSAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	268;"	d
__SSAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	631;"	d
__STREXB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	225;"	d
__STREXH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	237;"	d
__STREXW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	249;"	d
__USAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	279;"	d
__USAT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	647;"	d
__WFE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	76;"	d
__WFI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_cmInstr.h	68;"	d
ACTLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon214
AIRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon213
APSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} APSR_Type;$/;"	t	typeref:union:__anon204
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon204::__anon205
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon208::__anon209
CALIB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon215
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon213
CONTROL_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon210
CPUID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon213
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon215
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon216
FPCA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon210::__anon211
GE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon208::__anon209
ICER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon212
ICPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon212
ICSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon213
IP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon212
IPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon206
ISER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon212
ISPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon212
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon206::__anon207
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon208::__anon209
IT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon208::__anon209
LOAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon215
MPU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	607;"	d
MPU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	606;"	d
MPU_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	527;"	d
MPU_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	526;"	d
MPU_CTRL_HFNMIENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	524;"	d
MPU_CTRL_HFNMIENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	523;"	d
MPU_CTRL_PRIVDEFENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	521;"	d
MPU_CTRL_PRIVDEFENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	520;"	d
MPU_RASR_AP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	551;"	d
MPU_RASR_AP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	550;"	d
MPU_RASR_ATTRS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	545;"	d
MPU_RASR_ATTRS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	544;"	d
MPU_RASR_B_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	563;"	d
MPU_RASR_B_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	562;"	d
MPU_RASR_C_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	560;"	d
MPU_RASR_C_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	559;"	d
MPU_RASR_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	572;"	d
MPU_RASR_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	571;"	d
MPU_RASR_SIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	569;"	d
MPU_RASR_SIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	568;"	d
MPU_RASR_SRD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	566;"	d
MPU_RASR_SRD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	565;"	d
MPU_RASR_S_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	557;"	d
MPU_RASR_S_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	556;"	d
MPU_RASR_TEX_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	554;"	d
MPU_RASR_TEX_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	553;"	d
MPU_RASR_XN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	548;"	d
MPU_RASR_XN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	547;"	d
MPU_RBAR_ADDR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	535;"	d
MPU_RBAR_ADDR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	534;"	d
MPU_RBAR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	541;"	d
MPU_RBAR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	540;"	d
MPU_RBAR_VALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	538;"	d
MPU_RBAR_VALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	537;"	d
MPU_RNR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	531;"	d
MPU_RNR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	530;"	d
MPU_TYPE_DREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	514;"	d
MPU_TYPE_DREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	513;"	d
MPU_TYPE_IREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	511;"	d
MPU_TYPE_IREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	510;"	d
MPU_TYPE_SEPARATE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	517;"	d
MPU_TYPE_SEPARATE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	516;"	d
MPU_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon216
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon204::__anon205
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon208::__anon209
NVIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	603;"	d
NVIC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	597;"	d
NVIC_ClearPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon212
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon204::__anon205
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon208::__anon209
RASR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon216
RBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon216
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon213
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon214
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon212
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED1[154];$/;"	m	struct:__anon213
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon212
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon212
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon212
RNR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon216
RSERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon212
SCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	601;"	d
SCB_AIRCR_ENDIANESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	382;"	d
SCB_AIRCR_ENDIANESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	381;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	385;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	384;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	388;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	387;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	379;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	378;"	d
SCB_AIRCR_VECTKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	376;"	d
SCB_AIRCR_VECTKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	375;"	d
SCB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	598;"	d
SCB_CCR_STKALIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	402;"	d
SCB_CCR_STKALIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	401;"	d
SCB_CCR_UNALIGN_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	405;"	d
SCB_CCR_UNALIGN_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	404;"	d
SCB_CPUID_ARCHITECTURE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	334;"	d
SCB_CPUID_ARCHITECTURE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	333;"	d
SCB_CPUID_IMPLEMENTER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	328;"	d
SCB_CPUID_IMPLEMENTER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	327;"	d
SCB_CPUID_PARTNO_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	337;"	d
SCB_CPUID_PARTNO_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	336;"	d
SCB_CPUID_REVISION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	340;"	d
SCB_CPUID_REVISION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	339;"	d
SCB_CPUID_VARIANT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	331;"	d
SCB_CPUID_VARIANT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	330;"	d
SCB_ICSR_ISRPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	362;"	d
SCB_ICSR_ISRPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	361;"	d
SCB_ICSR_ISRPREEMPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	359;"	d
SCB_ICSR_ISRPREEMPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	358;"	d
SCB_ICSR_NMIPENDSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	344;"	d
SCB_ICSR_NMIPENDSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	343;"	d
SCB_ICSR_PENDSTCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	356;"	d
SCB_ICSR_PENDSTCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	355;"	d
SCB_ICSR_PENDSTSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	353;"	d
SCB_ICSR_PENDSTSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	352;"	d
SCB_ICSR_PENDSVCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	350;"	d
SCB_ICSR_PENDSVCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	349;"	d
SCB_ICSR_PENDSVSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	347;"	d
SCB_ICSR_PENDSVSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	346;"	d
SCB_ICSR_VECTACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	368;"	d
SCB_ICSR_VECTACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	367;"	d
SCB_ICSR_VECTPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	365;"	d
SCB_ICSR_VECTPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	364;"	d
SCB_SCR_SEVONPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	392;"	d
SCB_SCR_SEVONPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	391;"	d
SCB_SCR_SLEEPDEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	395;"	d
SCB_SCR_SLEEPDEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	394;"	d
SCB_SCR_SLEEPONEXIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	398;"	d
SCB_SCR_SLEEPONEXIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	397;"	d
SCB_SFCR_SECKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	416;"	d
SCB_SFCR_SECKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	415;"	d
SCB_SFCR_UNIBRTIMING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	413;"	d
SCB_SFCR_UNIBRTIMING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	412;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	409;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	408;"	d
SCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon213
SCB_VTOR_TBLOFF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	372;"	d
SCB_VTOR_TBLOFF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	371;"	d
SCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon213
SCS_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	595;"	d
SCnSCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	600;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	437;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	436;"	d
SCnSCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon214
SFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t SFCR;                    \/*!< Offset: 0x290 (R\/W)  Security Features Register                            *\/$/;"	m	struct:__anon213
SHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon213
SHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon213
SPSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon210::__anon211
SysTick	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	602;"	d
SysTick_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	596;"	d
SysTick_CALIB_NOREF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	481;"	d
SysTick_CALIB_NOREF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	480;"	d
SysTick_CALIB_SKEW_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	484;"	d
SysTick_CALIB_SKEW_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	483;"	d
SysTick_CALIB_TENMS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	487;"	d
SysTick_CALIB_TENMS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	486;"	d
SysTick_CTRL_CLKSOURCE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	463;"	d
SysTick_CTRL_CLKSOURCE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	462;"	d
SysTick_CTRL_COUNTFLAG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	460;"	d
SysTick_CTRL_COUNTFLAG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	459;"	d
SysTick_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	469;"	d
SysTick_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	468;"	d
SysTick_CTRL_TICKINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	466;"	d
SysTick_CTRL_TICKINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	465;"	d
SysTick_Config	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	473;"	d
SysTick_LOAD_RELOAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	472;"	d
SysTick_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon215
SysTick_VAL_CURRENT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	477;"	d
SysTick_VAL_CURRENT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	476;"	d
T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon208::__anon209
TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon216
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon204::__anon205
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon208::__anon209
VAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon215
VTOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon213
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon204::__anon205
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon208::__anon209
_BIT_SHIFT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	635;"	d
_IP_IDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	637;"	d
_SHP_IDX	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	636;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	80;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	85;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	90;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	95;"	d
__CORE_SC000_H_DEPENDANT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	135;"	d
__CORE_SC000_H_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	47;"	d
__CORTEX_SC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	76;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	103;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	169;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	171;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	81;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	86;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	91;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	96;"	d
__IO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	174;"	d
__MPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	145;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	150;"	d
__O	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	173;"	d
__SC000_CMSIS_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	73;"	d
__SC000_CMSIS_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	71;"	d
__SC000_CMSIS_VERSION_SUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	72;"	d
__SC000_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	140;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	82;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	87;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	92;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	97;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	155;"	d
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon208::__anon209
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon206::__anon207
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon204::__anon205
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon210::__anon211
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon208::__anon209
_reserved1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon208::__anon209
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon204	typeref:struct:__anon204::__anon205
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon206	typeref:struct:__anon206::__anon207
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon208	typeref:struct:__anon208::__anon209
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon210	typeref:struct:__anon210::__anon211
nPRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon210::__anon211
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon204
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon206
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon208
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon210
xPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc000.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon208
ACPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon144
ADR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon138
AFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon138
AIRCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon138
APSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} APSR_Type;$/;"	t	typeref:union:__anon129
BFAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon138
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon129::__anon130
C	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon133::__anon134
CALIB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon140
CCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon138
CFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon138
CID0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon141
CID1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon141
CID2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon141
CID3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon141
CLAIMCLR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon144
CLAIMSET	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon144
COMP0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon143
COMP1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon143
COMP2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon143
COMP3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon143
CONTROL_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon135
CPACR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon138
CPICNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon143
CPUID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon138
CSPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon144
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon143
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon140
CTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon145
CYCCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon143
CoreDebug	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1221;"	d
CoreDebug_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1209;"	d
CoreDebug_DCRSR_REGSEL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1153;"	d
CoreDebug_DCRSR_REGSEL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1152;"	d
CoreDebug_DCRSR_REGWnR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1150;"	d
CoreDebug_DCRSR_REGWnR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1149;"	d
CoreDebug_DEMCR_MON_EN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1169;"	d
CoreDebug_DEMCR_MON_EN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1168;"	d
CoreDebug_DEMCR_MON_PEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1166;"	d
CoreDebug_DEMCR_MON_PEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1165;"	d
CoreDebug_DEMCR_MON_REQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1160;"	d
CoreDebug_DEMCR_MON_REQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1159;"	d
CoreDebug_DEMCR_MON_STEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1163;"	d
CoreDebug_DEMCR_MON_STEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1162;"	d
CoreDebug_DEMCR_TRCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1157;"	d
CoreDebug_DEMCR_TRCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1156;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1178;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1177;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1184;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1183;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1193;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1192;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1172;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1171;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1175;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1174;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1190;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1189;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1187;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1186;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1181;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1180;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1146;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1145;"	d
CoreDebug_DHCSR_C_HALT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1143;"	d
CoreDebug_DHCSR_C_HALT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1142;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1137;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1136;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1134;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1133;"	d
CoreDebug_DHCSR_C_STEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1140;"	d
CoreDebug_DHCSR_C_STEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1139;"	d
CoreDebug_DHCSR_DBGKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1113;"	d
CoreDebug_DHCSR_DBGKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1112;"	d
CoreDebug_DHCSR_S_HALT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1128;"	d
CoreDebug_DHCSR_S_HALT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1127;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1122;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1121;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1131;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1130;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1116;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1115;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1119;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1118;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1125;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1124;"	d
CoreDebug_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon146
DCRDR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon146
DCRSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon146
DEMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon146
DEVID	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon144
DEVTYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon144
DFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon138
DFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon138
DHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon146
DWT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1219;"	d
DWT_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1207;"	d
DWT_CPICNT_CPICNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	796;"	d
DWT_CPICNT_CPICNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	795;"	d
DWT_CTRL_CPIEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	771;"	d
DWT_CTRL_CPIEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	770;"	d
DWT_CTRL_CYCCNTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	792;"	d
DWT_CTRL_CYCCNTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	791;"	d
DWT_CTRL_CYCEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	756;"	d
DWT_CTRL_CYCEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	755;"	d
DWT_CTRL_CYCTAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	783;"	d
DWT_CTRL_CYCTAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	782;"	d
DWT_CTRL_EXCEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	768;"	d
DWT_CTRL_EXCEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	767;"	d
DWT_CTRL_EXCTRCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	774;"	d
DWT_CTRL_EXCTRCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	773;"	d
DWT_CTRL_FOLDEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	759;"	d
DWT_CTRL_FOLDEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	758;"	d
DWT_CTRL_LSUEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	762;"	d
DWT_CTRL_LSUEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	761;"	d
DWT_CTRL_NOCYCCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	750;"	d
DWT_CTRL_NOCYCCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	749;"	d
DWT_CTRL_NOEXTTRIG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	747;"	d
DWT_CTRL_NOEXTTRIG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	746;"	d
DWT_CTRL_NOPRFCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	753;"	d
DWT_CTRL_NOPRFCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	752;"	d
DWT_CTRL_NOTRCPKT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	744;"	d
DWT_CTRL_NOTRCPKT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	743;"	d
DWT_CTRL_NUMCOMP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	741;"	d
DWT_CTRL_NUMCOMP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	740;"	d
DWT_CTRL_PCSAMPLENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	777;"	d
DWT_CTRL_PCSAMPLENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	776;"	d
DWT_CTRL_POSTINIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	786;"	d
DWT_CTRL_POSTINIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	785;"	d
DWT_CTRL_POSTPRESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	789;"	d
DWT_CTRL_POSTPRESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	788;"	d
DWT_CTRL_SLEEPEVTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	765;"	d
DWT_CTRL_SLEEPEVTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	764;"	d
DWT_CTRL_SYNCTAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	780;"	d
DWT_CTRL_SYNCTAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	779;"	d
DWT_EXCCNT_EXCCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	800;"	d
DWT_EXCCNT_EXCCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	799;"	d
DWT_FOLDCNT_FOLDCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	812;"	d
DWT_FOLDCNT_FOLDCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	811;"	d
DWT_FUNCTION_CYCMATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	838;"	d
DWT_FUNCTION_CYCMATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	837;"	d
DWT_FUNCTION_DATAVADDR0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	826;"	d
DWT_FUNCTION_DATAVADDR0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	825;"	d
DWT_FUNCTION_DATAVADDR1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	823;"	d
DWT_FUNCTION_DATAVADDR1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	822;"	d
DWT_FUNCTION_DATAVMATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	835;"	d
DWT_FUNCTION_DATAVMATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	834;"	d
DWT_FUNCTION_DATAVSIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	829;"	d
DWT_FUNCTION_DATAVSIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	828;"	d
DWT_FUNCTION_EMITRANGE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	841;"	d
DWT_FUNCTION_EMITRANGE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	840;"	d
DWT_FUNCTION_FUNCTION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	844;"	d
DWT_FUNCTION_FUNCTION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	843;"	d
DWT_FUNCTION_LNK1ENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	832;"	d
DWT_FUNCTION_LNK1ENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	831;"	d
DWT_FUNCTION_MATCHED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	820;"	d
DWT_FUNCTION_MATCHED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	819;"	d
DWT_LSUCNT_LSUCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	808;"	d
DWT_LSUCNT_LSUCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	807;"	d
DWT_MASK_MASK_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	816;"	d
DWT_MASK_MASK_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	815;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	804;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	803;"	d
DWT_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon143
EXCCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon143
FFCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon144
FFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon144
FIFO0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon144
FIFO1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon144
FOLDCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon143
FPCA	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon135::__anon136
FSCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon144
FUNCTION0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon143
FUNCTION1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon143
FUNCTION2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon143
FUNCTION3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon143
GE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon133::__anon134
HFSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon138
IABR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon137
ICER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon137
ICPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon137
ICSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon138
ICTR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon139
IMCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon141
IP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon137
IPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon131
IRR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon141
ISAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon138
ISER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon137
ISPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon137
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon131::__anon132
ISR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon133::__anon134
IT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon133::__anon134
ITATBCTR0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon144
ITATBCTR2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon144
ITCTRL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon144
ITM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1218;"	d
ITM_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1206;"	d
ITM_CheckChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	689;"	d
ITM_IMCR_INTEGRATION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	688;"	d
ITM_IRR_ATREADYM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	685;"	d
ITM_IRR_ATREADYM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	684;"	d
ITM_IWR_ATVALIDM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	681;"	d
ITM_IWR_ATVALIDM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	680;"	d
ITM_LSR_Access_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	696;"	d
ITM_LSR_Access_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	695;"	d
ITM_LSR_ByteAcc_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	693;"	d
ITM_LSR_ByteAcc_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	692;"	d
ITM_LSR_Present_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	699;"	d
ITM_LSR_Present_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	698;"	d
ITM_RXBUFFER_EMPTY	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1530;"	d
ITM_ReceiveChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	653;"	d
ITM_TCR_BUSY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	652;"	d
ITM_TCR_DWTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	668;"	d
ITM_TCR_DWTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	667;"	d
ITM_TCR_GTSFREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	659;"	d
ITM_TCR_GTSFREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	658;"	d
ITM_TCR_ITMENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	677;"	d
ITM_TCR_ITMENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	676;"	d
ITM_TCR_SWOENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	665;"	d
ITM_TCR_SWOENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	664;"	d
ITM_TCR_SYNCENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	671;"	d
ITM_TCR_SYNCENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	670;"	d
ITM_TCR_TSENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	674;"	d
ITM_TCR_TSENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	673;"	d
ITM_TCR_TSPrescale_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	662;"	d
ITM_TCR_TSPrescale_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	661;"	d
ITM_TCR_TraceBusID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	656;"	d
ITM_TCR_TraceBusID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	655;"	d
ITM_TPR_PRIVMASK_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	649;"	d
ITM_TPR_PRIVMASK_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	648;"	d
ITM_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon141
IWR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon141
LAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon141
LOAD	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon140
LSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon141
LSUCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon143
MASK0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon143
MASK1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon143
MASK2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon143
MASK3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon143
MMFAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon138
MMFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon138
MPU	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1225;"	d
MPU_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1224;"	d
MPU_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1044;"	d
MPU_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1043;"	d
MPU_CTRL_HFNMIENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1041;"	d
MPU_CTRL_HFNMIENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1040;"	d
MPU_CTRL_PRIVDEFENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1038;"	d
MPU_CTRL_PRIVDEFENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1037;"	d
MPU_RASR_AP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1068;"	d
MPU_RASR_AP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1067;"	d
MPU_RASR_ATTRS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1062;"	d
MPU_RASR_ATTRS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1061;"	d
MPU_RASR_B_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1080;"	d
MPU_RASR_B_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1079;"	d
MPU_RASR_C_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1077;"	d
MPU_RASR_C_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1076;"	d
MPU_RASR_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1089;"	d
MPU_RASR_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1088;"	d
MPU_RASR_SIZE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1086;"	d
MPU_RASR_SIZE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1085;"	d
MPU_RASR_SRD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1083;"	d
MPU_RASR_SRD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1082;"	d
MPU_RASR_S_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1074;"	d
MPU_RASR_S_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1073;"	d
MPU_RASR_TEX_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1071;"	d
MPU_RASR_TEX_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1070;"	d
MPU_RASR_XN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1065;"	d
MPU_RASR_XN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1064;"	d
MPU_RBAR_ADDR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1052;"	d
MPU_RBAR_ADDR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1051;"	d
MPU_RBAR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1058;"	d
MPU_RBAR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1057;"	d
MPU_RBAR_VALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1055;"	d
MPU_RBAR_VALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1054;"	d
MPU_RNR_REGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1048;"	d
MPU_RNR_REGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1047;"	d
MPU_TYPE_DREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1031;"	d
MPU_TYPE_DREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1030;"	d
MPU_TYPE_IREGION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1028;"	d
MPU_TYPE_IREGION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1027;"	d
MPU_TYPE_SEPARATE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1034;"	d
MPU_TYPE_SEPARATE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1033;"	d
MPU_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon145
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon129::__anon130
N	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon133::__anon134
NVIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1217;"	d
NVIC_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1211;"	d
NVIC_ClearPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	306;"	d
NVIC_STIR_INTID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	305;"	d
NVIC_SetPendingIRQ	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon137
PCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon143
PFR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon138
PID0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon141
PID1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon141
PID2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon141
PID3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon141
PID4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon141
PID5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon141
PID6	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon141
PID7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon141
PORT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon141	typeref:union:__anon141::__anon142
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon129::__anon130
Q	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon133::__anon134
RASR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon145
RASR_A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon145
RASR_A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon145
RASR_A3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon145
RBAR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon145
RBAR_A1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon145
RBAR_A2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon145
RBAR_A3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon145
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon139
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon143
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon137
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon144
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon138
RESERVED0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon141
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon141
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon139
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon143
RESERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon144
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon144
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon141
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon143
RESERVED2	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon137
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon137
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon141
RESERVED3	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon144
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon144
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon141
RESERVED4	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon137
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon144
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon137
RESERVED5	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon141
RESERVED7	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon144
RNR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon145
RSERVED1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon137
SCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1215;"	d
SCB_AIRCR_ENDIANESS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	406;"	d
SCB_AIRCR_ENDIANESS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	405;"	d
SCB_AIRCR_PRIGROUP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	409;"	d
SCB_AIRCR_PRIGROUP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	408;"	d
SCB_AIRCR_SYSRESETREQ_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	412;"	d
SCB_AIRCR_SYSRESETREQ_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	411;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	415;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	414;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	403;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	402;"	d
SCB_AIRCR_VECTKEY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	400;"	d
SCB_AIRCR_VECTKEY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	399;"	d
SCB_AIRCR_VECTRESET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	418;"	d
SCB_AIRCR_VECTRESET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	417;"	d
SCB_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1212;"	d
SCB_CCR_BFHFNMIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	435;"	d
SCB_CCR_BFHFNMIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	434;"	d
SCB_CCR_DIV_0_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	438;"	d
SCB_CCR_DIV_0_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	437;"	d
SCB_CCR_NONBASETHRDENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	447;"	d
SCB_CCR_NONBASETHRDENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	446;"	d
SCB_CCR_STKALIGN_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	432;"	d
SCB_CCR_STKALIGN_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	431;"	d
SCB_CCR_UNALIGN_TRP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	441;"	d
SCB_CCR_UNALIGN_TRP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	440;"	d
SCB_CCR_USERSETMPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	444;"	d
SCB_CCR_USERSETMPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	443;"	d
SCB_CFSR_BUSFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	497;"	d
SCB_CFSR_BUSFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	496;"	d
SCB_CFSR_MEMFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	500;"	d
SCB_CFSR_MEMFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	499;"	d
SCB_CFSR_USGFAULTSR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	494;"	d
SCB_CFSR_USGFAULTSR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	493;"	d
SCB_CPUID_ARCHITECTURE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	352;"	d
SCB_CPUID_ARCHITECTURE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	351;"	d
SCB_CPUID_IMPLEMENTER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	346;"	d
SCB_CPUID_IMPLEMENTER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	345;"	d
SCB_CPUID_PARTNO_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	355;"	d
SCB_CPUID_PARTNO_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	354;"	d
SCB_CPUID_REVISION_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	358;"	d
SCB_CPUID_REVISION_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	357;"	d
SCB_CPUID_VARIANT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	349;"	d
SCB_CPUID_VARIANT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	348;"	d
SCB_DFSR_BKPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	523;"	d
SCB_DFSR_BKPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	522;"	d
SCB_DFSR_DWTTRAP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	520;"	d
SCB_DFSR_DWTTRAP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	519;"	d
SCB_DFSR_EXTERNAL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	514;"	d
SCB_DFSR_EXTERNAL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	513;"	d
SCB_DFSR_HALTED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	526;"	d
SCB_DFSR_HALTED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	525;"	d
SCB_DFSR_VCATCH_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	517;"	d
SCB_DFSR_VCATCH_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	516;"	d
SCB_HFSR_DEBUGEVT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	504;"	d
SCB_HFSR_DEBUGEVT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	503;"	d
SCB_HFSR_FORCED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	507;"	d
SCB_HFSR_FORCED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	506;"	d
SCB_HFSR_VECTTBL_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	510;"	d
SCB_HFSR_VECTTBL_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	509;"	d
SCB_ICSR_ISRPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	380;"	d
SCB_ICSR_ISRPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	379;"	d
SCB_ICSR_ISRPREEMPT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	377;"	d
SCB_ICSR_ISRPREEMPT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	376;"	d
SCB_ICSR_NMIPENDSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	362;"	d
SCB_ICSR_NMIPENDSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	361;"	d
SCB_ICSR_PENDSTCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	374;"	d
SCB_ICSR_PENDSTCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	373;"	d
SCB_ICSR_PENDSTSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	371;"	d
SCB_ICSR_PENDSTSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	370;"	d
SCB_ICSR_PENDSVCLR_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	368;"	d
SCB_ICSR_PENDSVCLR_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	367;"	d
SCB_ICSR_PENDSVSET_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	365;"	d
SCB_ICSR_PENDSVSET_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	364;"	d
SCB_ICSR_RETTOBASE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	386;"	d
SCB_ICSR_RETTOBASE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	385;"	d
SCB_ICSR_VECTACTIVE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	389;"	d
SCB_ICSR_VECTACTIVE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	388;"	d
SCB_ICSR_VECTPENDING_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	383;"	d
SCB_ICSR_VECTPENDING_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	382;"	d
SCB_SCR_SEVONPEND_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	422;"	d
SCB_SCR_SEVONPEND_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	421;"	d
SCB_SCR_SLEEPDEEP_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	425;"	d
SCB_SCR_SLEEPDEEP_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	424;"	d
SCB_SCR_SLEEPONEXIT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	428;"	d
SCB_SCR_SLEEPONEXIT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	427;"	d
SCB_SHCSR_BUSFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	487;"	d
SCB_SHCSR_BUSFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	486;"	d
SCB_SHCSR_BUSFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	454;"	d
SCB_SHCSR_BUSFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	453;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	463;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	462;"	d
SCB_SHCSR_MEMFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	490;"	d
SCB_SHCSR_MEMFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	489;"	d
SCB_SHCSR_MEMFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	457;"	d
SCB_SHCSR_MEMFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	456;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	466;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	465;"	d
SCB_SHCSR_MONITORACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	478;"	d
SCB_SHCSR_MONITORACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	477;"	d
SCB_SHCSR_PENDSVACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	475;"	d
SCB_SHCSR_PENDSVACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	474;"	d
SCB_SHCSR_SVCALLACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	481;"	d
SCB_SHCSR_SVCALLACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	480;"	d
SCB_SHCSR_SVCALLPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	460;"	d
SCB_SHCSR_SVCALLPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	459;"	d
SCB_SHCSR_SYSTICKACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	472;"	d
SCB_SHCSR_SYSTICKACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	471;"	d
SCB_SHCSR_USGFAULTACT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	484;"	d
SCB_SHCSR_USGFAULTACT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	483;"	d
SCB_SHCSR_USGFAULTENA_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	451;"	d
SCB_SHCSR_USGFAULTENA_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	450;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	469;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	468;"	d
SCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon138
SCB_VTOR_TBLBASE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	393;"	d
SCB_VTOR_TBLBASE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	392;"	d
SCB_VTOR_TBLOFF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	396;"	d
SCB_VTOR_TBLOFF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	395;"	d
SCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon138
SCS_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1205;"	d
SCnSCB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1214;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	548;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	547;"	d
SCnSCB_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon139
SHCSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon138
SHP	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon138
SLEEPCNT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon143
SPPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon144
SPSEL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon135::__anon136
SSPSR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon144
STIR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon137
SysTick	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1216;"	d
SysTick_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1210;"	d
SysTick_CALIB_NOREF_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	592;"	d
SysTick_CALIB_NOREF_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	591;"	d
SysTick_CALIB_SKEW_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	595;"	d
SysTick_CALIB_SKEW_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	594;"	d
SysTick_CALIB_TENMS_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	598;"	d
SysTick_CALIB_TENMS_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	597;"	d
SysTick_CTRL_CLKSOURCE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	574;"	d
SysTick_CTRL_CLKSOURCE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	573;"	d
SysTick_CTRL_COUNTFLAG_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	571;"	d
SysTick_CTRL_COUNTFLAG_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	570;"	d
SysTick_CTRL_ENABLE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	580;"	d
SysTick_CTRL_ENABLE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	579;"	d
SysTick_CTRL_TICKINT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	577;"	d
SysTick_CTRL_TICKINT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	576;"	d
SysTick_Config	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_LOAD_RELOAD_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	584;"	d
SysTick_LOAD_RELOAD_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	583;"	d
SysTick_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon140
SysTick_VAL_CURRENT_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	588;"	d
SysTick_VAL_CURRENT_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	587;"	d
T	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon133::__anon134
TCR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon141
TER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon141
TPI	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1220;"	d
TPI_ACPR_PRESCALER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	887;"	d
TPI_ACPR_PRESCALER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	886;"	d
TPI_BASE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	1208;"	d
TPI_DEVID_AsynClkIn_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	987;"	d
TPI_DEVID_AsynClkIn_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	986;"	d
TPI_DEVID_MANCVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	978;"	d
TPI_DEVID_MANCVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	977;"	d
TPI_DEVID_MinBufSz_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	984;"	d
TPI_DEVID_MinBufSz_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	983;"	d
TPI_DEVID_NRZVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	975;"	d
TPI_DEVID_NRZVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	974;"	d
TPI_DEVID_NrTraceInput_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	990;"	d
TPI_DEVID_NrTraceInput_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	989;"	d
TPI_DEVID_PTINVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	981;"	d
TPI_DEVID_PTINVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	980;"	d
TPI_DEVTYPE_MajorType_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	997;"	d
TPI_DEVTYPE_MajorType_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	996;"	d
TPI_DEVTYPE_SubType_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	994;"	d
TPI_DEVTYPE_SubType_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	993;"	d
TPI_FFCR_EnFCont_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	911;"	d
TPI_FFCR_EnFCont_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	910;"	d
TPI_FFCR_TrigIn_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	908;"	d
TPI_FFCR_TrigIn_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	907;"	d
TPI_FFSR_FlInProg_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	904;"	d
TPI_FFSR_FlInProg_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	903;"	d
TPI_FFSR_FtNonStop_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	895;"	d
TPI_FFSR_FtNonStop_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	894;"	d
TPI_FFSR_FtStopped_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	901;"	d
TPI_FFSR_FtStopped_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	900;"	d
TPI_FFSR_TCPresent_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	898;"	d
TPI_FFSR_TCPresent_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	897;"	d
TPI_FIFO0_ETM0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	937;"	d
TPI_FIFO0_ETM0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	936;"	d
TPI_FIFO0_ETM1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	934;"	d
TPI_FIFO0_ETM1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	933;"	d
TPI_FIFO0_ETM2_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	931;"	d
TPI_FIFO0_ETM2_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	930;"	d
TPI_FIFO0_ETM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	925;"	d
TPI_FIFO0_ETM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	924;"	d
TPI_FIFO0_ETM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	928;"	d
TPI_FIFO0_ETM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	927;"	d
TPI_FIFO0_ITM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	919;"	d
TPI_FIFO0_ITM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	918;"	d
TPI_FIFO0_ITM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	922;"	d
TPI_FIFO0_ITM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	921;"	d
TPI_FIFO1_ETM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	951;"	d
TPI_FIFO1_ETM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	950;"	d
TPI_FIFO1_ETM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	954;"	d
TPI_FIFO1_ETM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	953;"	d
TPI_FIFO1_ITM0_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	963;"	d
TPI_FIFO1_ITM0_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	962;"	d
TPI_FIFO1_ITM1_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	960;"	d
TPI_FIFO1_ITM1_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	959;"	d
TPI_FIFO1_ITM2_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	957;"	d
TPI_FIFO1_ITM2_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	956;"	d
TPI_FIFO1_ITM_ATVALID_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	945;"	d
TPI_FIFO1_ITM_ATVALID_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	944;"	d
TPI_FIFO1_ITM_bytecount_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	948;"	d
TPI_FIFO1_ITM_bytecount_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	947;"	d
TPI_ITATBCTR0_ATREADY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	967;"	d
TPI_ITATBCTR0_ATREADY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	966;"	d
TPI_ITATBCTR2_ATREADY_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	941;"	d
TPI_ITATBCTR2_ATREADY_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	940;"	d
TPI_ITCTRL_Mode_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	971;"	d
TPI_ITCTRL_Mode_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	970;"	d
TPI_SPPR_TXMODE_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	891;"	d
TPI_SPPR_TXMODE_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	890;"	d
TPI_TRIGGER_TRIGGER_Msk	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	915;"	d
TPI_TRIGGER_TRIGGER_Pos	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	914;"	d
TPI_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon144
TPR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon141
TRIGGER	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon144
TYPE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon145
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon129::__anon130
V	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon133::__anon134
VAL	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon140
VTOR	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon138
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon129::__anon130
Z	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon133::__anon134
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	80;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	85;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	90;"	d
__ASM	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	95;"	d
__CORE_SC300_H_DEPENDANT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	135;"	d
__CORE_SC300_H_GENERIC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	47;"	d
__CORTEX_SC	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	76;"	d
__FPU_USED	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	103;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	169;"	d
__I	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	171;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	81;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	86;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	91;"	d
__INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	96;"	d
__IO	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	174;"	d
__MPU_PRESENT	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	145;"	d
__NVIC_PRIO_BITS	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	150;"	d
__O	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	173;"	d
__SC300_CMSIS_VERSION	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	73;"	d
__SC300_CMSIS_VERSION_MAIN	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	71;"	d
__SC300_CMSIS_VERSION_SUB	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	72;"	d
__SC300_REV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	140;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	82;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	87;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	92;"	d
__STATIC_INLINE	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	97;"	d
__Vendor_SysTickConfig	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	155;"	d
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon133::__anon134
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon131::__anon132
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon129::__anon130
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon135::__anon136
_reserved0	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon133::__anon134
_reserved1	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon133::__anon134
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon129	typeref:struct:__anon129::__anon130
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon131	typeref:struct:__anon131::__anon132
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon133	typeref:struct:__anon133::__anon134
b	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon135	typeref:struct:__anon135::__anon136
nPRIV	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon135::__anon136
u16	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon141::__anon142
u32	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon141::__anon142
u8	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon141::__anon142
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon129
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon131
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon133
w	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon135
xPSR_Type	CORTEX_M4F_STM32F4/Libraries/CMSIS/Include/core_sc300.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon133
History	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32F4xx$/;"	a
License	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/Release_Notes.html	/^    <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2>$/;"	a
IS_NVIC_LP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	101;"	d
IS_NVIC_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	133;"	d
IS_NVIC_PREEMPTION_PRIORITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	129;"	d
IS_NVIC_PRIORITY_GROUP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	123;"	d
IS_NVIC_SUB_PRIORITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	131;"	d
IS_NVIC_VECTTAB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	88;"	d
IS_SYSTICK_CLK_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	145;"	d
NVIC_IRQChannel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	/^  uint8_t NVIC_IRQChannel;                    \/*!< Specifies the IRQ channel to be enabled or disabled.$/;"	m	struct:__anon78
NVIC_IRQChannelCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	/^  FunctionalState NVIC_IRQChannelCmd;         \/*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel$/;"	m	struct:__anon78
NVIC_IRQChannelPreemptionPriority	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	/^  uint8_t NVIC_IRQChannelPreemptionPriority;  \/*!< Specifies the pre-emption priority for the IRQ channel$/;"	m	struct:__anon78
NVIC_IRQChannelSubPriority	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	/^  uint8_t NVIC_IRQChannelSubPriority;         \/*!< Specifies the subpriority level for the IRQ channel specified$/;"	m	struct:__anon78
NVIC_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	/^} NVIC_InitTypeDef;$/;"	t	typeref:struct:__anon78
NVIC_LP_SEVONPEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	98;"	d
NVIC_LP_SLEEPDEEP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	99;"	d
NVIC_LP_SLEEPONEXIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	100;"	d
NVIC_PriorityGroup_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	112;"	d
NVIC_PriorityGroup_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	114;"	d
NVIC_PriorityGroup_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	116;"	d
NVIC_PriorityGroup_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	118;"	d
NVIC_PriorityGroup_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	120;"	d
NVIC_VectTab_FLASH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	87;"	d
NVIC_VectTab_RAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	86;"	d
SysTick_CLKSource_HCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	144;"	d
SysTick_CLKSource_HCLK_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	143;"	d
__MISC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h	31;"	d
ADC_AnalogWatchdog_AllInjecEnable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	467;"	d
ADC_AnalogWatchdog_AllRegAllInjecEnable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	468;"	d
ADC_AnalogWatchdog_AllRegEnable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	466;"	d
ADC_AnalogWatchdog_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	469;"	d
ADC_AnalogWatchdog_SingleInjecEnable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	464;"	d
ADC_AnalogWatchdog_SingleRegEnable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	463;"	d
ADC_AnalogWatchdog_SingleRegOrInjecEnable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	465;"	d
ADC_Channel_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	308;"	d
ADC_Channel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	309;"	d
ADC_Channel_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	318;"	d
ADC_Channel_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	319;"	d
ADC_Channel_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	320;"	d
ADC_Channel_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	321;"	d
ADC_Channel_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	322;"	d
ADC_Channel_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	323;"	d
ADC_Channel_16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	324;"	d
ADC_Channel_17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	325;"	d
ADC_Channel_18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	326;"	d
ADC_Channel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	310;"	d
ADC_Channel_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	311;"	d
ADC_Channel_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	312;"	d
ADC_Channel_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	313;"	d
ADC_Channel_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	314;"	d
ADC_Channel_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	315;"	d
ADC_Channel_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	316;"	d
ADC_Channel_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	317;"	d
ADC_Channel_TempSensor	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	329;"	d
ADC_Channel_TempSensor	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	333;"	d
ADC_Channel_Vbat	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	337;"	d
ADC_Channel_Vrefint	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	336;"	d
ADC_CommonInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^}ADC_CommonInitTypeDef;$/;"	t	typeref:struct:__anon44
ADC_ContinuousConvMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  FunctionalState ADC_ContinuousConvMode; \/*!< Specifies whether the conversion $/;"	m	struct:__anon43
ADC_DMAAccessMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_DMAAccessMode;             \/*!< Configures the Direct memory access $/;"	m	struct:__anon44
ADC_DMAAccessMode_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	166;"	d
ADC_DMAAccessMode_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	167;"	d
ADC_DMAAccessMode_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	168;"	d
ADC_DMAAccessMode_Disabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	165;"	d
ADC_DataAlign	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_DataAlign;                 \/*!< Specifies whether the ADC data  alignment$/;"	m	struct:__anon43
ADC_DataAlign_Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	297;"	d
ADC_DataAlign_Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	296;"	d
ADC_DualMode_AlterTrig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	121;"	d
ADC_DualMode_InjecSimult	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	118;"	d
ADC_DualMode_Interl	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	120;"	d
ADC_DualMode_RegSimult	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	119;"	d
ADC_DualMode_RegSimult_AlterTrig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	117;"	d
ADC_DualMode_RegSimult_InjecSimult	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	116;"	d
ADC_ExternalTrigConv	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_ExternalTrigConv;          \/*!< Select the external event used to trigger $/;"	m	struct:__anon43
ADC_ExternalTrigConvEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_ExternalTrigConvEdge;      \/*!< Select the external trigger edge and$/;"	m	struct:__anon43
ADC_ExternalTrigConvEdge_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	242;"	d
ADC_ExternalTrigConvEdge_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	240;"	d
ADC_ExternalTrigConvEdge_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	241;"	d
ADC_ExternalTrigConvEdge_RisingFalling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	243;"	d
ADC_ExternalTrigConv_Ext_IT11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	271;"	d
ADC_ExternalTrigConv_T1_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	256;"	d
ADC_ExternalTrigConv_T1_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	257;"	d
ADC_ExternalTrigConv_T1_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	258;"	d
ADC_ExternalTrigConv_T2_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	259;"	d
ADC_ExternalTrigConv_T2_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	260;"	d
ADC_ExternalTrigConv_T2_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	261;"	d
ADC_ExternalTrigConv_T2_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	262;"	d
ADC_ExternalTrigConv_T3_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	263;"	d
ADC_ExternalTrigConv_T3_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	264;"	d
ADC_ExternalTrigConv_T4_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	265;"	d
ADC_ExternalTrigConv_T5_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	266;"	d
ADC_ExternalTrigConv_T5_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	267;"	d
ADC_ExternalTrigConv_T5_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	268;"	d
ADC_ExternalTrigConv_T8_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	269;"	d
ADC_ExternalTrigConv_T8_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	270;"	d
ADC_ExternalTrigInjecConvEdge_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	392;"	d
ADC_ExternalTrigInjecConvEdge_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	390;"	d
ADC_ExternalTrigInjecConvEdge_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	391;"	d
ADC_ExternalTrigInjecConvEdge_RisingFalling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	393;"	d
ADC_ExternalTrigInjecConv_Ext_IT15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	422;"	d
ADC_ExternalTrigInjecConv_T1_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	407;"	d
ADC_ExternalTrigInjecConv_T1_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	408;"	d
ADC_ExternalTrigInjecConv_T2_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	409;"	d
ADC_ExternalTrigInjecConv_T2_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	410;"	d
ADC_ExternalTrigInjecConv_T3_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	411;"	d
ADC_ExternalTrigInjecConv_T3_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	412;"	d
ADC_ExternalTrigInjecConv_T4_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	413;"	d
ADC_ExternalTrigInjecConv_T4_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	414;"	d
ADC_ExternalTrigInjecConv_T4_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	415;"	d
ADC_ExternalTrigInjecConv_T4_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	416;"	d
ADC_ExternalTrigInjecConv_T5_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	417;"	d
ADC_ExternalTrigInjecConv_T5_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	418;"	d
ADC_ExternalTrigInjecConv_T8_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	419;"	d
ADC_ExternalTrigInjecConv_T8_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	420;"	d
ADC_ExternalTrigInjecConv_T8_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	421;"	d
ADC_FLAG_AWD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	499;"	d
ADC_FLAG_EOC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	500;"	d
ADC_FLAG_JEOC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	501;"	d
ADC_FLAG_JSTRT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	502;"	d
ADC_FLAG_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	504;"	d
ADC_FLAG_STRT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	503;"	d
ADC_IT_AWD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	486;"	d
ADC_IT_EOC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	485;"	d
ADC_IT_JEOC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	487;"	d
ADC_IT_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	488;"	d
ADC_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^}ADC_InitTypeDef;$/;"	t	typeref:struct:__anon43
ADC_InjectedChannel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	447;"	d
ADC_InjectedChannel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	448;"	d
ADC_InjectedChannel_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	449;"	d
ADC_InjectedChannel_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	450;"	d
ADC_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_Mode;                      \/*!< Configures the ADC to operate in $/;"	m	struct:__anon44
ADC_Mode_Independent	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	115;"	d
ADC_NbrOfConversion	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint8_t  ADC_NbrOfConversion;           \/*!< Specifies the number of ADC conversions$/;"	m	struct:__anon43
ADC_Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_Prescaler;                 \/*!< Select the frequency of the clock $/;"	m	struct:__anon44
ADC_Prescaler_Div2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	149;"	d
ADC_Prescaler_Div4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	150;"	d
ADC_Prescaler_Div6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	151;"	d
ADC_Prescaler_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	152;"	d
ADC_Resolution	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_Resolution;                \/*!< Configures the ADC resolution dual mode. $/;"	m	struct:__anon43
ADC_Resolution_10b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	224;"	d
ADC_Resolution_12b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	223;"	d
ADC_Resolution_6b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	226;"	d
ADC_Resolution_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	225;"	d
ADC_SampleTime_112Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	371;"	d
ADC_SampleTime_144Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	372;"	d
ADC_SampleTime_15Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	367;"	d
ADC_SampleTime_28Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	368;"	d
ADC_SampleTime_3Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	366;"	d
ADC_SampleTime_480Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	373;"	d
ADC_SampleTime_56Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	369;"	d
ADC_SampleTime_84Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	370;"	d
ADC_ScanConvMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  FunctionalState ADC_ScanConvMode;       \/*!< Specifies whether the conversion $/;"	m	struct:__anon43
ADC_TripleMode_AlterTrig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	127;"	d
ADC_TripleMode_InjecSimult	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	124;"	d
ADC_TripleMode_Interl	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	126;"	d
ADC_TripleMode_RegSimult	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	125;"	d
ADC_TripleMode_RegSimult_AlterTrig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	123;"	d
ADC_TripleMode_RegSimult_InjecSimult	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	122;"	d
ADC_TwoSamplingDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	/^  uint32_t ADC_TwoSamplingDelay;          \/*!< Configures the Delay between 2 sampling phases.$/;"	m	struct:__anon44
ADC_TwoSamplingDelay_10Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	187;"	d
ADC_TwoSamplingDelay_11Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	188;"	d
ADC_TwoSamplingDelay_12Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	189;"	d
ADC_TwoSamplingDelay_13Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	190;"	d
ADC_TwoSamplingDelay_14Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	191;"	d
ADC_TwoSamplingDelay_15Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	192;"	d
ADC_TwoSamplingDelay_16Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	193;"	d
ADC_TwoSamplingDelay_17Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	194;"	d
ADC_TwoSamplingDelay_18Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	195;"	d
ADC_TwoSamplingDelay_19Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	196;"	d
ADC_TwoSamplingDelay_20Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	197;"	d
ADC_TwoSamplingDelay_5Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	182;"	d
ADC_TwoSamplingDelay_6Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	183;"	d
ADC_TwoSamplingDelay_7Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	184;"	d
ADC_TwoSamplingDelay_8Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	185;"	d
ADC_TwoSamplingDelay_9Cycles	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	186;"	d
IS_ADC_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	108;"	d
IS_ADC_ANALOG_WATCHDOG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	470;"	d
IS_ADC_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	339;"	d
IS_ADC_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	506;"	d
IS_ADC_DATA_ALIGN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	298;"	d
IS_ADC_DMA_ACCESS_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	169;"	d
IS_ADC_EXT_INJEC_TRIG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	423;"	d
IS_ADC_EXT_INJEC_TRIG_EDGE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	394;"	d
IS_ADC_EXT_TRIG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	272;"	d
IS_ADC_EXT_TRIG_EDGE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	244;"	d
IS_ADC_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	507;"	d
IS_ADC_INJECTED_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	451;"	d
IS_ADC_INJECTED_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	539;"	d
IS_ADC_INJECTED_RANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	548;"	d
IS_ADC_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	489;"	d
IS_ADC_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	128;"	d
IS_ADC_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	530;"	d
IS_ADC_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	153;"	d
IS_ADC_REGULAR_DISC_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	575;"	d
IS_ADC_REGULAR_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	557;"	d
IS_ADC_REGULAR_RANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	566;"	d
IS_ADC_RESOLUTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	227;"	d
IS_ADC_SAMPLE_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	374;"	d
IS_ADC_SAMPLING_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	198;"	d
IS_ADC_THRESHOLD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	521;"	d
__STM32F4xx_ADC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_adc.h	31;"	d
CANINITFAILED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	205;"	d
CANINITOK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	206;"	d
CANSLEEPFAILED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	450;"	d
CANSLEEPOK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	451;"	d
CANTXFAILED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	424;"	d
CANTXOK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	425;"	d
CANTXPENDING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	426;"	d
CANWAKEUPFAILED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	463;"	d
CANWAKEUPOK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	464;"	d
CAN_ABOM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_ABOM;  \/*!< Enable or disable the automatic bus-off management.$/;"	m	struct:__anon81
CAN_AWUM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_AWUM;  \/*!< Enable or disable the automatic wake-up mode. $/;"	m	struct:__anon81
CAN_BS1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_BS1;          \/*!< Specifies the number of time quanta in Bit $/;"	m	struct:__anon81
CAN_BS1_10tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	282;"	d
CAN_BS1_11tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	283;"	d
CAN_BS1_12tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	284;"	d
CAN_BS1_13tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	285;"	d
CAN_BS1_14tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	286;"	d
CAN_BS1_15tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	287;"	d
CAN_BS1_16tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	288;"	d
CAN_BS1_1tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	273;"	d
CAN_BS1_2tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	274;"	d
CAN_BS1_3tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	275;"	d
CAN_BS1_4tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	276;"	d
CAN_BS1_5tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	277;"	d
CAN_BS1_6tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	278;"	d
CAN_BS1_7tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	279;"	d
CAN_BS1_8tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	280;"	d
CAN_BS1_9tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	281;"	d
CAN_BS2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_BS2;          \/*!< Specifies the number of time quanta in Bit Segment 2.$/;"	m	struct:__anon81
CAN_BS2_1tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	298;"	d
CAN_BS2_2tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	299;"	d
CAN_BS2_3tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	300;"	d
CAN_BS2_4tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	301;"	d
CAN_BS2_5tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	302;"	d
CAN_BS2_6tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	303;"	d
CAN_BS2_7tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	304;"	d
CAN_BS2_8tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	305;"	d
CAN_ErrorCode_ACKErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	476;"	d
CAN_ErrorCode_BitDominantErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	478;"	d
CAN_ErrorCode_BitRecessiveErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	477;"	d
CAN_ErrorCode_CRCErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	479;"	d
CAN_ErrorCode_FormErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	475;"	d
CAN_ErrorCode_NoErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	473;"	d
CAN_ErrorCode_SoftwareSetErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	480;"	d
CAN_ErrorCode_StuffErr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	474;"	d
CAN_FIFO0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	435;"	d
CAN_FIFO1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	436;"	d
CAN_FLAG_BOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	515;"	d
CAN_FLAG_EPV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	514;"	d
CAN_FLAG_EWG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	513;"	d
CAN_FLAG_FF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	500;"	d
CAN_FLAG_FF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	503;"	d
CAN_FLAG_FMP0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	499;"	d
CAN_FLAG_FMP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	502;"	d
CAN_FLAG_FOV0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	501;"	d
CAN_FLAG_FOV1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	504;"	d
CAN_FLAG_LEC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	516;"	d
CAN_FLAG_RQCP0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	494;"	d
CAN_FLAG_RQCP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	495;"	d
CAN_FLAG_RQCP2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	496;"	d
CAN_FLAG_SLAK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	508;"	d
CAN_FLAG_WKU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	507;"	d
CAN_FilterActivation	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_FilterActivation; \/*!< Enable or disable the filter.$/;"	m	struct:__anon82
CAN_FilterFIFO0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	361;"	d
CAN_FilterFIFO1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	362;"	d
CAN_FilterFIFOAssignment	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint16_t CAN_FilterFIFOAssignment; \/*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.$/;"	m	struct:__anon82
CAN_FilterIdHigh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint16_t CAN_FilterIdHigh;         \/*!< Specifies the filter identification number (MSBs for a 32-bit$/;"	m	struct:__anon82
CAN_FilterIdLow	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint16_t CAN_FilterIdLow;          \/*!< Specifies the filter identification number (LSBs for a 32-bit$/;"	m	struct:__anon82
CAN_FilterInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^} CAN_FilterInitTypeDef;$/;"	t	typeref:struct:__anon82
CAN_FilterMaskIdHigh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint16_t CAN_FilterMaskIdHigh;     \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon82
CAN_FilterMaskIdLow	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint16_t CAN_FilterMaskIdLow;      \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon82
CAN_FilterMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_FilterMode;            \/*!< Specifies the filter mode to be initialized.$/;"	m	struct:__anon82
CAN_FilterMode_IdList	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	332;"	d
CAN_FilterMode_IdMask	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	331;"	d
CAN_FilterNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_FilterNumber;          \/*!< Specifies the filter which will be initialized. It ranges from 0 to 13. *\/$/;"	m	struct:__anon82
CAN_FilterScale	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_FilterScale;           \/*!< Specifies the filter scale.$/;"	m	struct:__anon82
CAN_FilterScale_16bit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	343;"	d
CAN_FilterScale_32bit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	344;"	d
CAN_Filter_FIFO0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	355;"	d
CAN_Filter_FIFO1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	356;"	d
CAN_ID_EXT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	396;"	d
CAN_ID_STD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	395;"	d
CAN_IT_BOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	557;"	d
CAN_IT_EPV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	556;"	d
CAN_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	559;"	d
CAN_IT_EWG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	555;"	d
CAN_IT_FF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	544;"	d
CAN_IT_FF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	547;"	d
CAN_IT_FMP0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	543;"	d
CAN_IT_FMP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	546;"	d
CAN_IT_FOV0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	545;"	d
CAN_IT_FOV1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	548;"	d
CAN_IT_LEC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	558;"	d
CAN_IT_RQCP0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	562;"	d
CAN_IT_RQCP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	563;"	d
CAN_IT_RQCP2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	564;"	d
CAN_IT_SLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	552;"	d
CAN_IT_TME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	540;"	d
CAN_IT_WKU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	551;"	d
CAN_Id_Extended	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	390;"	d
CAN_Id_Standard	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	389;"	d
CAN_InitStatus_Failed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	200;"	d
CAN_InitStatus_Success	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	201;"	d
CAN_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^} CAN_InitTypeDef;$/;"	t	typeref:struct:__anon81
CAN_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_Mode;         \/*!< Specifies the CAN operating mode.$/;"	m	struct:__anon81
CAN_ModeStatus_Failed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	250;"	d
CAN_ModeStatus_Success	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	251;"	d
CAN_Mode_LoopBack	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	216;"	d
CAN_Mode_Normal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	215;"	d
CAN_Mode_Silent	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	217;"	d
CAN_Mode_Silent_LoopBack	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	218;"	d
CAN_NART	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_NART;  \/*!< Enable or disable the non-automatic retransmission mode.$/;"	m	struct:__anon81
CAN_NO_MB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	427;"	d
CAN_OperatingMode_Initialization	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	233;"	d
CAN_OperatingMode_Normal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	234;"	d
CAN_OperatingMode_Sleep	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	235;"	d
CAN_Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint16_t CAN_Prescaler;   \/*!< Specifies the length of a time quantum. $/;"	m	struct:__anon81
CAN_RFLM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_RFLM;  \/*!< Enable or disable the Receive FIFO Locked mode.$/;"	m	struct:__anon81
CAN_RTR_DATA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	409;"	d
CAN_RTR_Data	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	404;"	d
CAN_RTR_REMOTE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	410;"	d
CAN_RTR_Remote	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	405;"	d
CAN_SJW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t CAN_SJW;          \/*!< Specifies the maximum number of time quanta $/;"	m	struct:__anon81
CAN_SJW_1tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	259;"	d
CAN_SJW_2tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	260;"	d
CAN_SJW_3tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	261;"	d
CAN_SJW_4tq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	262;"	d
CAN_Sleep_Failed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	446;"	d
CAN_Sleep_Ok	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	447;"	d
CAN_TTCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_TTCM; \/*!< Enable or disable the time triggered communication mode.$/;"	m	struct:__anon81
CAN_TXFP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  FunctionalState CAN_TXFP;  \/*!< Enable or disable the transmit FIFO priority.$/;"	m	struct:__anon81
CAN_TxStatus_Failed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	418;"	d
CAN_TxStatus_NoMailBox	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	421;"	d
CAN_TxStatus_Ok	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	419;"	d
CAN_TxStatus_Pending	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	420;"	d
CAN_WakeUp_Failed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	459;"	d
CAN_WakeUp_Ok	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	460;"	d
CanRxMsg	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^} CanRxMsg;$/;"	t	typeref:struct:__anon84
CanTxMsg	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^} CanTxMsg;$/;"	t	typeref:struct:__anon83
DLC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be $/;"	m	struct:__anon83
DLC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be received.$/;"	m	struct:__anon84
Data	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be received. It ranges from 0 to $/;"	m	struct:__anon84
Data	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be transmitted. It ranges from 0 $/;"	m	struct:__anon83
ExtId	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon83
ExtId	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon84
FMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t FMI;     \/*!< Specifies the index of the filter the message stored in $/;"	m	struct:__anon84
IDE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon83
IDE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon84
IS_CAN_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	50;"	d
IS_CAN_BANKNUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	370;"	d
IS_CAN_BS1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	290;"	d
IS_CAN_BS2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	307;"	d
IS_CAN_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	527;"	d
IS_CAN_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	575;"	d
IS_CAN_DLC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	381;"	d
IS_CAN_EXTID	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	380;"	d
IS_CAN_FIFO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	438;"	d
IS_CAN_FILTER_FIFO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	357;"	d
IS_CAN_FILTER_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	334;"	d
IS_CAN_FILTER_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	323;"	d
IS_CAN_FILTER_SCALE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	346;"	d
IS_CAN_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	518;"	d
IS_CAN_IDTYPE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	391;"	d
IS_CAN_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	567;"	d
IS_CAN_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	220;"	d
IS_CAN_OPERATING_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	238;"	d
IS_CAN_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	315;"	d
IS_CAN_RTR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	406;"	d
IS_CAN_SJW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	264;"	d
IS_CAN_STDID	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	379;"	d
IS_CAN_TRANSMITMAILBOX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	378;"	d
RTR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the message that will $/;"	m	struct:__anon83
RTR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the received message.$/;"	m	struct:__anon84
StdId	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon83
StdId	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon84
__STM32F4xx_CAN_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_can.h	31;"	d
__STM32F4xx_CRC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_crc.h	31;"	d
CRYP_AlgoDir	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_AlgoDir;   \/*!< Encrypt or Decrypt. This parameter can be a $/;"	m	struct:__anon56
CRYP_AlgoDir_Decrypt	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	128;"	d
CRYP_AlgoDir_Encrypt	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	127;"	d
CRYP_AlgoMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_AlgoMode;  \/*!< TDES-ECB, TDES-CBC, DES-ECB, DES-CBC, AES-ECB, $/;"	m	struct:__anon56
CRYP_AlgoMode_AES_CBC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	150;"	d
CRYP_AlgoMode_AES_CCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	154;"	d
CRYP_AlgoMode_AES_CTR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	151;"	d
CRYP_AlgoMode_AES_ECB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	149;"	d
CRYP_AlgoMode_AES_GCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	153;"	d
CRYP_AlgoMode_AES_Key	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	152;"	d
CRYP_AlgoMode_DES_CBC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	146;"	d
CRYP_AlgoMode_DES_ECB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	145;"	d
CRYP_AlgoMode_TDES_CBC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	142;"	d
CRYP_AlgoMode_TDES_ECB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	141;"	d
CRYP_CSGCMCCMR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_CSGCMCCMR[8];$/;"	m	struct:__anon59
CRYP_CSGCMR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_CSGCMR[8];$/;"	m	struct:__anon59
CRYP_Context	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^}CRYP_Context;$/;"	t	typeref:struct:__anon59
CRYP_DMAReq_DataIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	269;"	d
CRYP_DMAReq_DataOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	270;"	d
CRYP_DataType	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_DataType;  \/*!< 32-bit data, 16-bit data, bit data or bit string.$/;"	m	struct:__anon56
CRYP_DataType_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	193;"	d
CRYP_DataType_1b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	195;"	d
CRYP_DataType_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	192;"	d
CRYP_DataType_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	194;"	d
CRYP_FLAG_BUSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	220;"	d
CRYP_FLAG_IFEM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	224;"	d
CRYP_FLAG_IFNF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	225;"	d
CRYP_FLAG_INRIS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	226;"	d
CRYP_FLAG_OFFU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	229;"	d
CRYP_FLAG_OFNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	227;"	d
CRYP_FLAG_OUTRIS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	230;"	d
CRYP_IT_INI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	247;"	d
CRYP_IT_OUTI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	248;"	d
CRYP_IV0LR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0LR;$/;"	m	struct:__anon59
CRYP_IV0Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0Left;  \/*!< Init Vector 0 Left  *\/$/;"	m	struct:__anon58
CRYP_IV0RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0RR;$/;"	m	struct:__anon59
CRYP_IV0Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV0Right; \/*!< Init Vector 0 Right *\/$/;"	m	struct:__anon58
CRYP_IV1LR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1LR;$/;"	m	struct:__anon59
CRYP_IV1Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1Left;  \/*!< Init Vector 1 left  *\/$/;"	m	struct:__anon58
CRYP_IV1RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1RR;$/;"	m	struct:__anon59
CRYP_IV1Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_IV1Right; \/*!< Init Vector 1 Right *\/$/;"	m	struct:__anon58
CRYP_IVInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^}CRYP_IVInitTypeDef;$/;"	t	typeref:struct:__anon58
CRYP_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^}CRYP_InitTypeDef;$/;"	t	typeref:struct:__anon56
CRYP_K0LR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K0LR;$/;"	m	struct:__anon59
CRYP_K0RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K0RR;$/;"	m	struct:__anon59
CRYP_K1LR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K1LR;$/;"	m	struct:__anon59
CRYP_K1RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K1RR;$/;"	m	struct:__anon59
CRYP_K2LR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K2LR;$/;"	m	struct:__anon59
CRYP_K2RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K2RR;$/;"	m	struct:__anon59
CRYP_K3LR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K3LR;$/;"	m	struct:__anon59
CRYP_K3RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_K3RR;$/;"	m	struct:__anon59
CRYP_Key0Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key0Left;  \/*!< Key 0 Left  *\/$/;"	m	struct:__anon57
CRYP_Key0Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key0Right; \/*!< Key 0 Right *\/$/;"	m	struct:__anon57
CRYP_Key1Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key1Left;  \/*!< Key 1 left  *\/$/;"	m	struct:__anon57
CRYP_Key1Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key1Right; \/*!< Key 1 Right *\/$/;"	m	struct:__anon57
CRYP_Key2Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key2Left;  \/*!< Key 2 left  *\/$/;"	m	struct:__anon57
CRYP_Key2Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key2Right; \/*!< Key 2 Right *\/$/;"	m	struct:__anon57
CRYP_Key3Left	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key3Left;  \/*!< Key 3 left  *\/$/;"	m	struct:__anon57
CRYP_Key3Right	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_Key3Right; \/*!< Key 3 Right *\/$/;"	m	struct:__anon57
CRYP_KeyInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^}CRYP_KeyInitTypeDef;$/;"	t	typeref:struct:__anon57
CRYP_KeySize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CRYP_KeySize;   \/*!< Used only in AES mode only : 128, 192 or 256 bit $/;"	m	struct:__anon56
CRYP_KeySize_128b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	207;"	d
CRYP_KeySize_192b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	208;"	d
CRYP_KeySize_256b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	209;"	d
CRYP_Phase_Final	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	178;"	d
CRYP_Phase_Header	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	176;"	d
CRYP_Phase_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	175;"	d
CRYP_Phase_Payload	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	177;"	d
CR_CurrentConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	/^  uint32_t CR_CurrentConfig;$/;"	m	struct:__anon59
IS_CRYP_ALGODIR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	129;"	d
IS_CRYP_ALGOMODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	156;"	d
IS_CRYP_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	249;"	d
IS_CRYP_DATATYPE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	196;"	d
IS_CRYP_DMAREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	271;"	d
IS_CRYP_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	233;"	d
IS_CRYP_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	250;"	d
IS_CRYP_KEYSIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	210;"	d
IS_CRYP_PHASE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	180;"	d
MODE_DECRYPT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	260;"	d
MODE_ENCRYPT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	259;"	d
__STM32F4xx_CRYP_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h	31;"	d
DAC_Align_12b_L	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	207;"	d
DAC_Align_12b_R	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	206;"	d
DAC_Align_8b_R	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	208;"	d
DAC_Channel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	194;"	d
DAC_Channel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	195;"	d
DAC_FLAG_DMAUDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	251;"	d
DAC_IT_DMAUDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	240;"	d
DAC_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	/^}DAC_InitTypeDef;$/;"	t	typeref:struct:__anon39
DAC_LFSRUnmask_Bit0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	125;"	d
DAC_LFSRUnmask_Bits10_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	135;"	d
DAC_LFSRUnmask_Bits11_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	136;"	d
DAC_LFSRUnmask_Bits1_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	126;"	d
DAC_LFSRUnmask_Bits2_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	127;"	d
DAC_LFSRUnmask_Bits3_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	128;"	d
DAC_LFSRUnmask_Bits4_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	129;"	d
DAC_LFSRUnmask_Bits5_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	130;"	d
DAC_LFSRUnmask_Bits6_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	131;"	d
DAC_LFSRUnmask_Bits7_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	132;"	d
DAC_LFSRUnmask_Bits8_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	133;"	d
DAC_LFSRUnmask_Bits9_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	134;"	d
DAC_LFSRUnmask_TriangleAmplitude	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	/^  uint32_t DAC_LFSRUnmask_TriangleAmplitude; \/*!< Specifies the LFSR mask for noise wave generation or$/;"	m	struct:__anon39
DAC_OutputBuffer	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	/^  uint32_t DAC_OutputBuffer;                 \/*!< Specifies whether the DAC channel output buffer is enabled or disabled.$/;"	m	struct:__anon39
DAC_OutputBuffer_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	183;"	d
DAC_OutputBuffer_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	182;"	d
DAC_TriangleAmplitude_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	137;"	d
DAC_TriangleAmplitude_1023	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	146;"	d
DAC_TriangleAmplitude_127	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	143;"	d
DAC_TriangleAmplitude_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	140;"	d
DAC_TriangleAmplitude_2047	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	147;"	d
DAC_TriangleAmplitude_255	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	144;"	d
DAC_TriangleAmplitude_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	138;"	d
DAC_TriangleAmplitude_31	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	141;"	d
DAC_TriangleAmplitude_4095	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	148;"	d
DAC_TriangleAmplitude_511	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	145;"	d
DAC_TriangleAmplitude_63	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	142;"	d
DAC_TriangleAmplitude_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	139;"	d
DAC_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	/^  uint32_t DAC_Trigger;                      \/*!< Specifies the external trigger for the selected DAC channel.$/;"	m	struct:__anon39
DAC_Trigger_Ext_IT9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	90;"	d
DAC_Trigger_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	81;"	d
DAC_Trigger_Software	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	91;"	d
DAC_Trigger_T2_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	83;"	d
DAC_Trigger_T4_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	84;"	d
DAC_Trigger_T5_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	85;"	d
DAC_Trigger_T6_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	86;"	d
DAC_Trigger_T7_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	87;"	d
DAC_Trigger_T8_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	88;"	d
DAC_WaveGeneration	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	/^  uint32_t DAC_WaveGeneration;               \/*!< Specifies whether DAC channel noise waves or triangle waves$/;"	m	struct:__anon39
DAC_WaveGeneration_Noise	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	112;"	d
DAC_WaveGeneration_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	111;"	d
DAC_WaveGeneration_Triangle	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	113;"	d
DAC_Wave_Noise	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	220;"	d
DAC_Wave_Triangle	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	221;"	d
IS_DAC_ALIGN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	209;"	d
IS_DAC_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	196;"	d
IS_DAC_DATA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	232;"	d
IS_DAC_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	252;"	d
IS_DAC_GENERATE_WAVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	114;"	d
IS_DAC_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	241;"	d
IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	150;"	d
IS_DAC_OUTPUT_BUFFER_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	184;"	d
IS_DAC_TRIGGER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	93;"	d
IS_DAC_WAVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	222;"	d
__STM32F4xx_DAC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dac.h	31;"	d
DBGMCU_CAN1_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	73;"	d
DBGMCU_CAN2_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	74;"	d
DBGMCU_I2C1_SMBUS_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	70;"	d
DBGMCU_I2C2_SMBUS_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	71;"	d
DBGMCU_I2C3_SMBUS_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	72;"	d
DBGMCU_IWDG_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	69;"	d
DBGMCU_RTC_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	67;"	d
DBGMCU_SLEEP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	53;"	d
DBGMCU_STANDBY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	55;"	d
DBGMCU_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	54;"	d
DBGMCU_TIM10_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	80;"	d
DBGMCU_TIM11_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	81;"	d
DBGMCU_TIM12_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	64;"	d
DBGMCU_TIM13_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	65;"	d
DBGMCU_TIM14_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	66;"	d
DBGMCU_TIM1_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	77;"	d
DBGMCU_TIM2_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	58;"	d
DBGMCU_TIM3_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	59;"	d
DBGMCU_TIM4_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	60;"	d
DBGMCU_TIM5_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	61;"	d
DBGMCU_TIM6_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	62;"	d
DBGMCU_TIM7_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	63;"	d
DBGMCU_TIM8_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	78;"	d
DBGMCU_TIM9_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	79;"	d
DBGMCU_WWDG_STOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	68;"	d
IS_DBGMCU_APB1PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	75;"	d
IS_DBGMCU_APB2PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	82;"	d
IS_DBGMCU_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	56;"	d
__STM32F4xx_DBGMCU_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dbgmcu.h	30;"	d
DCMI_CROPInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^} DCMI_CROPInitTypeDef;$/;"	t	typeref:struct:__anon66
DCMI_CaptureCount	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_CaptureCount;           \/*!< Specifies the number of pixel clocks to be captured from the starting$/;"	m	struct:__anon66
DCMI_CaptureMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_CaptureMode;      \/*!< Specifies the Capture Mode: Continuous or Snapshot.$/;"	m	struct:__anon65
DCMI_CaptureMode_Continuous	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	114;"	d
DCMI_CaptureMode_SnapShot	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	116;"	d
DCMI_CaptureRate	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_CaptureRate;      \/*!< Specifies the frequency of frame capture: All, 1\/2 or 1\/4.$/;"	m	struct:__anon65
DCMI_CaptureRate_1of2_Frame	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	179;"	d
DCMI_CaptureRate_1of4_Frame	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	180;"	d
DCMI_CaptureRate_All_Frame	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	178;"	d
DCMI_CodesInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^} DCMI_CodesInitTypeDef;$/;"	t	typeref:struct:__anon67
DCMI_ExtendedDataMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_ExtendedDataMode; \/*!< Specifies the data width: 8-bit, 10-bit, 12-bit or 14-bit.$/;"	m	struct:__anon65
DCMI_ExtendedDataMode_10b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	193;"	d
DCMI_ExtendedDataMode_12b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	194;"	d
DCMI_ExtendedDataMode_14b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	195;"	d
DCMI_ExtendedDataMode_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	192;"	d
DCMI_FLAG_ERRMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	246;"	d
DCMI_FLAG_ERRRI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	238;"	d
DCMI_FLAG_FNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	232;"	d
DCMI_FLAG_FRAMEMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	244;"	d
DCMI_FLAG_FRAMERI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	236;"	d
DCMI_FLAG_HSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	230;"	d
DCMI_FLAG_LINEMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	248;"	d
DCMI_FLAG_LINERI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	240;"	d
DCMI_FLAG_OVFMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	245;"	d
DCMI_FLAG_OVFRI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	237;"	d
DCMI_FLAG_VSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	231;"	d
DCMI_FLAG_VSYNCMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	247;"	d
DCMI_FLAG_VSYNCRI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	239;"	d
DCMI_FrameEndCode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint8_t DCMI_FrameEndCode;   \/*!< Specifies the code of the frame end delimiter. *\/$/;"	m	struct:__anon67
DCMI_FrameStartCode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint8_t DCMI_FrameStartCode; \/*!< Specifies the code of the frame start delimiter. *\/$/;"	m	struct:__anon67
DCMI_HSPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_HSPolarity;       \/*!< Specifies the Horizontal synchronization polarity: High or Low.$/;"	m	struct:__anon65
DCMI_HSPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	167;"	d
DCMI_HSPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	166;"	d
DCMI_HorizontalOffsetCount	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_HorizontalOffsetCount;  \/*!< Specifies the number of pixel clocks to count before starting a capture.$/;"	m	struct:__anon66
DCMI_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	210;"	d
DCMI_IT_FRAME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	208;"	d
DCMI_IT_LINE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	212;"	d
DCMI_IT_OVF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	209;"	d
DCMI_IT_VSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	211;"	d
DCMI_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^} DCMI_InitTypeDef;$/;"	t	typeref:struct:__anon65
DCMI_LineEndCode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint8_t DCMI_LineEndCode;    \/*!< Specifies the code of the line end delimiter. *\/$/;"	m	struct:__anon67
DCMI_LineStartCode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint8_t DCMI_LineStartCode;  \/*!< Specifies the code of the line start delimiter. *\/$/;"	m	struct:__anon67
DCMI_PCKPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_PCKPolarity;      \/*!< Specifies the Pixel clock polarity: Falling or Rising.$/;"	m	struct:__anon65
DCMI_PCKPolarity_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	142;"	d
DCMI_PCKPolarity_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	143;"	d
DCMI_SynchroMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_SynchroMode;      \/*!< Specifies the Synchronization Mode: Hardware or Embedded.$/;"	m	struct:__anon65
DCMI_SynchroMode_Embedded	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	130;"	d
DCMI_SynchroMode_Hardware	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	128;"	d
DCMI_VSPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_VSPolarity;       \/*!< Specifies the Vertical synchronization polarity: High or Low.$/;"	m	struct:__anon65
DCMI_VSPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	155;"	d
DCMI_VSPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	154;"	d
DCMI_VerticalLineCount	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_VerticalLineCount;      \/*!< Specifies the number of lines to be captured from the starting point.$/;"	m	struct:__anon66
DCMI_VerticalStartLine	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	/^  uint16_t DCMI_VerticalStartLine;      \/*!< Specifies the Vertical start line count from which the image capture$/;"	m	struct:__anon66
IS_DCMI_CAPTURE_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	118;"	d
IS_DCMI_CAPTURE_RATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	181;"	d
IS_DCMI_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	263;"	d
IS_DCMI_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	213;"	d
IS_DCMI_EXTENDED_DATA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	196;"	d
IS_DCMI_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	249;"	d
IS_DCMI_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	214;"	d
IS_DCMI_HSPOLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	168;"	d
IS_DCMI_PCKPOLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	144;"	d
IS_DCMI_SYNCHRO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	132;"	d
IS_DCMI_VSPOLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	156;"	d
__STM32F4xx_DCMI_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dcmi.h	30;"	d
DMA_BufferSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_BufferSize;         \/*!< Specifies the buffer size, in data unit, of the specified Stream. $/;"	m	struct:__anon34
DMA_Channel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_Channel;            \/*!< Specifies the channel used for the specified stream. $/;"	m	struct:__anon34
DMA_Channel_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	141;"	d
DMA_Channel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	142;"	d
DMA_Channel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	143;"	d
DMA_Channel_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	144;"	d
DMA_Channel_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	145;"	d
DMA_Channel_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	146;"	d
DMA_Channel_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	147;"	d
DMA_Channel_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	148;"	d
DMA_DIR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_DIR;                \/*!< Specifies if the data will be transferred from memory to peripheral, $/;"	m	struct:__anon34
DMA_DIR_MemoryToMemory	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	168;"	d
DMA_DIR_MemoryToPeripheral	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	167;"	d
DMA_DIR_PeripheralToMemory	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	166;"	d
DMA_FIFOMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_FIFOMode;          \/*!< Specifies if the FIFO mode or Direct mode will be used for the specified Stream.$/;"	m	struct:__anon34
DMA_FIFOMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	276;"	d
DMA_FIFOMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	277;"	d
DMA_FIFOStatus_1QuarterFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	341;"	d
DMA_FIFOStatus_3QuartersFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	343;"	d
DMA_FIFOStatus_Empty	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	344;"	d
DMA_FIFOStatus_Full	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	345;"	d
DMA_FIFOStatus_HalfFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	342;"	d
DMA_FIFOStatus_Less1QuarterFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	340;"	d
DMA_FIFOThreshold	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_FIFOThreshold;      \/*!< Specifies the FIFO threshold level.$/;"	m	struct:__anon34
DMA_FIFOThreshold_1QuarterFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	289;"	d
DMA_FIFOThreshold_3QuartersFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	291;"	d
DMA_FIFOThreshold_Full	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	292;"	d
DMA_FIFOThreshold_HalfFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	290;"	d
DMA_FLAG_DMEIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	361;"	d
DMA_FLAG_DMEIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	366;"	d
DMA_FLAG_DMEIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	371;"	d
DMA_FLAG_DMEIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	376;"	d
DMA_FLAG_DMEIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	381;"	d
DMA_FLAG_DMEIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	386;"	d
DMA_FLAG_DMEIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	391;"	d
DMA_FLAG_DMEIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	396;"	d
DMA_FLAG_FEIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	360;"	d
DMA_FLAG_FEIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	365;"	d
DMA_FLAG_FEIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	370;"	d
DMA_FLAG_FEIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	375;"	d
DMA_FLAG_FEIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	380;"	d
DMA_FLAG_FEIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	385;"	d
DMA_FLAG_FEIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	390;"	d
DMA_FLAG_FEIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	395;"	d
DMA_FLAG_HTIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	363;"	d
DMA_FLAG_HTIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	368;"	d
DMA_FLAG_HTIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	373;"	d
DMA_FLAG_HTIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	378;"	d
DMA_FLAG_HTIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	383;"	d
DMA_FLAG_HTIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	388;"	d
DMA_FLAG_HTIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	393;"	d
DMA_FLAG_HTIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	398;"	d
DMA_FLAG_TCIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	364;"	d
DMA_FLAG_TCIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	369;"	d
DMA_FLAG_TCIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	374;"	d
DMA_FLAG_TCIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	379;"	d
DMA_FLAG_TCIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	384;"	d
DMA_FLAG_TCIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	389;"	d
DMA_FLAG_TCIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	394;"	d
DMA_FLAG_TCIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	399;"	d
DMA_FLAG_TEIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	362;"	d
DMA_FLAG_TEIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	367;"	d
DMA_FLAG_TEIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	372;"	d
DMA_FLAG_TEIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	377;"	d
DMA_FLAG_TEIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	382;"	d
DMA_FLAG_TEIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	387;"	d
DMA_FLAG_TEIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	392;"	d
DMA_FLAG_TEIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	397;"	d
DMA_FlowCtrl_Memory	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	533;"	d
DMA_FlowCtrl_Peripheral	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	534;"	d
DMA_IT_DME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	435;"	d
DMA_IT_DMEIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	448;"	d
DMA_IT_DMEIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	453;"	d
DMA_IT_DMEIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	458;"	d
DMA_IT_DMEIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	463;"	d
DMA_IT_DMEIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	468;"	d
DMA_IT_DMEIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	473;"	d
DMA_IT_DMEIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	478;"	d
DMA_IT_DMEIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	483;"	d
DMA_IT_FE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	436;"	d
DMA_IT_FEIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	447;"	d
DMA_IT_FEIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	452;"	d
DMA_IT_FEIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	457;"	d
DMA_IT_FEIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	462;"	d
DMA_IT_FEIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	467;"	d
DMA_IT_FEIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	472;"	d
DMA_IT_FEIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	477;"	d
DMA_IT_FEIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	482;"	d
DMA_IT_HT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	433;"	d
DMA_IT_HTIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	450;"	d
DMA_IT_HTIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	455;"	d
DMA_IT_HTIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	460;"	d
DMA_IT_HTIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	465;"	d
DMA_IT_HTIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	470;"	d
DMA_IT_HTIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	475;"	d
DMA_IT_HTIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	480;"	d
DMA_IT_HTIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	485;"	d
DMA_IT_TC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	432;"	d
DMA_IT_TCIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	451;"	d
DMA_IT_TCIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	456;"	d
DMA_IT_TCIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	461;"	d
DMA_IT_TCIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	466;"	d
DMA_IT_TCIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	471;"	d
DMA_IT_TCIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	476;"	d
DMA_IT_TCIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	481;"	d
DMA_IT_TCIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	486;"	d
DMA_IT_TE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	434;"	d
DMA_IT_TEIF0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	449;"	d
DMA_IT_TEIF1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	454;"	d
DMA_IT_TEIF2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	459;"	d
DMA_IT_TEIF3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	464;"	d
DMA_IT_TEIF4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	469;"	d
DMA_IT_TEIF5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	474;"	d
DMA_IT_TEIF6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	479;"	d
DMA_IT_TEIF7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	484;"	d
DMA_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^}DMA_InitTypeDef;$/;"	t	typeref:struct:__anon34
DMA_Memory0BaseAddr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_Memory0BaseAddr;    \/*!< Specifies the memory 0 base address for DMAy Streamx. $/;"	m	struct:__anon34
DMA_MemoryBurst	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_MemoryBurst;        \/*!< Specifies the Burst transfer configuration for the memory transfers. $/;"	m	struct:__anon34
DMA_MemoryBurst_INC16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	309;"	d
DMA_MemoryBurst_INC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	307;"	d
DMA_MemoryBurst_INC8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	308;"	d
DMA_MemoryBurst_Single	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	306;"	d
DMA_MemoryDataSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_MemoryDataSize;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anon34
DMA_MemoryDataSize_Byte	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	231;"	d
DMA_MemoryDataSize_HalfWord	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	232;"	d
DMA_MemoryDataSize_Word	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	233;"	d
DMA_MemoryInc	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_MemoryInc;          \/*!< Specifies whether the memory address register should be incremented or not.$/;"	m	struct:__anon34
DMA_MemoryInc_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	204;"	d
DMA_MemoryInc_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	203;"	d
DMA_Memory_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	546;"	d
DMA_Memory_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	547;"	d
DMA_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_Mode;               \/*!< Specifies the operation mode of the DMAy Streamx.$/;"	m	struct:__anon34
DMA_Mode_Circular	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	247;"	d
DMA_Mode_Normal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	246;"	d
DMA_PINCOS_Psize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	520;"	d
DMA_PINCOS_WordAligned	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	521;"	d
DMA_PeripheralBaseAddr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralBaseAddr; \/*!< Specifies the peripheral base address for DMAy Streamx. *\/$/;"	m	struct:__anon34
DMA_PeripheralBurst	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralBurst;    \/*!< Specifies the Burst transfer configuration for the peripheral transfers. $/;"	m	struct:__anon34
DMA_PeripheralBurst_INC16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	326;"	d
DMA_PeripheralBurst_INC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	324;"	d
DMA_PeripheralBurst_INC8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	325;"	d
DMA_PeripheralBurst_Single	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	323;"	d
DMA_PeripheralDataSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralDataSize; \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon34
DMA_PeripheralDataSize_Byte	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	216;"	d
DMA_PeripheralDataSize_HalfWord	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	217;"	d
DMA_PeripheralDataSize_Word	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	218;"	d
DMA_PeripheralInc	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_PeripheralInc;      \/*!< Specifies whether the Peripheral address register should be incremented or not.$/;"	m	struct:__anon34
DMA_PeripheralInc_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	191;"	d
DMA_PeripheralInc_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	190;"	d
DMA_Priority	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	/^  uint32_t DMA_Priority;           \/*!< Specifies the software priority for the DMAy Streamx.$/;"	m	struct:__anon34
DMA_Priority_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	261;"	d
DMA_Priority_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	259;"	d
DMA_Priority_Medium	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	260;"	d
DMA_Priority_VeryHigh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	262;"	d
IS_DMA_ALL_CONTROLLER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	135;"	d
IS_DMA_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	118;"	d
IS_DMA_BUFFER_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	181;"	d
IS_DMA_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	150;"	d
IS_DMA_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	401;"	d
IS_DMA_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	488;"	d
IS_DMA_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	438;"	d
IS_DMA_CURRENT_MEM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	549;"	d
IS_DMA_DIRECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	170;"	d
IS_DMA_FIFO_MODE_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	279;"	d
IS_DMA_FIFO_STATUS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	347;"	d
IS_DMA_FIFO_THRESHOLD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	294;"	d
IS_DMA_FLOW_CTRL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	536;"	d
IS_DMA_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	404;"	d
IS_DMA_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	492;"	d
IS_DMA_MEMORY_BURST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	311;"	d
IS_DMA_MEMORY_DATA_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	235;"	d
IS_DMA_MEMORY_INC_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	206;"	d
IS_DMA_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	249;"	d
IS_DMA_PERIPHERAL_BURST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	328;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	220;"	d
IS_DMA_PERIPHERAL_INC_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	193;"	d
IS_DMA_PINCOS_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	523;"	d
IS_DMA_PRIORITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	264;"	d
__STM32F4xx_DMA_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma.h	31;"	d
CLUT_CM_ARGB8888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	311;"	d
CLUT_CM_RGB888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	312;"	d
CM_A4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	287;"	d
CM_A8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	286;"	d
CM_AL44	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	283;"	d
CM_AL88	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	284;"	d
CM_ARGB1555	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	280;"	d
CM_ARGB4444	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	281;"	d
CM_ARGB8888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	277;"	d
CM_L4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	285;"	d
CM_L8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	282;"	d
CM_RGB565	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	279;"	d
CM_RGB888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	278;"	d
COLOR_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	326;"	d
COMBINE_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	352;"	d
DEADTIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	410;"	d
DMA2D_ARGB1555	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	206;"	d
DMA2D_ARGB4444	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	207;"	d
DMA2D_ARGB8888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	203;"	d
DMA2D_BGCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGCM;                           \/*!< configures the DMA2D background color mode . $/;"	m	struct:__anon87
DMA2D_BGCMAR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGCMAR;                         \/*!< Configures the DMA2D background CLUT memory address.$/;"	m	struct:__anon87
DMA2D_BGC_BLUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGC_BLUE;                       \/*!< Specifies the DMA2D background blue value $/;"	m	struct:__anon87
DMA2D_BGC_GREEN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGC_GREEN;                      \/*!< Specifies the DMA2D background green value $/;"	m	struct:__anon87
DMA2D_BGC_RED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGC_RED;                        \/*!< Specifies the DMA2D background red value $/;"	m	struct:__anon87
DMA2D_BGMA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGMA;                           \/*!< configures the DMA2D background memory address.$/;"	m	struct:__anon87
DMA2D_BGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGO;                            \/*!< configures the DMA2D background offset.$/;"	m	struct:__anon87
DMA2D_BGPFC_ALPHA_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGPFC_ALPHA_MODE;               \/*!< configures the DMA2D background alpha mode. $/;"	m	struct:__anon87
DMA2D_BGPFC_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BGPFC_ALPHA_VALUE;              \/*!< Specifies the DMA2D background alpha value $/;"	m	struct:__anon87
DMA2D_BG_CLUT_CM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BG_CLUT_CM;                     \/*!< configures the DMA2D background CLUT color mode. $/;"	m	struct:__anon87
DMA2D_BG_CLUT_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_BG_CLUT_SIZE;                   \/*!< configures the DMA2D background CLUT size. $/;"	m	struct:__anon87
DMA2D_BG_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^} DMA2D_BG_InitTypeDef;$/;"	t	typeref:struct:__anon87
DMA2D_CMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_CMode;                          \/*!< configures the color format of the output image.$/;"	m	struct:__anon85
DMA2D_FGCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGCM;                           \/*!< configures the DMA2D foreground color mode . $/;"	m	struct:__anon86
DMA2D_FGCMAR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGCMAR;                         \/*!< Configures the DMA2D foreground CLUT memory address.$/;"	m	struct:__anon86
DMA2D_FGC_BLUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGC_BLUE;                       \/*!< Specifies the DMA2D foreground blue value $/;"	m	struct:__anon86
DMA2D_FGC_GREEN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGC_GREEN;                      \/*!< Specifies the DMA2D foreground green value $/;"	m	struct:__anon86
DMA2D_FGC_RED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGC_RED;                        \/*!< Specifies the DMA2D foreground red value $/;"	m	struct:__anon86
DMA2D_FGMA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGMA;                           \/*!< configures the DMA2D foreground memory address.$/;"	m	struct:__anon86
DMA2D_FGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGO;                            \/*!< configures the DMA2D foreground offset.$/;"	m	struct:__anon86
DMA2D_FGPFC_ALPHA_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGPFC_ALPHA_MODE;               \/*!< configures the DMA2D foreground alpha mode. $/;"	m	struct:__anon86
DMA2D_FGPFC_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FGPFC_ALPHA_VALUE;              \/*!< Specifies the DMA2D foreground alpha value $/;"	m	struct:__anon86
DMA2D_FG_CLUT_CM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FG_CLUT_CM;                     \/*!< configures the DMA2D foreground CLUT color mode. $/;"	m	struct:__anon86
DMA2D_FG_CLUT_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_FG_CLUT_SIZE;                   \/*!< configures the DMA2D foreground CLUT size. $/;"	m	struct:__anon86
DMA2D_FG_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^} DMA2D_FG_InitTypeDef;$/;"	t	typeref:struct:__anon86
DMA2D_FLAG_CAE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	391;"	d
DMA2D_FLAG_CE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	389;"	d
DMA2D_FLAG_CTC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	390;"	d
DMA2D_FLAG_TC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	393;"	d
DMA2D_FLAG_TE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	394;"	d
DMA2D_FLAG_TW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	392;"	d
DMA2D_IT_CAE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	372;"	d
DMA2D_IT_CE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	370;"	d
DMA2D_IT_CTC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	371;"	d
DMA2D_IT_TC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	374;"	d
DMA2D_IT_TE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	375;"	d
DMA2D_IT_TW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	373;"	d
DMA2D_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^} DMA2D_InitTypeDef;$/;"	t	typeref:struct:__anon85
DMA2D_Line	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	249;"	d
DMA2D_M2M	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	187;"	d
DMA2D_M2M_BLEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	189;"	d
DMA2D_M2M_PFC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	188;"	d
DMA2D_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_Mode;                           \/*!< configures the DMA2D transfer mode.$/;"	m	struct:__anon85
DMA2D_NumberOfLine	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_NumberOfLine;                   \/*!< Configures the number of line of the area to be transfered.$/;"	m	struct:__anon85
DMA2D_OUTPUT_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	235;"	d
DMA2D_OutputAlpha	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_OutputAlpha;                    \/*!< configures the alpha channel of the output color. $/;"	m	struct:__anon85
DMA2D_OutputBlue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_OutputBlue;                     \/*!< configures the blue value of the output image. $/;"	m	struct:__anon85
DMA2D_OutputGreen	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_OutputGreen;                    \/*!< configures the green value of the output image. $/;"	m	struct:__anon85
DMA2D_OutputMemoryAdd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_OutputMemoryAdd;                \/*!< Specifies the memory address. This parameter $/;"	m	struct:__anon85
DMA2D_OutputOffset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_OutputOffset;                   \/*!< Specifies the Offset value. This parameter must be range from$/;"	m	struct:__anon85
DMA2D_OutputRed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_OutputRed;                      \/*!< configures the red value of the output image. $/;"	m	struct:__anon85
DMA2D_Output_Color	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	221;"	d
DMA2D_PixelPerLine	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	/^  uint32_t DMA2D_PixelPerLine;                   \/*!< Configures the number pixel per line of the area to be transfered.$/;"	m	struct:__anon85
DMA2D_R2M	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	190;"	d
DMA2D_RGB565	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	205;"	d
DMA2D_RGB888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	204;"	d
DMA2D_pixel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	248;"	d
IS_DMA2D_BGCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	296;"	d
IS_DMA2D_BGC_BLUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	338;"	d
IS_DMA2D_BGC_GREEN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	339;"	d
IS_DMA2D_BGC_RED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	340;"	d
IS_DMA2D_BGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	266;"	d
IS_DMA2D_BG_ALPHA_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	358;"	d
IS_DMA2D_BG_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	337;"	d
IS_DMA2D_BG_CLUT_CM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	316;"	d
IS_DMA2D_BG_CLUT_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	335;"	d
IS_DMA2D_CMODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	209;"	d
IS_DMA2D_DEAD_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	412;"	d
IS_DMA2D_FGCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	289;"	d
IS_DMA2D_FGC_BLUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	331;"	d
IS_DMA2D_FGC_GREEN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	332;"	d
IS_DMA2D_FGC_RED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	333;"	d
IS_DMA2D_FGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	264;"	d
IS_DMA2D_FG_ALPHA_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	354;"	d
IS_DMA2D_FG_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	330;"	d
IS_DMA2D_FG_CLUT_CM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	314;"	d
IS_DMA2D_FG_CLUT_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	328;"	d
IS_DMA2D_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	397;"	d
IS_DMA2D_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	377;"	d
IS_DMA2D_LINE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	251;"	d
IS_DMA2D_LineWatermark	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	417;"	d
IS_DMA2D_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	192;"	d
IS_DMA2D_OALPHA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	226;"	d
IS_DMA2D_OBLUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	225;"	d
IS_DMA2D_OGREEN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	223;"	d
IS_DMA2D_ORED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	224;"	d
IS_DMA2D_OUTPUT_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	237;"	d
IS_DMA2D_PIXEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	252;"	d
LINE_WATERMARK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	415;"	d
NO_MODIF_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	350;"	d
OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	262;"	d
REPLACE_ALPHA_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	351;"	d
__STM32F4xx_DMA2D_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_dma2d.h	25;"	d
EXTIMode_TypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^}EXTIMode_TypeDef;$/;"	t	typeref:enum:__anon47
EXTITrigger_TypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^}EXTITrigger_TypeDef;$/;"	t	typeref:enum:__anon48
EXTI_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^}EXTI_InitTypeDef;$/;"	t	typeref:struct:__anon49
EXTI_Line	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  uint32_t EXTI_Line;               \/*!< Specifies the EXTI lines to be enabled or disabled.$/;"	m	struct:__anon49
EXTI_Line0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	105;"	d
EXTI_Line1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	106;"	d
EXTI_Line10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	115;"	d
EXTI_Line11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	116;"	d
EXTI_Line12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	117;"	d
EXTI_Line13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	118;"	d
EXTI_Line14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	119;"	d
EXTI_Line15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	120;"	d
EXTI_Line16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	121;"	d
EXTI_Line17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	122;"	d
EXTI_Line18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	123;"	d
EXTI_Line19	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	124;"	d
EXTI_Line2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	107;"	d
EXTI_Line20	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	125;"	d
EXTI_Line21	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	126;"	d
EXTI_Line22	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	127;"	d
EXTI_Line3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	108;"	d
EXTI_Line4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	109;"	d
EXTI_Line5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	110;"	d
EXTI_Line6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	111;"	d
EXTI_Line7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	112;"	d
EXTI_Line8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	113;"	d
EXTI_Line9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	114;"	d
EXTI_LineCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  FunctionalState EXTI_LineCmd;     \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon49
EXTI_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTIMode_TypeDef EXTI_Mode;       \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon49
EXTI_Mode_Event	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTI_Mode_Event = 0x04$/;"	e	enum:__anon47
EXTI_Mode_Interrupt	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTI_Mode_Interrupt = 0x00,$/;"	e	enum:__anon47
EXTI_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTITrigger_TypeDef EXTI_Trigger; \/*!< Specifies the trigger signal active edge for the EXTI lines.$/;"	m	struct:__anon49
EXTI_Trigger_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTI_Trigger_Falling = 0x0C,  $/;"	e	enum:__anon48
EXTI_Trigger_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTI_Trigger_Rising = 0x08,$/;"	e	enum:__anon48
EXTI_Trigger_Rising_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	/^  EXTI_Trigger_Rising_Falling = 0x10$/;"	e	enum:__anon48
IS_EXTI_LINE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	129;"	d
IS_EXTI_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	60;"	d
IS_EXTI_TRIGGER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	73;"	d
IS_GET_EXTI_LINE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	131;"	d
__STM32F4xx_EXTI_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_exti.h	31;"	d
ACR_BYTE0_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	390;"	d
CR_PSIZE_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	370;"	d
FLASH_BUSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_BUSY = 1,$/;"	e	enum:__anon79
FLASH_COMPLETE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_COMPLETE$/;"	e	enum:__anon79
FLASH_ERROR_OPERATION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_OPERATION,$/;"	e	enum:__anon79
FLASH_ERROR_PGA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_PGA,$/;"	e	enum:__anon79
FLASH_ERROR_PGP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_PGP,$/;"	e	enum:__anon79
FLASH_ERROR_PGS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_PGS,$/;"	e	enum:__anon79
FLASH_ERROR_PROGRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_PROGRAM,$/;"	e	enum:__anon79
FLASH_ERROR_RD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_RD,$/;"	e	enum:__anon79
FLASH_ERROR_WRP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^  FLASH_ERROR_WRP,$/;"	e	enum:__anon79
FLASH_FLAG_BSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	353;"	d
FLASH_FLAG_EOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	346;"	d
FLASH_FLAG_OPERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	347;"	d
FLASH_FLAG_PGAERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	349;"	d
FLASH_FLAG_PGPERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	350;"	d
FLASH_FLAG_PGSERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	351;"	d
FLASH_FLAG_RDERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	352;"	d
FLASH_FLAG_WRPERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	348;"	d
FLASH_IT_EOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	336;"	d
FLASH_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	337;"	d
FLASH_KEY1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	379;"	d
FLASH_KEY2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	380;"	d
FLASH_Latency_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	74;"	d
FLASH_Latency_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	75;"	d
FLASH_Latency_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	84;"	d
FLASH_Latency_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	85;"	d
FLASH_Latency_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	86;"	d
FLASH_Latency_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	87;"	d
FLASH_Latency_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	88;"	d
FLASH_Latency_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	89;"	d
FLASH_Latency_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	76;"	d
FLASH_Latency_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	77;"	d
FLASH_Latency_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	78;"	d
FLASH_Latency_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	79;"	d
FLASH_Latency_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	80;"	d
FLASH_Latency_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	81;"	d
FLASH_Latency_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	82;"	d
FLASH_Latency_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	83;"	d
FLASH_OPT_KEY1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	381;"	d
FLASH_OPT_KEY2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	382;"	d
FLASH_PSIZE_BYTE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	366;"	d
FLASH_PSIZE_DOUBLE_WORD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	369;"	d
FLASH_PSIZE_HALF_WORD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	367;"	d
FLASH_PSIZE_WORD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	368;"	d
FLASH_Sector_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	131;"	d
FLASH_Sector_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	132;"	d
FLASH_Sector_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	141;"	d
FLASH_Sector_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	142;"	d
FLASH_Sector_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	143;"	d
FLASH_Sector_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	144;"	d
FLASH_Sector_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	145;"	d
FLASH_Sector_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	146;"	d
FLASH_Sector_16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	147;"	d
FLASH_Sector_17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	148;"	d
FLASH_Sector_18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	149;"	d
FLASH_Sector_19	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	150;"	d
FLASH_Sector_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	133;"	d
FLASH_Sector_20	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	151;"	d
FLASH_Sector_21	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	152;"	d
FLASH_Sector_22	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	153;"	d
FLASH_Sector_23	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	154;"	d
FLASH_Sector_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	134;"	d
FLASH_Sector_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	135;"	d
FLASH_Sector_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	136;"	d
FLASH_Sector_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	137;"	d
FLASH_Sector_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	138;"	d
FLASH_Sector_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	139;"	d
FLASH_Sector_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	140;"	d
FLASH_Status	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	/^}FLASH_Status;$/;"	t	typeref:enum:__anon79
IS_FLASH_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	170;"	d
IS_FLASH_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	175;"	d
IS_FLASH_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	180;"	d
IS_FLASH_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	354;"	d
IS_FLASH_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	355;"	d
IS_FLASH_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	338;"	d
IS_FLASH_LATENCY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	92;"	d
IS_FLASH_SECTOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	156;"	d
IS_OB_BOOT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	328;"	d
IS_OB_BOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	317;"	d
IS_OB_IWDG_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	284;"	d
IS_OB_PCROP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	260;"	d
IS_OB_PCROP_SELECT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	226;"	d
IS_OB_RDP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	272;"	d
IS_OB_STDBY_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	305;"	d
IS_OB_STOP_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	294;"	d
IS_OB_WRP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	216;"	d
IS_VOLTAGERANGE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	120;"	d
OB_BOR_LEVEL1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	315;"	d
OB_BOR_LEVEL2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	314;"	d
OB_BOR_LEVEL3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	313;"	d
OB_BOR_OFF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	316;"	d
OB_Dual_BootDisabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	327;"	d
OB_Dual_BootEnabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	326;"	d
OB_IWDG_HW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	283;"	d
OB_IWDG_SW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	282;"	d
OB_PCROP_Sector_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	234;"	d
OB_PCROP_Sector_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	235;"	d
OB_PCROP_Sector_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	244;"	d
OB_PCROP_Sector_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	245;"	d
OB_PCROP_Sector_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	246;"	d
OB_PCROP_Sector_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	247;"	d
OB_PCROP_Sector_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	248;"	d
OB_PCROP_Sector_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	249;"	d
OB_PCROP_Sector_16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	250;"	d
OB_PCROP_Sector_17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	251;"	d
OB_PCROP_Sector_18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	252;"	d
OB_PCROP_Sector_19	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	253;"	d
OB_PCROP_Sector_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	236;"	d
OB_PCROP_Sector_20	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	254;"	d
OB_PCROP_Sector_21	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	255;"	d
OB_PCROP_Sector_22	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	256;"	d
OB_PCROP_Sector_23	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	257;"	d
OB_PCROP_Sector_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	237;"	d
OB_PCROP_Sector_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	238;"	d
OB_PCROP_Sector_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	239;"	d
OB_PCROP_Sector_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	240;"	d
OB_PCROP_Sector_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	241;"	d
OB_PCROP_Sector_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	242;"	d
OB_PCROP_Sector_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	243;"	d
OB_PCROP_Sector_All	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	258;"	d
OB_PcROP_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	224;"	d
OB_PcROP_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	225;"	d
OB_RDP_Level_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	268;"	d
OB_RDP_Level_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	269;"	d
OB_STDBY_NoRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	303;"	d
OB_STDBY_RST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	304;"	d
OB_STOP_NoRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	292;"	d
OB_STOP_RST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	293;"	d
OB_WRP_Sector_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	190;"	d
OB_WRP_Sector_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	191;"	d
OB_WRP_Sector_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	200;"	d
OB_WRP_Sector_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	201;"	d
OB_WRP_Sector_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	202;"	d
OB_WRP_Sector_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	203;"	d
OB_WRP_Sector_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	204;"	d
OB_WRP_Sector_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	205;"	d
OB_WRP_Sector_16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	206;"	d
OB_WRP_Sector_17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	207;"	d
OB_WRP_Sector_18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	208;"	d
OB_WRP_Sector_19	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	209;"	d
OB_WRP_Sector_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	192;"	d
OB_WRP_Sector_20	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	210;"	d
OB_WRP_Sector_21	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	211;"	d
OB_WRP_Sector_22	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	212;"	d
OB_WRP_Sector_23	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	213;"	d
OB_WRP_Sector_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	193;"	d
OB_WRP_Sector_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	194;"	d
OB_WRP_Sector_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	195;"	d
OB_WRP_Sector_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	196;"	d
OB_WRP_Sector_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	197;"	d
OB_WRP_Sector_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	198;"	d
OB_WRP_Sector_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	199;"	d
OB_WRP_Sector_All	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	214;"	d
OPTCR1_BYTE2_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	411;"	d
OPTCR_BYTE0_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	394;"	d
OPTCR_BYTE1_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	398;"	d
OPTCR_BYTE2_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	402;"	d
OPTCR_BYTE3_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	406;"	d
RDP_KEY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	378;"	d
VoltageRange_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	115;"	d
VoltageRange_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	116;"	d
VoltageRange_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	117;"	d
VoltageRange_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	118;"	d
__STM32F4xx_FLASH_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_flash.h	31;"	d
FMC_AccessMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_AccessMode;             \/*!< Specifies the asynchronous access mode. $/;"	m	struct:__anon91
FMC_AccessMode_A	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	615;"	d
FMC_AccessMode_B	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	616;"	d
FMC_AccessMode_C	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	617;"	d
FMC_AccessMode_D	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	618;"	d
FMC_AddressHoldTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_AddressHoldTime;        \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon91
FMC_AddressSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_AddressSetupTime;       \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon91
FMC_AsynchronousWait	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_AsynchronousWait;     \/*!< Enables or disables wait signal during asynchronous transfers,$/;"	m	struct:__anon92
FMC_AsynchronousWait_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	457;"	d
FMC_AsynchronousWait_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	458;"	d
FMC_AttributeSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_AttributeSpaceTimingStruct;  \/*!< FMC Attribute Space Timing *\/ $/;"	m	struct:__anon95
FMC_AttributeSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_AttributeSpaceTimingStruct; \/*!< FMC Attribute Space Timing *\/$/;"	m	struct:__anon94
FMC_AutoRefreshNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_AutoRefreshNumber;      \/*!< Defines the number of consecutive auto refresh command issued$/;"	m	struct:__anon97
FMC_Bank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_Bank;                   \/*!< Specifies the SDRAM memory bank that will be used.$/;"	m	struct:__anon98
FMC_Bank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_Bank;                \/*!< Specifies the NOR\/SRAM memory bank that will be used.$/;"	m	struct:__anon92
FMC_Bank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_Bank;              \/*!< Specifies the NAND memory bank that will be used.$/;"	m	struct:__anon94
FMC_Bank1_NORSRAM1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	347;"	d
FMC_Bank1_NORSRAM2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	348;"	d
FMC_Bank1_NORSRAM3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	349;"	d
FMC_Bank1_NORSRAM4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	350;"	d
FMC_Bank1_SDRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	383;"	d
FMC_Bank2_NAND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	363;"	d
FMC_Bank2_SDRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	384;"	d
FMC_Bank3_NAND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	364;"	d
FMC_Bank4_PCCARD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	375;"	d
FMC_BurstAccessMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_BurstAccessMode;     \/*!< Enables or disables the burst access mode for Flash memory,$/;"	m	struct:__anon92
FMC_BurstAccessMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	445;"	d
FMC_BurstAccessMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	446;"	d
FMC_BusTurnAroundDuration	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_BusTurnAroundDuration;  \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon91
FMC_CASLatency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_CASLatency;             \/*!< Defines the SDRAM CAS latency in number of memory clock cycles.$/;"	m	struct:__anon98
FMC_CAS_Latency_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	813;"	d
FMC_CAS_Latency_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	814;"	d
FMC_CAS_Latency_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	815;"	d
FMC_CClock_SyncAsync	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	556;"	d
FMC_CClock_SyncOnly	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	555;"	d
FMC_CLKDivision	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_CLKDivision;            \/*!< Defines the period of CLK clock output signal, expressed in number of HCLK cycles.$/;"	m	struct:__anon91
FMC_ColumnBitsNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ColumnBitsNumber;       \/*!< Defines the number of bits of column address.$/;"	m	struct:__anon98
FMC_ColumnBits_Number_10b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	754;"	d
FMC_ColumnBits_Number_11b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	755;"	d
FMC_ColumnBits_Number_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	752;"	d
FMC_ColumnBits_Number_9b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	753;"	d
FMC_CommandMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_CommandMode;            \/*!< Defines the command issued to the SDRAM device.$/;"	m	struct:__anon97
FMC_CommandTarget	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_CommandTarget;          \/*!< Defines which bank (1 or 2) the command will be issued to.$/;"	m	struct:__anon97
FMC_Command_Mode_AutoRefresh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	945;"	d
FMC_Command_Mode_CLK_Enabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	943;"	d
FMC_Command_Mode_LoadMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	946;"	d
FMC_Command_Mode_PALL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	944;"	d
FMC_Command_Mode_PowerDown	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	948;"	d
FMC_Command_Mode_Selfrefresh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	947;"	d
FMC_Command_Mode_normal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	942;"	d
FMC_Command_Target_bank1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	966;"	d
FMC_Command_Target_bank1_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	967;"	d
FMC_Command_Target_bank2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	965;"	d
FMC_CommonSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_CommonSpaceTimingStruct;   \/*!< FMC Common Space Timing *\/ $/;"	m	struct:__anon94
FMC_CommonSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_CommonSpaceTimingStruct; \/*!< FMC Common Space Timing *\/$/;"	m	struct:__anon95
FMC_ContinousClock	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ContinousClock;       \/*!< Enables or disables the FMC clock output to external memory devices.$/;"	m	struct:__anon92
FMC_DataAddressMux	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_DataAddressMux;      \/*!< Specifies whether the address and data values are$/;"	m	struct:__anon92
FMC_DataAddressMux_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	402;"	d
FMC_DataAddressMux_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	403;"	d
FMC_DataLatency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_DataLatency;            \/*!< Defines the number of memory clock cycles to issue$/;"	m	struct:__anon91
FMC_DataSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_DataSetupTime;          \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon91
FMC_ECC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ECC;              \/*!< Enables or disables the ECC computation.$/;"	m	struct:__anon94
FMC_ECCPageSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ECCPageSize;      \/*!< Defines the page size for the extended ECC.$/;"	m	struct:__anon94
FMC_ECCPageSize_1024Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	677;"	d
FMC_ECCPageSize_2048Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	678;"	d
FMC_ECCPageSize_256Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	675;"	d
FMC_ECCPageSize_4096Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	679;"	d
FMC_ECCPageSize_512Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	676;"	d
FMC_ECCPageSize_8192Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	680;"	d
FMC_ECC_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	663;"	d
FMC_ECC_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	664;"	d
FMC_ExitSelfRefreshDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ExitSelfRefreshDelay;   \/*!< Defines the delay from releasing the self refresh command to $/;"	m	struct:__anon96
FMC_ExtendedMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ExtendedMode;        \/*!< Enables or disables the extended mode.$/;"	m	struct:__anon92
FMC_ExtendedMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	529;"	d
FMC_ExtendedMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	530;"	d
FMC_FLAG_Busy	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1047;"	d
FMC_FLAG_FEMPT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1045;"	d
FMC_FLAG_FallingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1044;"	d
FMC_FLAG_Level	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1043;"	d
FMC_FLAG_Refresh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1046;"	d
FMC_FLAG_RisingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1042;"	d
FMC_HiZSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_HiZSetupTime;   \/*!< Defines the number of HCLK clock cycles during which the$/;"	m	struct:__anon93
FMC_HoldSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_HoldSetupTime;  \/*!< Defines the number of HCLK clock cycles to hold address$/;"	m	struct:__anon93
FMC_IOSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NAND_PCCARDTimingInitTypeDef*  FMC_IOSpaceTimingStruct; \/*!< FMC IO Space Timing *\/  $/;"	m	struct:__anon95
FMC_IT_FallingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1021;"	d
FMC_IT_Level	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1020;"	d
FMC_IT_Refresh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1022;"	d
FMC_IT_RisingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1019;"	d
FMC_InternalBankNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_InternalBankNumber;     \/*!< Defines the number of bits of column address.$/;"	m	struct:__anon98
FMC_InternalBank_Number_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	799;"	d
FMC_InternalBank_Number_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	800;"	d
FMC_LoadToActiveDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_LoadToActiveDelay;      \/*!< Defines the delay between a Load Mode Register command and $/;"	m	struct:__anon96
FMC_MemoryDataWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_MemoryDataWidth;     \/*!< Specifies the external memory device width.$/;"	m	struct:__anon92
FMC_MemoryDataWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_MemoryDataWidth;  \/*!< Specifies the external memory device width.$/;"	m	struct:__anon94
FMC_MemoryType	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_MemoryType;          \/*!< Specifies the type of external memory attached to$/;"	m	struct:__anon92
FMC_MemoryType_NOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	417;"	d
FMC_MemoryType_PSRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	416;"	d
FMC_MemoryType_SRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	415;"	d
FMC_ModeRegisterDefinition	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ModeRegisterDefinition; \/*!< Defines the SDRAM Mode register content *\/$/;"	m	struct:__anon97
FMC_NANDInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_NANDInitTypeDef;$/;"	t	typeref:struct:__anon94
FMC_NAND_MemoryDataWidth_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	652;"	d
FMC_NAND_MemoryDataWidth_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	651;"	d
FMC_NAND_PCCARDTimingInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_NAND_PCCARDTimingInitTypeDef;$/;"	t	typeref:struct:__anon93
FMC_NORSRAMInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_NORSRAMInitTypeDef;$/;"	t	typeref:struct:__anon92
FMC_NORSRAMTimingInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_NORSRAMTimingInitTypeDef;$/;"	t	typeref:struct:__anon91
FMC_NORSRAM_MemoryDataWidth_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	431;"	d
FMC_NORSRAM_MemoryDataWidth_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	432;"	d
FMC_NORSRAM_MemoryDataWidth_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	430;"	d
FMC_NormalMode_Status	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	999;"	d
FMC_PCCARDInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_PCCARDInitTypeDef;$/;"	t	typeref:struct:__anon95
FMC_PowerDownMode_Status	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1001;"	d
FMC_RCDDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_RCDDelay;               \/*!< Defines the delay between the Activate Command and a Read\/Write command$/;"	m	struct:__anon96
FMC_RPDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_RPDelay;                \/*!< Defines the delay between a Precharge Command and an other command $/;"	m	struct:__anon96
FMC_ReadBurst	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ReadBurst;              \/*!< This bit enable the SDRAM controller to anticipate the next read commands $/;"	m	struct:__anon98
FMC_ReadPipeDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_ReadPipeDelay;          \/*!< Define the delay in system clock cycles on read data path.$/;"	m	struct:__anon98
FMC_ReadPipe_Delay_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	870;"	d
FMC_ReadPipe_Delay_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	871;"	d
FMC_ReadPipe_Delay_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	872;"	d
FMC_ReadWriteTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NORSRAMTimingInitTypeDef* FMC_ReadWriteTimingStruct; \/*!< Timing Parameters for write and read access if the  Extended Mode is not used*\/  $/;"	m	struct:__anon92
FMC_Read_Burst_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	857;"	d
FMC_Read_Burst_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	858;"	d
FMC_RowBitsNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_RowBitsNumber;          \/*!< Defines the number of bits of column address..$/;"	m	struct:__anon98
FMC_RowBits_Number_11b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	769;"	d
FMC_RowBits_Number_12b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	770;"	d
FMC_RowBits_Number_13b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	771;"	d
FMC_RowCycleDelay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_RowCycleDelay;          \/*!< Defines the delay between the Refresh command and the Activate command$/;"	m	struct:__anon96
FMC_SDClockPeriod	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_SDClockPeriod;          \/*!< Define the SDRAM Clock Period for both SDRAM Banks and they allow to disable$/;"	m	struct:__anon98
FMC_SDClock_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	842;"	d
FMC_SDClock_Period_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	843;"	d
FMC_SDClock_Period_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	844;"	d
FMC_SDMemoryDataWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_SDMemoryDataWidth;        \/*!< Defines the memory device width.$/;"	m	struct:__anon98
FMC_SDMemory_Width_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	785;"	d
FMC_SDMemory_Width_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	786;"	d
FMC_SDMemory_Width_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	784;"	d
FMC_SDRAMCommandTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_SDRAMCommandTypeDef;$/;"	t	typeref:struct:__anon97
FMC_SDRAMInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_SDRAMInitTypeDef;$/;"	t	typeref:struct:__anon98
FMC_SDRAMTimingInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^}FMC_SDRAMTimingInitTypeDef;$/;"	t	typeref:struct:__anon96
FMC_SDRAMTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_SDRAMTimingInitTypeDef* FMC_SDRAMTimingStruct;   \/*!< Timing Parameters for write and read access*\/                                            $/;"	m	struct:__anon98
FMC_SelfRefreshMode_Status	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1000;"	d
FMC_SelfRefreshTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_SelfRefreshTime;        \/*!< Defines the minimum Self Refresh period in number of memory clock $/;"	m	struct:__anon96
FMC_SetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_SetupTime;      \/*!< Defines the number of HCLK cycles to setup address before$/;"	m	struct:__anon93
FMC_TARSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_TARSetupTime;     \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon94
FMC_TARSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_TARSetupTime;   \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon95
FMC_TCLRSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_TCLRSetupTime;    \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon94
FMC_TCLRSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_TCLRSetupTime;  \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon95
FMC_WaitSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WaitSetupTime;  \/*!< Defines the minimum number of HCLK cycles to assert the$/;"	m	struct:__anon93
FMC_WaitSignal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WaitSignal;          \/*!< Enables or disables the wait state insertion via wait$/;"	m	struct:__anon92
FMC_WaitSignalActive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WaitSignalActive;    \/*!< Specifies if the wait signal is asserted by the memory one$/;"	m	struct:__anon92
FMC_WaitSignalActive_BeforeWaitState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	493;"	d
FMC_WaitSignalActive_DuringWaitState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	494;"	d
FMC_WaitSignalPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WaitSignalPolarity;  \/*!< Specifies the wait signal polarity, valid only when accessing$/;"	m	struct:__anon92
FMC_WaitSignalPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	470;"	d
FMC_WaitSignalPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	469;"	d
FMC_WaitSignal_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	517;"	d
FMC_WaitSignal_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	518;"	d
FMC_Waitfeature	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_Waitfeature;      \/*!< Enables or disables the Wait feature for the NAND Memory Bank.$/;"	m	struct:__anon94
FMC_Waitfeature	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_Waitfeature;    \/*!< Enables or disables the Wait feature for the Memory Bank.$/;"	m	struct:__anon95
FMC_Waitfeature_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	639;"	d
FMC_Waitfeature_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	640;"	d
FMC_WrapMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WrapMode;            \/*!< Enables or disables the Wrapped burst access mode for Flash$/;"	m	struct:__anon92
FMC_WrapMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	481;"	d
FMC_WrapMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	482;"	d
FMC_WriteBurst	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WriteBurst;          \/*!< Enables or disables the write burst operation.$/;"	m	struct:__anon92
FMC_WriteBurst_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	542;"	d
FMC_WriteBurst_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	543;"	d
FMC_WriteOperation	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WriteOperation;      \/*!< Enables or disables the write operation in the selected bank by the FMC. $/;"	m	struct:__anon92
FMC_WriteOperation_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	505;"	d
FMC_WriteOperation_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	506;"	d
FMC_WriteProtection	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WriteProtection;        \/*!< Enables the SDRAM bank to be accessed in write mode.$/;"	m	struct:__anon98
FMC_WriteRecoveryTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  uint32_t FMC_WriteRecoveryTime;      \/*!< Defines the Write recovery Time in number of memory clock cycles.$/;"	m	struct:__anon96
FMC_WriteTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	/^  FMC_NORSRAMTimingInitTypeDef* FMC_WriteTimingStruct;     \/*!< Timing Parameters for write access if the  Extended Mode is used*\/      $/;"	m	struct:__anon92
FMC_Write_Protection_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	828;"	d
FMC_Write_Protection_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	829;"	d
IS_FMC_ACCESS_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	620;"	d
IS_FMC_ADDRESS_HOLD_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	575;"	d
IS_FMC_ADDRESS_SETUP_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	567;"	d
IS_FMC_ASYNWAIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	460;"	d
IS_FMC_AUTOREFRESH_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	980;"	d
IS_FMC_BURSTMODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	448;"	d
IS_FMC_CAS_LATENCY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	817;"	d
IS_FMC_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1063;"	d
IS_FMC_CLK_DIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	599;"	d
IS_FMC_COLUMNBITS_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	757;"	d
IS_FMC_COMMAND_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	950;"	d
IS_FMC_COMMAND_TARGET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	969;"	d
IS_FMC_CONTINOUS_CLOCK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	558;"	d
IS_FMC_DATASETUP_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	583;"	d
IS_FMC_DATA_LATENCY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	607;"	d
IS_FMC_ECCPAGE_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	682;"	d
IS_FMC_ECC_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	666;"	d
IS_FMC_EXITSELFREFRESH_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	893;"	d
IS_FMC_EXTENDED_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	532;"	d
IS_FMC_GETFLAG_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1056;"	d
IS_FMC_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1049;"	d
IS_FMC_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1025;"	d
IS_FMC_HIZ_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	735;"	d
IS_FMC_HOLD_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	727;"	d
IS_FMC_INTERNALBANK_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	802;"	d
IS_FMC_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1024;"	d
IS_FMC_IT_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1030;"	d
IS_FMC_LOADTOACTIVE_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	885;"	d
IS_FMC_MEMORY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	419;"	d
IS_FMC_MODE_REGISTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	989;"	d
IS_FMC_MODE_STATUS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1003;"	d
IS_FMC_MUX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	405;"	d
IS_FMC_NAND_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	366;"	d
IS_FMC_NAND_MEMORY_WIDTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	654;"	d
IS_FMC_NORSRAM_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	352;"	d
IS_FMC_NORSRAM_MEMORY_WIDTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	434;"	d
IS_FMC_RCD_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	933;"	d
IS_FMC_READPIPE_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	874;"	d
IS_FMC_READ_BURST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	860;"	d
IS_FMC_REFRESH_COUNT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	1073;"	d
IS_FMC_ROWBITS_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	773;"	d
IS_FMC_ROWCYCLE_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	909;"	d
IS_FMC_RP_DELAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	925;"	d
IS_FMC_SDCLOCK_PERIOD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	846;"	d
IS_FMC_SDMEMORY_WIDTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	788;"	d
IS_FMC_SDRAM_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	386;"	d
IS_FMC_SELFREFRESH_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	901;"	d
IS_FMC_SETUP_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	711;"	d
IS_FMC_TAR_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	703;"	d
IS_FMC_TCLR_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	695;"	d
IS_FMC_TURNAROUND_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	591;"	d
IS_FMC_WAITE_SIGNAL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	520;"	d
IS_FMC_WAIT_FEATURE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	642;"	d
IS_FMC_WAIT_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	472;"	d
IS_FMC_WAIT_SIGNAL_ACTIVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	496;"	d
IS_FMC_WAIT_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	719;"	d
IS_FMC_WRAP_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	484;"	d
IS_FMC_WRITE_BURST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	545;"	d
IS_FMC_WRITE_OPERATION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	508;"	d
IS_FMC_WRITE_PROTECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	831;"	d
IS_FMC_WRITE_RECOVERY_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	917;"	d
__STM32F4xx_FMC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fmc.h	25;"	d
FSMC_AccessMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AccessMode;             \/*!< Specifies the asynchronous access mode. $/;"	m	struct:__anon60
FSMC_AccessMode_A	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	483;"	d
FSMC_AccessMode_B	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	484;"	d
FSMC_AccessMode_C	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	485;"	d
FSMC_AccessMode_D	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	486;"	d
FSMC_AddressHoldTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AddressHoldTime;        \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon60
FSMC_AddressSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AddressSetupTime;       \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon60
FSMC_AsynchronousWait	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_AsynchronousWait;     \/*!< Enables or disables wait signal during asynchronous transfers,$/;"	m	struct:__anon61
FSMC_AsynchronousWait_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	345;"	d
FSMC_AsynchronousWait_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	346;"	d
FSMC_AttributeSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct;  \/*!< FSMC Attribute Space Timing *\/ $/;"	m	struct:__anon64
FSMC_AttributeSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_AttributeSpaceTimingStruct; \/*!< FSMC Attribute Space Timing *\/$/;"	m	struct:__anon63
FSMC_Bank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Bank;                \/*!< Specifies the NOR\/SRAM memory bank that will be used.$/;"	m	struct:__anon61
FSMC_Bank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Bank;              \/*!< Specifies the NAND memory bank that will be used.$/;"	m	struct:__anon63
FSMC_Bank1_NORSRAM1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	247;"	d
FSMC_Bank1_NORSRAM2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	248;"	d
FSMC_Bank1_NORSRAM3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	249;"	d
FSMC_Bank1_NORSRAM4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	250;"	d
FSMC_Bank2_NAND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	258;"	d
FSMC_Bank3_NAND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	259;"	d
FSMC_Bank4_PCCARD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	267;"	d
FSMC_BurstAccessMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_BurstAccessMode;     \/*!< Enables or disables the burst access mode for Flash memory,$/;"	m	struct:__anon61
FSMC_BurstAccessMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	334;"	d
FSMC_BurstAccessMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	335;"	d
FSMC_BusTurnAroundDuration	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_BusTurnAroundDuration;  \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon60
FSMC_CLKDivision	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_CLKDivision;            \/*!< Defines the period of CLK clock output signal, expressed in number of HCLK cycles.$/;"	m	struct:__anon60
FSMC_CommonSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct;   \/*!< FSMC Common Space Timing *\/ $/;"	m	struct:__anon63
FSMC_CommonSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_CommonSpaceTimingStruct; \/*!< FSMC Common Space Timing *\/$/;"	m	struct:__anon64
FSMC_DataAddressMux	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_DataAddressMux;      \/*!< Specifies whether the address and data values are$/;"	m	struct:__anon61
FSMC_DataAddressMux_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	296;"	d
FSMC_DataAddressMux_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	297;"	d
FSMC_DataLatency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_DataLatency;            \/*!< Defines the number of memory clock cycles to issue$/;"	m	struct:__anon60
FSMC_DataSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_DataSetupTime;          \/*!< Defines the number of HCLK cycles to configure$/;"	m	struct:__anon60
FSMC_ECC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_ECC;              \/*!< Enables or disables the ECC computation.$/;"	m	struct:__anon63
FSMC_ECCPageSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_ECCPageSize;      \/*!< Defines the page size for the extended ECC.$/;"	m	struct:__anon63
FSMC_ECCPageSize_1024Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	531;"	d
FSMC_ECCPageSize_2048Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	532;"	d
FSMC_ECCPageSize_256Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	529;"	d
FSMC_ECCPageSize_4096Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	533;"	d
FSMC_ECCPageSize_512Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	530;"	d
FSMC_ECCPageSize_8192Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	534;"	d
FSMC_ECC_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	518;"	d
FSMC_ECC_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	519;"	d
FSMC_ExtendedMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_ExtendedMode;        \/*!< Enables or disables the extended mode.$/;"	m	struct:__anon61
FSMC_ExtendedMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	411;"	d
FSMC_ExtendedMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	412;"	d
FSMC_FLAG_FEMPT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	613;"	d
FSMC_FLAG_FallingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	612;"	d
FSMC_FLAG_Level	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	611;"	d
FSMC_FLAG_RisingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	610;"	d
FSMC_HiZSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_HiZSetupTime;   \/*!< Defines the number of HCLK clock cycles during which the$/;"	m	struct:__anon62
FSMC_HoldSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_HoldSetupTime;  \/*!< Defines the number of HCLK clock cycles to hold address$/;"	m	struct:__anon62
FSMC_IOSpaceTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NAND_PCCARDTimingInitTypeDef*  FSMC_IOSpaceTimingStruct; \/*!< FSMC IO Space Timing *\/  $/;"	m	struct:__anon64
FSMC_IT_FallingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	598;"	d
FSMC_IT_Level	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	597;"	d
FSMC_IT_RisingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	596;"	d
FSMC_MemoryDataWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_MemoryDataWidth;     \/*!< Specifies the external memory device width.$/;"	m	struct:__anon61
FSMC_MemoryDataWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_MemoryDataWidth;  \/*!< Specifies the external memory device width.$/;"	m	struct:__anon63
FSMC_MemoryDataWidth_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	323;"	d
FSMC_MemoryDataWidth_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	322;"	d
FSMC_MemoryType	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_MemoryType;          \/*!< Specifies the type of external memory attached to$/;"	m	struct:__anon61
FSMC_MemoryType_NOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	310;"	d
FSMC_MemoryType_PSRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	309;"	d
FSMC_MemoryType_SRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	308;"	d
FSMC_NANDInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^}FSMC_NANDInitTypeDef;$/;"	t	typeref:struct:__anon63
FSMC_NAND_PCCARDTimingInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^}FSMC_NAND_PCCARDTimingInitTypeDef;$/;"	t	typeref:struct:__anon62
FSMC_NORSRAMInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^}FSMC_NORSRAMInitTypeDef;$/;"	t	typeref:struct:__anon61
FSMC_NORSRAMTimingInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^}FSMC_NORSRAMTimingInitTypeDef;$/;"	t	typeref:struct:__anon60
FSMC_PCCARDInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^}FSMC_PCCARDInitTypeDef;$/;"	t	typeref:struct:__anon64
FSMC_ReadWriteTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct; \/*!< Timing Parameters for write and read access if the  Extended Mode is not used*\/  $/;"	m	struct:__anon61
FSMC_SetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_SetupTime;      \/*!< Defines the number of HCLK cycles to setup address before$/;"	m	struct:__anon62
FSMC_TARSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TARSetupTime;     \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon63
FSMC_TARSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TARSetupTime;   \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon64
FSMC_TCLRSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TCLRSetupTime;    \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon63
FSMC_TCLRSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_TCLRSetupTime;  \/*!< Defines the number of HCLK cycles to configure the$/;"	m	struct:__anon64
FSMC_WaitSetupTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSetupTime;  \/*!< Defines the minimum number of HCLK cycles to assert the$/;"	m	struct:__anon62
FSMC_WaitSignal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSignal;          \/*!< Enables or disables the wait state insertion via wait$/;"	m	struct:__anon61
FSMC_WaitSignalActive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSignalActive;    \/*!< Specifies if the wait signal is asserted by the memory one$/;"	m	struct:__anon61
FSMC_WaitSignalActive_BeforeWaitState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	378;"	d
FSMC_WaitSignalActive_DuringWaitState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	379;"	d
FSMC_WaitSignalPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WaitSignalPolarity;  \/*!< Specifies the wait signal polarity, valid only when accessing$/;"	m	struct:__anon61
FSMC_WaitSignalPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	357;"	d
FSMC_WaitSignalPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	356;"	d
FSMC_WaitSignal_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	400;"	d
FSMC_WaitSignal_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	401;"	d
FSMC_Waitfeature	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Waitfeature;      \/*!< Enables or disables the Wait feature for the NAND Memory Bank.$/;"	m	struct:__anon63
FSMC_Waitfeature	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_Waitfeature;    \/*!< Enables or disables the Wait feature for the Memory Bank.$/;"	m	struct:__anon64
FSMC_Waitfeature_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	506;"	d
FSMC_Waitfeature_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	507;"	d
FSMC_WrapMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WrapMode;            \/*!< Enables or disables the Wrapped burst access mode for Flash$/;"	m	struct:__anon61
FSMC_WrapMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	367;"	d
FSMC_WrapMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	368;"	d
FSMC_WriteBurst	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WriteBurst;          \/*!< Enables or disables the write burst operation.$/;"	m	struct:__anon61
FSMC_WriteBurst_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	424;"	d
FSMC_WriteBurst_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	425;"	d
FSMC_WriteOperation	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  uint32_t FSMC_WriteOperation;      \/*!< Enables or disables the write operation in the selected bank by the FSMC. $/;"	m	struct:__anon61
FSMC_WriteOperation_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	389;"	d
FSMC_WriteOperation_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	390;"	d
FSMC_WriteTimingStruct	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	/^  FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct;     \/*!< Timing Parameters for write access if the  Extended Mode is used*\/      $/;"	m	struct:__anon61
IS_FSMC_ACCESS_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	487;"	d
IS_FSMC_ADDRESS_HOLD_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	443;"	d
IS_FSMC_ADDRESS_SETUP_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	435;"	d
IS_FSMC_ASYNWAIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	347;"	d
IS_FSMC_BURSTMODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	336;"	d
IS_FSMC_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	619;"	d
IS_FSMC_CLK_DIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	467;"	d
IS_FSMC_DATASETUP_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	451;"	d
IS_FSMC_DATA_LATENCY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	475;"	d
IS_FSMC_ECCPAGE_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	535;"	d
IS_FSMC_ECC_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	520;"	d
IS_FSMC_EXTENDED_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	414;"	d
IS_FSMC_GETFLAG_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	280;"	d
IS_FSMC_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	614;"	d
IS_FSMC_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	600;"	d
IS_FSMC_HIZ_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	588;"	d
IS_FSMC_HOLD_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	580;"	d
IS_FSMC_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	599;"	d
IS_FSMC_IT_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	284;"	d
IS_FSMC_MEMORY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	311;"	d
IS_FSMC_MEMORY_WIDTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	324;"	d
IS_FSMC_MUX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	298;"	d
IS_FSMC_NAND_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	277;"	d
IS_FSMC_NORSRAM_BANK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	272;"	d
IS_FSMC_SETUP_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	564;"	d
IS_FSMC_TAR_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	556;"	d
IS_FSMC_TCLR_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	548;"	d
IS_FSMC_TURNAROUND_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	459;"	d
IS_FSMC_WAITE_SIGNAL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	402;"	d
IS_FSMC_WAIT_FEATURE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	508;"	d
IS_FSMC_WAIT_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	358;"	d
IS_FSMC_WAIT_SIGNAL_ACTIVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	380;"	d
IS_FSMC_WAIT_TIME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	572;"	d
IS_FSMC_WRAP_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	369;"	d
IS_FSMC_WRITE_BURST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	426;"	d
IS_FSMC_WRITE_OPERATION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	391;"	d
__STM32F4xx_FSMC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_fsmc.h	31;"	d
BitAction	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^}BitAction;$/;"	t	typeref:enum:__anon72
Bit_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  Bit_RESET = 0,$/;"	e	enum:__anon72
Bit_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  Bit_SET$/;"	e	enum:__anon72
GPIOMode_TypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^}GPIOMode_TypeDef;$/;"	t	typeref:enum:__anon68
GPIOOType_TypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^}GPIOOType_TypeDef;$/;"	t	typeref:enum:__anon69
GPIOPuPd_TypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^}GPIOPuPd_TypeDef;$/;"	t	typeref:enum:__anon71
GPIOSpeed_TypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^}GPIOSpeed_TypeDef;$/;"	t	typeref:enum:__anon70
GPIO_AF9_I2C2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	321;"	d
GPIO_AF9_I2C3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	322;"	d
GPIO_AF_CAN1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	315;"	d
GPIO_AF_CAN2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	316;"	d
GPIO_AF_DCMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	352;"	d
GPIO_AF_ETH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	333;"	d
GPIO_AF_EVENTOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	363;"	d
GPIO_AF_FMC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	343;"	d
GPIO_AF_FSMC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	339;"	d
GPIO_AF_I2C1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	275;"	d
GPIO_AF_I2C2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	276;"	d
GPIO_AF_I2C3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	277;"	d
GPIO_AF_I2S3ext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	301;"	d
GPIO_AF_LTDC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	358;"	d
GPIO_AF_MCO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	246;"	d
GPIO_AF_OTG1_FS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	438;"	d
GPIO_AF_OTG2_FS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	440;"	d
GPIO_AF_OTG2_HS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	439;"	d
GPIO_AF_OTG_FS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	327;"	d
GPIO_AF_OTG_HS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	328;"	d
GPIO_AF_OTG_HS_FS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	346;"	d
GPIO_AF_RTC_50Hz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	245;"	d
GPIO_AF_SAI1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	293;"	d
GPIO_AF_SDIO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	347;"	d
GPIO_AF_SPI1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	282;"	d
GPIO_AF_SPI2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	283;"	d
GPIO_AF_SPI3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	291;"	d
GPIO_AF_SPI4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	284;"	d
GPIO_AF_SPI5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	285;"	d
GPIO_AF_SPI6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	286;"	d
GPIO_AF_SWJ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	248;"	d
GPIO_AF_TAMPER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	247;"	d
GPIO_AF_TIM1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	254;"	d
GPIO_AF_TIM10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	269;"	d
GPIO_AF_TIM11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	270;"	d
GPIO_AF_TIM12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	317;"	d
GPIO_AF_TIM13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	318;"	d
GPIO_AF_TIM14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	319;"	d
GPIO_AF_TIM2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	255;"	d
GPIO_AF_TIM3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	260;"	d
GPIO_AF_TIM4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	261;"	d
GPIO_AF_TIM5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	262;"	d
GPIO_AF_TIM8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	267;"	d
GPIO_AF_TIM9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	268;"	d
GPIO_AF_TRACE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	249;"	d
GPIO_AF_UART4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	306;"	d
GPIO_AF_UART5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	307;"	d
GPIO_AF_UART7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	309;"	d
GPIO_AF_UART8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	310;"	d
GPIO_AF_USART1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	298;"	d
GPIO_AF_USART2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	299;"	d
GPIO_AF_USART3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	300;"	d
GPIO_AF_USART6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	308;"	d
GPIO_Fast_Speed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Fast_Speed    = 0x02, \/*!< Fast speed   *\/$/;"	e	enum:__anon70
GPIO_High_Speed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_High_Speed    = 0x03  \/*!< High speed   *\/$/;"	e	enum:__anon70
GPIO_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^}GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon73
GPIO_Low_Speed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Low_Speed     = 0x00, \/*!< Low speed    *\/$/;"	e	enum:__anon70
GPIO_Medium_Speed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Medium_Speed  = 0x01, \/*!< Medium speed *\/$/;"	e	enum:__anon70
GPIO_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIOMode_TypeDef GPIO_Mode;     \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon73
GPIO_Mode_AF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Mode_AF   = 0x02, \/*!< GPIO Alternate function Mode *\/$/;"	e	enum:__anon68
GPIO_Mode_AIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	436;"	d
GPIO_Mode_AN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Mode_AN   = 0x03  \/*!< GPIO Analog Mode *\/$/;"	e	enum:__anon68
GPIO_Mode_IN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Mode_IN   = 0x00, \/*!< GPIO Input Mode *\/$/;"	e	enum:__anon68
GPIO_Mode_OUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_Mode_OUT  = 0x01, \/*!< GPIO Output Mode *\/$/;"	e	enum:__anon68
GPIO_OType	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIOOType_TypeDef GPIO_OType;   \/*!< Specifies the operating output type for the selected pins.$/;"	m	struct:__anon73
GPIO_OType_OD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_OType_OD = 0x01$/;"	e	enum:__anon69
GPIO_OType_PP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_OType_PP = 0x00,$/;"	e	enum:__anon69
GPIO_Pin	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  uint32_t GPIO_Pin;              \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon73
GPIO_PinSource0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	202;"	d
GPIO_PinSource1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	203;"	d
GPIO_PinSource10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	212;"	d
GPIO_PinSource11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	213;"	d
GPIO_PinSource12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	214;"	d
GPIO_PinSource13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	215;"	d
GPIO_PinSource14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	216;"	d
GPIO_PinSource15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	217;"	d
GPIO_PinSource2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	204;"	d
GPIO_PinSource3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	205;"	d
GPIO_PinSource4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	206;"	d
GPIO_PinSource5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	207;"	d
GPIO_PinSource6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	208;"	d
GPIO_PinSource7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	209;"	d
GPIO_PinSource8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	210;"	d
GPIO_PinSource9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	211;"	d
GPIO_Pin_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	159;"	d
GPIO_Pin_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	160;"	d
GPIO_Pin_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	169;"	d
GPIO_Pin_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	170;"	d
GPIO_Pin_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	171;"	d
GPIO_Pin_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	172;"	d
GPIO_Pin_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	173;"	d
GPIO_Pin_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	174;"	d
GPIO_Pin_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	161;"	d
GPIO_Pin_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	162;"	d
GPIO_Pin_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	163;"	d
GPIO_Pin_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	164;"	d
GPIO_Pin_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	165;"	d
GPIO_Pin_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	166;"	d
GPIO_Pin_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	167;"	d
GPIO_Pin_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	168;"	d
GPIO_Pin_All	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	175;"	d
GPIO_PuPd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIOPuPd_TypeDef GPIO_PuPd;     \/*!< Specifies the operating Pull-up\/Pull down for the selected pins.$/;"	m	struct:__anon73
GPIO_PuPd_DOWN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_PuPd_DOWN   = 0x02$/;"	e	enum:__anon71
GPIO_PuPd_NOPULL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_PuPd_NOPULL = 0x00,$/;"	e	enum:__anon71
GPIO_PuPd_UP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIO_PuPd_UP     = 0x01,$/;"	e	enum:__anon71
GPIO_Speed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	/^  GPIOSpeed_TypeDef GPIO_Speed;   \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon73
GPIO_Speed_100MHz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	101;"	d
GPIO_Speed_25MHz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	99;"	d
GPIO_Speed_2MHz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	98;"	d
GPIO_Speed_50MHz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	100;"	d
IS_GET_GPIO_PIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	178;"	d
IS_GPIO_AF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	366;"	d
IS_GPIO_AF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	387;"	d
IS_GPIO_AF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	404;"	d
IS_GPIO_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	50;"	d
IS_GPIO_BIT_ACTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	126;"	d
IS_GPIO_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	72;"	d
IS_GPIO_OTYPE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	83;"	d
IS_GPIO_PIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	177;"	d
IS_GPIO_PIN_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	219;"	d
IS_GPIO_PUPD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	115;"	d
IS_GPIO_SPEED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	103;"	d
__STM32F4xx_GPIO_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_gpio.h	31;"	d
Data	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t Data[8];      \/*!< Message digest result : 8x 32bit wors for SHA-256,$/;"	m	struct:__anon32
HASH_AlgoMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_AlgoMode;      \/*!< HASH or HMAC. This parameter can be a value $/;"	m	struct:__anon31
HASH_AlgoMode_HASH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	113;"	d
HASH_AlgoMode_HMAC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	114;"	d
HASH_AlgoSelection	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_AlgoSelection; \/*!< SHA-1, SHA-224, SHA-256 or MD5. This parameter$/;"	m	struct:__anon31
HASH_AlgoSelection_MD5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	100;"	d
HASH_AlgoSelection_SHA1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	97;"	d
HASH_AlgoSelection_SHA224	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	98;"	d
HASH_AlgoSelection_SHA256	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	99;"	d
HASH_CR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_CR;     $/;"	m	struct:__anon33
HASH_CSR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_CSR[54];       $/;"	m	struct:__anon33
HASH_Context	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^}HASH_Context;$/;"	t	typeref:struct:__anon33
HASH_DataType	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_DataType;      \/*!< 32-bit data, 16-bit data, 8-bit data or $/;"	m	struct:__anon31
HASH_DataType_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	126;"	d
HASH_DataType_1b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	128;"	d
HASH_DataType_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	125;"	d
HASH_DataType_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	127;"	d
HASH_FLAG_BUSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	178;"	d
HASH_FLAG_DCIS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	176;"	d
HASH_FLAG_DINIS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	175;"	d
HASH_FLAG_DINNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	179;"	d
HASH_FLAG_DMAS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	177;"	d
HASH_HMACKeyType	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_HMACKeyType;   \/*!< HMAC Short key or HMAC Long Key. This parameter$/;"	m	struct:__anon31
HASH_HMACKeyType_LongKey	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	142;"	d
HASH_HMACKeyType_ShortKey	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	141;"	d
HASH_IMR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_IMR; $/;"	m	struct:__anon33
HASH_IT_DCI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	163;"	d
HASH_IT_DINI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	162;"	d
HASH_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^}HASH_InitTypeDef;$/;"	t	typeref:struct:__anon31
HASH_MsgDigest	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^} HASH_MsgDigest; $/;"	t	typeref:struct:__anon32
HASH_STR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	/^  uint32_t HASH_STR;      $/;"	m	struct:__anon33
IS_HASH_ALGOMODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	116;"	d
IS_HASH_ALGOSELECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	102;"	d
IS_HASH_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	187;"	d
IS_HASH_DATATYPE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	130;"	d
IS_HASH_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	181;"	d
IS_HASH_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	166;"	d
IS_HASH_HMAC_KEYTYPE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	144;"	d
IS_HASH_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	165;"	d
IS_HASH_VALIDBITSNUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	153;"	d
__STM32F4xx_HASH_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h	31;"	d
I2C_Ack	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^  uint16_t I2C_Ack;                 \/*!< Enables or disables the acknowledgement.$/;"	m	struct:__anon28
I2C_Ack_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	127;"	d
I2C_Ack_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	126;"	d
I2C_AcknowledgedAddress	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^  uint16_t I2C_AcknowledgedAddress; \/*!< Specifies if 7-bit or 10-bit address is acknowledged.$/;"	m	struct:__anon28
I2C_AcknowledgedAddress_10bit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	151;"	d
I2C_AcknowledgedAddress_7bit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	150;"	d
I2C_ClockSpeed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^  uint32_t I2C_ClockSpeed;          \/*!< Specifies the clock frequency.$/;"	m	struct:__anon28
I2C_Direction_Receiver	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	139;"	d
I2C_Direction_Transmitter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	138;"	d
I2C_DutyCycle	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^  uint16_t I2C_DutyCycle;           \/*!< Specifies the I2C fast mode duty cycle.$/;"	m	struct:__anon28
I2C_DutyCycle_16_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	114;"	d
I2C_DutyCycle_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	115;"	d
I2C_EVENT_MASTER_BYTE_RECEIVED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	399;"	d
I2C_EVENT_MASTER_BYTE_TRANSMITTED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	405;"	d
I2C_EVENT_MASTER_BYTE_TRANSMITTING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	403;"	d
I2C_EVENT_MASTER_MODE_ADDRESS10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	366;"	d
I2C_EVENT_MASTER_MODE_SELECT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	335;"	d
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	364;"	d
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	363;"	d
I2C_EVENT_SLAVE_ACK_FAILURE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	490;"	d
I2C_EVENT_SLAVE_BYTE_RECEIVED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	481;"	d
I2C_EVENT_SLAVE_BYTE_TRANSMITTED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	487;"	d
I2C_EVENT_SLAVE_BYTE_TRANSMITTING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	488;"	d
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	450;"	d
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	442;"	d
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	446;"	d
I2C_EVENT_SLAVE_STOP_DETECTED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	483;"	d
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	443;"	d
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	447;"	d
I2C_FLAG_ADD10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	294;"	d
I2C_FLAG_ADDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	296;"	d
I2C_FLAG_AF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	288;"	d
I2C_FLAG_ARLO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	289;"	d
I2C_FLAG_BERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	290;"	d
I2C_FLAG_BTF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	295;"	d
I2C_FLAG_BUSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	277;"	d
I2C_FLAG_DUALF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	272;"	d
I2C_FLAG_GENCALL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	275;"	d
I2C_FLAG_MSL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	278;"	d
I2C_FLAG_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	287;"	d
I2C_FLAG_PECERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	286;"	d
I2C_FLAG_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	292;"	d
I2C_FLAG_SB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	297;"	d
I2C_FLAG_SMBALERT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	284;"	d
I2C_FLAG_SMBDEFAULT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	274;"	d
I2C_FLAG_SMBHOST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	273;"	d
I2C_FLAG_STOPF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	293;"	d
I2C_FLAG_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	285;"	d
I2C_FLAG_TRA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	276;"	d
I2C_FLAG_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	291;"	d
I2C_IT_ADD10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	246;"	d
I2C_IT_ADDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	248;"	d
I2C_IT_AF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	240;"	d
I2C_IT_ARLO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	241;"	d
I2C_IT_BERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	242;"	d
I2C_IT_BTF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	247;"	d
I2C_IT_BUF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	224;"	d
I2C_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	226;"	d
I2C_IT_EVT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	225;"	d
I2C_IT_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	239;"	d
I2C_IT_PECERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	238;"	d
I2C_IT_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	244;"	d
I2C_IT_SB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	249;"	d
I2C_IT_SMBALERT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	236;"	d
I2C_IT_STOPF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	245;"	d
I2C_IT_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	237;"	d
I2C_IT_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	243;"	d
I2C_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^}I2C_InitTypeDef;$/;"	t	typeref:struct:__anon28
I2C_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^  uint16_t I2C_Mode;                \/*!< Specifies the I2C mode.$/;"	m	struct:__anon28
I2C_Mode_I2C	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	100;"	d
I2C_Mode_SMBusDevice	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	101;"	d
I2C_Mode_SMBusHost	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	102;"	d
I2C_NACKPosition_Current	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	189;"	d
I2C_NACKPosition_Next	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	188;"	d
I2C_OwnAddress1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	/^  uint16_t I2C_OwnAddress1;         \/*!< Specifies the first device own address.$/;"	m	struct:__anon28
I2C_PECPosition_Current	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	213;"	d
I2C_PECPosition_Next	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	212;"	d
I2C_Register_CCR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	169;"	d
I2C_Register_CR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	162;"	d
I2C_Register_CR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	163;"	d
I2C_Register_DR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	166;"	d
I2C_Register_OAR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	164;"	d
I2C_Register_OAR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	165;"	d
I2C_Register_SR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	167;"	d
I2C_Register_SR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	168;"	d
I2C_Register_TRISE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	170;"	d
I2C_SMBusAlert_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	201;"	d
I2C_SMBusAlert_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	200;"	d
IS_I2C_ACKNOWLEDGE_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	152;"	d
IS_I2C_ACK_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	128;"	d
IS_I2C_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	82;"	d
IS_I2C_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	299;"	d
IS_I2C_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	251;"	d
IS_I2C_CLOCK_SPEED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	535;"	d
IS_I2C_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	227;"	d
IS_I2C_DIGITAL_FILTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	90;"	d
IS_I2C_DIRECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	140;"	d
IS_I2C_DUTY_CYCLE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	116;"	d
IS_I2C_EVENT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	498;"	d
IS_I2C_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	301;"	d
IS_I2C_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	253;"	d
IS_I2C_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	103;"	d
IS_I2C_NACK_POSITION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	190;"	d
IS_I2C_OWN_ADDRESS1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	526;"	d
IS_I2C_PEC_POSITION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	214;"	d
IS_I2C_REGISTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	171;"	d
IS_I2C_SMBUS_ALERT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	202;"	d
__STM32F4xx_I2C_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_i2c.h	31;"	d
IS_IWDG_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	92;"	d
IS_IWDG_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	76;"	d
IS_IWDG_RELOAD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	93;"	d
IS_IWDG_WRITE_ACCESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	60;"	d
IWDG_FLAG_PVU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	90;"	d
IWDG_FLAG_RVU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	91;"	d
IWDG_Prescaler_128	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	74;"	d
IWDG_Prescaler_16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	71;"	d
IWDG_Prescaler_256	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	75;"	d
IWDG_Prescaler_32	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	72;"	d
IWDG_Prescaler_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	69;"	d
IWDG_Prescaler_64	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	73;"	d
IWDG_Prescaler_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	70;"	d
IWDG_WriteAccess_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	59;"	d
IWDG_WriteAccess_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	58;"	d
__STM32F4xx_IWDG_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_iwdg.h	31;"	d
IS_LTDC_AAH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	212;"	d
IS_LTDC_AAW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	211;"	d
IS_LTDC_AHBP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	209;"	d
IS_LTDC_AVBP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	210;"	d
IS_LTDC_BackBlueValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	291;"	d
IS_LTDC_BackGreenValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	292;"	d
IS_LTDC_BackRedValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	293;"	d
IS_LTDC_BlendingFactor1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	401;"	d
IS_LTDC_BlendingFactor2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	414;"	d
IS_LTDC_CFBLL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	441;"	d
IS_LTDC_CFBLNBR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	443;"	d
IS_LTDC_CFBP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	440;"	d
IS_LTDC_CKEYING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	457;"	d
IS_LTDC_CLUTWR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	470;"	d
IS_LTDC_DEFAULTCOLOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	438;"	d
IS_LTDC_DEPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	252;"	d
IS_LTDC_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	366;"	d
IS_LTDC_GET_CD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	333;"	d
IS_LTDC_GET_POS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	306;"	d
IS_LTDC_HCONFIGSP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	434;"	d
IS_LTDC_HCONFIGST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	433;"	d
IS_LTDC_HSPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	226;"	d
IS_LTDC_HSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	207;"	d
IS_LTDC_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	350;"	d
IS_LTDC_LIPOS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	317;"	d
IS_LTDC_PCPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	265;"	d
IS_LTDC_Pixelformat	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	385;"	d
IS_LTDC_RELOAD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	278;"	d
IS_LTDC_TOTALH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	214;"	d
IS_LTDC_TOTALW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	213;"	d
IS_LTDC_VCONFIGSP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	436;"	d
IS_LTDC_VCONFIGST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	435;"	d
IS_LTDC_VSPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	239;"	d
IS_LTDC_VSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	208;"	d
LTDC_AccumulatedActiveH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_AccumulatedActiveH;         \/*!< configures the accumulated active heigh. This parameter $/;"	m	struct:__anon50
LTDC_AccumulatedActiveW	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_AccumulatedActiveW;         \/*!< configures the accumulated active width. This parameter $/;"	m	struct:__anon50
LTDC_AccumulatedHBP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_AccumulatedHBP;             \/*!< configures the accumulated horizontal back porch width.$/;"	m	struct:__anon50
LTDC_AccumulatedVBP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_AccumulatedVBP;             \/*!< configures the accumulated vertical back porch heigh.$/;"	m	struct:__anon50
LTDC_Back_Color	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	289;"	d
LTDC_BackgroundBlueValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^   uint32_t LTDC_BackgroundBlueValue;       \/*!< configures the background blue value.$/;"	m	struct:__anon50
LTDC_BackgroundGreenValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_BackgroundGreenValue;       \/*!< configures the background green value.$/;"	m	struct:__anon50
LTDC_BackgroundRedValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_BackgroundRedValue;         \/*!< configures the background red value.$/;"	m	struct:__anon50
LTDC_BlendingFactor1_CA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	398;"	d
LTDC_BlendingFactor1_PAxCA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	399;"	d
LTDC_BlendingFactor2_CA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	411;"	d
LTDC_BlendingFactor2_PAxCA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	412;"	d
LTDC_BlendingFactor_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_BlendingFactor_1;           \/*!< Select the blending factor 1. This parameter $/;"	m	struct:__anon51
LTDC_BlendingFactor_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_BlendingFactor_2;           \/*!< Select the blending factor 2. This parameter $/;"	m	struct:__anon51
LTDC_BlueValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_BlueValue;                  \/*!< Configures the blue value. $/;"	m	struct:__anon55
LTDC_BlueWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_BlueWidth;                        \/*!< Blue width *\/$/;"	m	struct:__anon53
LTDC_CD_HDES	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	328;"	d
LTDC_CD_HSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	330;"	d
LTDC_CD_VDES	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	327;"	d
LTDC_CD_VSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	329;"	d
LTDC_CFBLineLength	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_CFBLineLength;              \/*!< Configures the color frame buffer line length. $/;"	m	struct:__anon51
LTDC_CFBLineNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_CFBLineNumber;              \/*!< Specifies the number of line in frame buffer. $/;"	m	struct:__anon51
LTDC_CFBPitch	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_CFBPitch;                   \/*!< Configures the color frame buffer pitch in bytes.$/;"	m	struct:__anon51
LTDC_CFBStartAdress	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_CFBStartAdress;             \/*!< Configures the color frame buffer address *\/$/;"	m	struct:__anon51
LTDC_CLUTAdress	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_CLUTAdress;                 \/*!< Configures the CLUT address.$/;"	m	struct:__anon55
LTDC_CLUTWR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	468;"	d
LTDC_CLUT_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^} LTDC_CLUT_InitTypeDef;$/;"	t	typeref:struct:__anon55
LTDC_ColorFrameBuffer	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	430;"	d
LTDC_ColorKeyBlue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_ColorKeyBlue;               \/*!< Configures the color key blue value. $/;"	m	struct:__anon54
LTDC_ColorKeyGreen	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_ColorKeyGreen;              \/*!< Configures the color key green value. $/;"	m	struct:__anon54
LTDC_ColorKeyRed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_ColorKeyRed;                \/*!< Configures the color key red value. $/;"	m	struct:__anon54
LTDC_ColorKeying_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^} LTDC_ColorKeying_InitTypeDef;$/;"	t	typeref:struct:__anon54
LTDC_ConstantAlpha	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_ConstantAlpha;              \/*!< Specifies the constant alpha used for blending.$/;"	m	struct:__anon51
LTDC_DEPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_DEPolarity;                 \/*!< configures the data enable polarity. This parameter can$/;"	m	struct:__anon50
LTDC_DEPolarity_AH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	250;"	d
LTDC_DEPolarity_AL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	249;"	d
LTDC_DefaultColorAlpha	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_DefaultColorAlpha;          \/*!< Configures the default alpha value.$/;"	m	struct:__anon51
LTDC_DefaultColorBlue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_DefaultColorBlue;           \/*!< Configures the default blue value.$/;"	m	struct:__anon51
LTDC_DefaultColorConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	429;"	d
LTDC_DefaultColorGreen	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_DefaultColorGreen;          \/*!< Configures the default green value.$/;"	m	struct:__anon51
LTDC_DefaultColorRed	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_DefaultColorRed;            \/*!< Configures the default red value.$/;"	m	struct:__anon51
LTDC_FLAG_FU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	361;"	d
LTDC_FLAG_LI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	360;"	d
LTDC_FLAG_RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	363;"	d
LTDC_FLAG_TERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	362;"	d
LTDC_GreenValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_GreenValue;                 \/*!< Configures the green value. $/;"	m	struct:__anon55
LTDC_GreenWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_GreenWidth;                       \/*!< Green width *\/$/;"	m	struct:__anon53
LTDC_HSPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_HSPolarity;                 \/*!< configures the horizontal synchronization polarity.$/;"	m	struct:__anon50
LTDC_HSPolarity_AH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	224;"	d
LTDC_HSPolarity_AL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	223;"	d
LTDC_HorizontalSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	204;"	d
LTDC_HorizontalStart	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_HorizontalStart;            \/*!< Configures the Window Horizontal Start Position.$/;"	m	struct:__anon51
LTDC_HorizontalStop	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_HorizontalStop;             \/*!< Configures the Window Horizontal Stop Position.$/;"	m	struct:__anon51
LTDC_HorizontalSync	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_HorizontalSync;             \/*!< configures the number of Horizontal synchronization $/;"	m	struct:__anon50
LTDC_IMReload	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	275;"	d
LTDC_IT_FU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	346;"	d
LTDC_IT_LI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	345;"	d
LTDC_IT_RR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	348;"	d
LTDC_IT_TERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	347;"	d
LTDC_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^} LTDC_InitTypeDef;$/;"	t	typeref:struct:__anon50
LTDC_Layer_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^} LTDC_Layer_InitTypeDef;$/;"	t	typeref:struct:__anon51
LTDC_LineNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	431;"	d
LTDC_PCPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_PCPolarity;                 \/*!< configures the pixel clock polarity. This parameter can$/;"	m	struct:__anon50
LTDC_PCPolarity_IIPC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	263;"	d
LTDC_PCPolarity_IPC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	262;"	d
LTDC_POSX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_POSX;                         \/*!<  Current X Position *\/$/;"	m	struct:__anon52
LTDC_POSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_POSY;                         \/*!<  Current Y Position *\/$/;"	m	struct:__anon52
LTDC_POS_CX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	304;"	d
LTDC_POS_CY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	303;"	d
LTDC_PixelFormat	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_PixelFormat;                \/*!< Specifies the pixel format. This parameter can be $/;"	m	struct:__anon51
LTDC_Pixelformat_AL44	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	382;"	d
LTDC_Pixelformat_AL88	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	383;"	d
LTDC_Pixelformat_ARGB1555	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	379;"	d
LTDC_Pixelformat_ARGB4444	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	380;"	d
LTDC_Pixelformat_ARGB8888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	376;"	d
LTDC_Pixelformat_L8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	381;"	d
LTDC_Pixelformat_RGB565	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	378;"	d
LTDC_Pixelformat_RGB888	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	377;"	d
LTDC_PosTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^} LTDC_PosTypeDef;$/;"	t	typeref:struct:__anon52
LTDC_RGBTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^} LTDC_RGBTypeDef;$/;"	t	typeref:struct:__anon53
LTDC_RedValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_RedValue;                   \/*!< Configures the red value.$/;"	m	struct:__anon55
LTDC_RedWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_RedWidth;                         \/*!< Red width *\/$/;"	m	struct:__anon53
LTDC_STARTPosition	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	427;"	d
LTDC_STOPPosition	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	426;"	d
LTDC_TotalHeigh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_TotalHeigh;                 \/*!< configures the total heigh. This parameter $/;"	m	struct:__anon50
LTDC_TotalWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_TotalWidth;                 \/*!< configures the total width. This parameter $/;"	m	struct:__anon50
LTDC_VBReload	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	276;"	d
LTDC_VSPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_VSPolarity;                 \/*!< configures the vertical synchronization polarity.$/;"	m	struct:__anon50
LTDC_VSPolarity_AH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	237;"	d
LTDC_VSPolarity_AL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	236;"	d
LTDC_VerticalSYNC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	205;"	d
LTDC_VerticalStart	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_VerticalStart;              \/*!< Configures the Window vertical Start Position.$/;"	m	struct:__anon51
LTDC_VerticalStop	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_VerticalStop;               \/*!< Configures the Window vaertical Stop Position.$/;"	m	struct:__anon51
LTDC_VerticalSync	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	/^  uint32_t LTDC_VerticalSync;               \/*!< configures the number of Vertical synchronization $/;"	m	struct:__anon50
LTDC_colorkeyingConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	455;"	d
__STM32F4xx_LTDC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_ltdc.h	25;"	d
IS_PWR_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	150;"	d
IS_PWR_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	144;"	d
IS_PWR_PVD_LEVEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	67;"	d
IS_PWR_REGULATOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	86;"	d
IS_PWR_REGULATOR_UNDERDRIVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	99;"	d
IS_PWR_REGULATOR_VOLTAGE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	122;"	d
IS_PWR_STOP_ENTRY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	111;"	d
PWR_FLAG_BRR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	135;"	d
PWR_FLAG_ODRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	137;"	d
PWR_FLAG_ODSWRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	138;"	d
PWR_FLAG_PVDO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	134;"	d
PWR_FLAG_REGRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	142;"	d
PWR_FLAG_SB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	133;"	d
PWR_FLAG_UDRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	139;"	d
PWR_FLAG_VOSRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	136;"	d
PWR_FLAG_WU	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	132;"	d
PWR_LowPowerRegulator_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	80;"	d
PWR_LowPowerRegulator_UnderDrive_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	97;"	d
PWR_MainRegulator_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	79;"	d
PWR_MainRegulator_UnderDrive_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	96;"	d
PWR_PVDLevel_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	58;"	d
PWR_PVDLevel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	59;"	d
PWR_PVDLevel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	60;"	d
PWR_PVDLevel_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	61;"	d
PWR_PVDLevel_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	62;"	d
PWR_PVDLevel_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	63;"	d
PWR_PVDLevel_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	64;"	d
PWR_PVDLevel_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	65;"	d
PWR_Regulator_LowPower	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	84;"	d
PWR_Regulator_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	83;"	d
PWR_Regulator_Voltage_Scale1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	119;"	d
PWR_Regulator_Voltage_Scale2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	120;"	d
PWR_Regulator_Voltage_Scale3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	121;"	d
PWR_STOPEntry_WFE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	110;"	d
PWR_STOPEntry_WFI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	109;"	d
__STM32F4xx_PWR_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_pwr.h	31;"	d
HCLK_Frequency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	/^  uint32_t HCLK_Frequency;   \/*!<  HCLK clock frequency expressed in Hz   *\/$/;"	m	struct:__anon80
IS_RCC_AHB1_CLOCK_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	346;"	d
IS_RCC_AHB1_LPMODE_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	348;"	d
IS_RCC_AHB1_RESET_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	347;"	d
IS_RCC_AHB2_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	362;"	d
IS_RCC_AHB3_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	378;"	d
IS_RCC_APB1_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	411;"	d
IS_RCC_APB2_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	439;"	d
IS_RCC_APB2_RESET_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	440;"	d
IS_RCC_CALIBRATION_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	516;"	d
IS_RCC_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	176;"	d
IS_RCC_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	508;"	d
IS_RCC_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	172;"	d
IS_RCC_HCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	135;"	d
IS_RCC_HSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	68;"	d
IS_RCC_I2SCLK_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	271;"	d
IS_RCC_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	171;"	d
IS_RCC_LSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	188;"	d
IS_RCC_MCO1DIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	461;"	d
IS_RCC_MCO1SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	458;"	d
IS_RCC_MCO2DIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	483;"	d
IS_RCC_MCO2SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	480;"	d
IS_RCC_PCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	152;"	d
IS_RCC_PLLI2SN_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	86;"	d
IS_RCC_PLLI2SQ_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	89;"	d
IS_RCC_PLLI2SR_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	87;"	d
IS_RCC_PLLI2S_DIVQ_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	95;"	d
IS_RCC_PLLM_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	81;"	d
IS_RCC_PLLN_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	82;"	d
IS_RCC_PLLP_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	83;"	d
IS_RCC_PLLQ_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	84;"	d
IS_RCC_PLLSAIN_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	90;"	d
IS_RCC_PLLSAIQ_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	91;"	d
IS_RCC_PLLSAIR_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	92;"	d
IS_RCC_PLLSAI_DIVQ_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	94;"	d
IS_RCC_PLLSAI_DIVR_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	101;"	d
IS_RCC_PLL_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	79;"	d
IS_RCC_RTCCLK_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	229;"	d
IS_RCC_SAIACLK_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	283;"	d
IS_RCC_SAIBCLK_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	297;"	d
IS_RCC_SYSCLK_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	116;"	d
IS_RCC_TIMCLK_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	310;"	d
PCLK1_Frequency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	/^  uint32_t PCLK1_Frequency;  \/*!<  PCLK1 clock frequency expressed in Hz  *\/$/;"	m	struct:__anon80
PCLK2_Frequency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	/^  uint32_t PCLK2_Frequency;  \/*!<  PCLK2 clock frequency expressed in Hz  *\/$/;"	m	struct:__anon80
RCC_AHB1Periph_BKPSRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	333;"	d
RCC_AHB1Periph_CCMDATARAMEN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	335;"	d
RCC_AHB1Periph_CRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	329;"	d
RCC_AHB1Periph_DMA1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	336;"	d
RCC_AHB1Periph_DMA2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	337;"	d
RCC_AHB1Periph_DMA2D	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	338;"	d
RCC_AHB1Periph_ETH_MAC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	339;"	d
RCC_AHB1Periph_ETH_MAC_PTP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	342;"	d
RCC_AHB1Periph_ETH_MAC_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	341;"	d
RCC_AHB1Periph_ETH_MAC_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	340;"	d
RCC_AHB1Periph_FLITF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	330;"	d
RCC_AHB1Periph_GPIOA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	318;"	d
RCC_AHB1Periph_GPIOB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	319;"	d
RCC_AHB1Periph_GPIOC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	320;"	d
RCC_AHB1Periph_GPIOD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	321;"	d
RCC_AHB1Periph_GPIOE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	322;"	d
RCC_AHB1Periph_GPIOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	323;"	d
RCC_AHB1Periph_GPIOG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	324;"	d
RCC_AHB1Periph_GPIOH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	325;"	d
RCC_AHB1Periph_GPIOI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	326;"	d
RCC_AHB1Periph_GPIOJ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	327;"	d
RCC_AHB1Periph_GPIOK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	328;"	d
RCC_AHB1Periph_OTG_HS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	343;"	d
RCC_AHB1Periph_OTG_HS_ULPI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	344;"	d
RCC_AHB1Periph_SRAM1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	331;"	d
RCC_AHB1Periph_SRAM2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	332;"	d
RCC_AHB1Periph_SRAM3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	334;"	d
RCC_AHB2Periph_CRYP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	358;"	d
RCC_AHB2Periph_DCMI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	357;"	d
RCC_AHB2Periph_HASH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	359;"	d
RCC_AHB2Periph_OTG_FS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	361;"	d
RCC_AHB2Periph_RNG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	360;"	d
RCC_AHB3Periph_FMC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	375;"	d
RCC_AHB3Periph_FSMC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	371;"	d
RCC_APB1Periph_CAN1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	405;"	d
RCC_APB1Periph_CAN2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	406;"	d
RCC_APB1Periph_DAC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	408;"	d
RCC_APB1Periph_I2C1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	402;"	d
RCC_APB1Periph_I2C2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	403;"	d
RCC_APB1Periph_I2C3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	404;"	d
RCC_APB1Periph_PWR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	407;"	d
RCC_APB1Periph_SPI2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	396;"	d
RCC_APB1Periph_SPI3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	397;"	d
RCC_APB1Periph_TIM12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	392;"	d
RCC_APB1Periph_TIM13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	393;"	d
RCC_APB1Periph_TIM14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	394;"	d
RCC_APB1Periph_TIM2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	386;"	d
RCC_APB1Periph_TIM3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	387;"	d
RCC_APB1Periph_TIM4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	388;"	d
RCC_APB1Periph_TIM5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	389;"	d
RCC_APB1Periph_TIM6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	390;"	d
RCC_APB1Periph_TIM7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	391;"	d
RCC_APB1Periph_UART4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	400;"	d
RCC_APB1Periph_UART5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	401;"	d
RCC_APB1Periph_UART7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	409;"	d
RCC_APB1Periph_UART8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	410;"	d
RCC_APB1Periph_USART2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	398;"	d
RCC_APB1Periph_USART3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	399;"	d
RCC_APB1Periph_WWDG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	395;"	d
RCC_APB2Periph_ADC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	423;"	d
RCC_APB2Periph_ADC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	424;"	d
RCC_APB2Periph_ADC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	425;"	d
RCC_APB2Periph_ADC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	426;"	d
RCC_APB2Periph_LTDC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	437;"	d
RCC_APB2Periph_SAI1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	436;"	d
RCC_APB2Periph_SDIO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	427;"	d
RCC_APB2Periph_SPI1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	428;"	d
RCC_APB2Periph_SPI4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	429;"	d
RCC_APB2Periph_SPI5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	434;"	d
RCC_APB2Periph_SPI6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	435;"	d
RCC_APB2Periph_SYSCFG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	430;"	d
RCC_APB2Periph_TIM1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	419;"	d
RCC_APB2Periph_TIM10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	432;"	d
RCC_APB2Periph_TIM11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	433;"	d
RCC_APB2Periph_TIM8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	420;"	d
RCC_APB2Periph_TIM9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	431;"	d
RCC_APB2Periph_USART1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	421;"	d
RCC_APB2Periph_USART6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	422;"	d
RCC_ClocksTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	/^}RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon80
RCC_FLAG_BORRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	500;"	d
RCC_FLAG_HSERDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	494;"	d
RCC_FLAG_HSIRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	493;"	d
RCC_FLAG_IWDGRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	504;"	d
RCC_FLAG_LPWRRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	506;"	d
RCC_FLAG_LSERDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	498;"	d
RCC_FLAG_LSIRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	499;"	d
RCC_FLAG_PINRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	501;"	d
RCC_FLAG_PLLI2SRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	496;"	d
RCC_FLAG_PLLRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	495;"	d
RCC_FLAG_PLLSAIRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	497;"	d
RCC_FLAG_PORRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	502;"	d
RCC_FLAG_SFTRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	503;"	d
RCC_FLAG_WWDGRST	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	505;"	d
RCC_HCLK_Div1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	147;"	d
RCC_HCLK_Div16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	151;"	d
RCC_HCLK_Div2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	148;"	d
RCC_HCLK_Div4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	149;"	d
RCC_HCLK_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	150;"	d
RCC_HSE_Bypass	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	67;"	d
RCC_HSE_OFF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	65;"	d
RCC_HSE_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	66;"	d
RCC_I2S2CLKSource_Ext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	269;"	d
RCC_I2S2CLKSource_PLLI2S	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	268;"	d
RCC_IT_CSS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	169;"	d
RCC_IT_HSERDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	165;"	d
RCC_IT_HSIRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	164;"	d
RCC_IT_LSERDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	163;"	d
RCC_IT_LSIRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	162;"	d
RCC_IT_PLLI2SRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	167;"	d
RCC_IT_PLLRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	166;"	d
RCC_IT_PLLSAIRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	168;"	d
RCC_LSE_Bypass	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	187;"	d
RCC_LSE_OFF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	185;"	d
RCC_LSE_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	186;"	d
RCC_MCO1Div_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	453;"	d
RCC_MCO1Div_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	454;"	d
RCC_MCO1Div_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	455;"	d
RCC_MCO1Div_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	456;"	d
RCC_MCO1Div_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	457;"	d
RCC_MCO1Source_HSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	451;"	d
RCC_MCO1Source_HSI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	449;"	d
RCC_MCO1Source_LSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	450;"	d
RCC_MCO1Source_PLLCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	452;"	d
RCC_MCO2Div_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	475;"	d
RCC_MCO2Div_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	476;"	d
RCC_MCO2Div_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	477;"	d
RCC_MCO2Div_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	478;"	d
RCC_MCO2Div_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	479;"	d
RCC_MCO2Source_HSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	473;"	d
RCC_MCO2Source_PLLCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	474;"	d
RCC_MCO2Source_PLLI2SCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	472;"	d
RCC_MCO2Source_SYSCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	471;"	d
RCC_PLLSAIDivR_Div16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	100;"	d
RCC_PLLSAIDivR_Div2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	97;"	d
RCC_PLLSAIDivR_Div4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	98;"	d
RCC_PLLSAIDivR_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	99;"	d
RCC_PLLSource_HSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	78;"	d
RCC_PLLSource_HSI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	77;"	d
RCC_RTCCLKSource_HSE_Div10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	207;"	d
RCC_RTCCLKSource_HSE_Div11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	208;"	d
RCC_RTCCLKSource_HSE_Div12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	209;"	d
RCC_RTCCLKSource_HSE_Div13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	210;"	d
RCC_RTCCLKSource_HSE_Div14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	211;"	d
RCC_RTCCLKSource_HSE_Div15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	212;"	d
RCC_RTCCLKSource_HSE_Div16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	213;"	d
RCC_RTCCLKSource_HSE_Div17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	214;"	d
RCC_RTCCLKSource_HSE_Div18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	215;"	d
RCC_RTCCLKSource_HSE_Div19	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	216;"	d
RCC_RTCCLKSource_HSE_Div2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	199;"	d
RCC_RTCCLKSource_HSE_Div20	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	217;"	d
RCC_RTCCLKSource_HSE_Div21	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	218;"	d
RCC_RTCCLKSource_HSE_Div22	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	219;"	d
RCC_RTCCLKSource_HSE_Div23	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	220;"	d
RCC_RTCCLKSource_HSE_Div24	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	221;"	d
RCC_RTCCLKSource_HSE_Div25	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	222;"	d
RCC_RTCCLKSource_HSE_Div26	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	223;"	d
RCC_RTCCLKSource_HSE_Div27	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	224;"	d
RCC_RTCCLKSource_HSE_Div28	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	225;"	d
RCC_RTCCLKSource_HSE_Div29	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	226;"	d
RCC_RTCCLKSource_HSE_Div3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	200;"	d
RCC_RTCCLKSource_HSE_Div30	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	227;"	d
RCC_RTCCLKSource_HSE_Div31	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	228;"	d
RCC_RTCCLKSource_HSE_Div4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	201;"	d
RCC_RTCCLKSource_HSE_Div5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	202;"	d
RCC_RTCCLKSource_HSE_Div6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	203;"	d
RCC_RTCCLKSource_HSE_Div7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	204;"	d
RCC_RTCCLKSource_HSE_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	205;"	d
RCC_RTCCLKSource_HSE_Div9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	206;"	d
RCC_RTCCLKSource_LSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	197;"	d
RCC_RTCCLKSource_LSI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	198;"	d
RCC_SAIACLKSource_Ext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	281;"	d
RCC_SAIACLKSource_PLLI2S	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	280;"	d
RCC_SAIACLKSource_PLLSAI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	279;"	d
RCC_SAIBCLKSource_Ext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	295;"	d
RCC_SAIBCLKSource_PLLI2S	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	294;"	d
RCC_SAIBCLKSource_PLLSAI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	293;"	d
RCC_SYSCLKSource_HSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	114;"	d
RCC_SYSCLKSource_HSI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	113;"	d
RCC_SYSCLKSource_PLLCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	115;"	d
RCC_SYSCLK_Div1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	126;"	d
RCC_SYSCLK_Div128	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	132;"	d
RCC_SYSCLK_Div16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	130;"	d
RCC_SYSCLK_Div2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	127;"	d
RCC_SYSCLK_Div256	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	133;"	d
RCC_SYSCLK_Div4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	128;"	d
RCC_SYSCLK_Div512	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	134;"	d
RCC_SYSCLK_Div64	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	131;"	d
RCC_SYSCLK_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	129;"	d
RCC_TIMPrescActivated	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	308;"	d
RCC_TIMPrescDesactivated	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	307;"	d
SYSCLK_Frequency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	/^  uint32_t SYSCLK_Frequency; \/*!<  SYSCLK clock frequency expressed in Hz *\/$/;"	m	struct:__anon80
__STM32F4xx_RCC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h	30;"	d
IS_RNG_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	65;"	d
IS_RNG_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	62;"	d
IS_RNG_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	78;"	d
IS_RNG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	77;"	d
RNG_FLAG_CECS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	59;"	d
RNG_FLAG_DRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	58;"	d
RNG_FLAG_SECS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	60;"	d
RNG_IT_CEI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	74;"	d
RNG_IT_SEI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	75;"	d
__STM32F4xx_RNG_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rng.h	31;"	d
IS_ALARM_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	279;"	d
IS_RTC_ALARM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	290;"	d
IS_RTC_ALARM_DATE_WEEKDAY_DATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	242;"	d
IS_RTC_ALARM_DATE_WEEKDAY_SEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	262;"	d
IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	243;"	d
IS_RTC_ALARM_SUB_SECOND_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	333;"	d
IS_RTC_ALARM_SUB_SECOND_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	357;"	d
IS_RTC_ASYNCH_PREDIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	144;"	d
IS_RTC_BKP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	679;"	d
IS_RTC_CALIB_OUTPUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	441;"	d
IS_RTC_CALIB_SIGN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	428;"	d
IS_RTC_CALIB_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	430;"	d
IS_RTC_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	738;"	d
IS_RTC_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	757;"	d
IS_RTC_CMD_ALARM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	291;"	d
IS_RTC_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	753;"	d
IS_RTC_DATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	210;"	d
IS_RTC_DAYLIGHT_SAVING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	493;"	d
IS_RTC_FORMAT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	708;"	d
IS_RTC_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	731;"	d
IS_RTC_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	754;"	d
IS_RTC_H12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	177;"	d
IS_RTC_HOUR12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	163;"	d
IS_RTC_HOUR24	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	164;"	d
IS_RTC_HOUR_FORMAT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	135;"	d
IS_RTC_MINUTES	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	165;"	d
IS_RTC_MONTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	209;"	d
IS_RTC_OUTPUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	402;"	d
IS_RTC_OUTPUT_POL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	416;"	d
IS_RTC_OUTPUT_TYPE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	628;"	d
IS_RTC_SECONDS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	166;"	d
IS_RTC_SHIFT_ADD1S	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	640;"	d
IS_RTC_SHIFT_SUBFS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	649;"	d
IS_RTC_SMOOTH_CALIB_MINUS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	482;"	d
IS_RTC_SMOOTH_CALIB_PERIOD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	456;"	d
IS_RTC_SMOOTH_CALIB_PLUS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	472;"	d
IS_RTC_STORE_OPERATION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	498;"	d
IS_RTC_SYNCH_PREDIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	154;"	d
IS_RTC_TAMPER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	595;"	d
IS_RTC_TAMPER_FILTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	531;"	d
IS_RTC_TAMPER_PIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	606;"	d
IS_RTC_TAMPER_PRECHARGE_DURATION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	583;"	d
IS_RTC_TAMPER_SAMPLING_FREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	558;"	d
IS_RTC_TAMPER_TRIGGER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	511;"	d
IS_RTC_TIMESTAMP_EDGE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	388;"	d
IS_RTC_TIMESTAMP_PIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	617;"	d
IS_RTC_WAKEUP_CLOCK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	372;"	d
IS_RTC_WAKEUP_COUNTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	378;"	d
IS_RTC_WEEKDAY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	227;"	d
IS_RTC_YEAR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	186;"	d
RTC_AlarmDateWeekDay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anon38
RTC_AlarmDateWeekDaySel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint32_t RTC_AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anon38
RTC_AlarmDateWeekDaySel_Date	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	259;"	d
RTC_AlarmDateWeekDaySel_WeekDay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	260;"	d
RTC_AlarmMask	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint32_t RTC_AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon38
RTC_AlarmMask_All	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	278;"	d
RTC_AlarmMask_DateWeekDay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	274;"	d
RTC_AlarmMask_Hours	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	275;"	d
RTC_AlarmMask_Minutes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	276;"	d
RTC_AlarmMask_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	273;"	d
RTC_AlarmMask_Seconds	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	277;"	d
RTC_AlarmSubSecondMask_All	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	300;"	d
RTC_AlarmSubSecondMask_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	331;"	d
RTC_AlarmSubSecondMask_SS14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	329;"	d
RTC_AlarmSubSecondMask_SS14_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	303;"	d
RTC_AlarmSubSecondMask_SS14_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	321;"	d
RTC_AlarmSubSecondMask_SS14_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	323;"	d
RTC_AlarmSubSecondMask_SS14_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	325;"	d
RTC_AlarmSubSecondMask_SS14_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	327;"	d
RTC_AlarmSubSecondMask_SS14_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	305;"	d
RTC_AlarmSubSecondMask_SS14_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	307;"	d
RTC_AlarmSubSecondMask_SS14_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	309;"	d
RTC_AlarmSubSecondMask_SS14_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	311;"	d
RTC_AlarmSubSecondMask_SS14_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	313;"	d
RTC_AlarmSubSecondMask_SS14_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	315;"	d
RTC_AlarmSubSecondMask_SS14_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	317;"	d
RTC_AlarmSubSecondMask_SS14_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	319;"	d
RTC_AlarmTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  RTC_TimeTypeDef RTC_AlarmTime;     \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon38
RTC_AlarmTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^}RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon38
RTC_Alarm_A	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	288;"	d
RTC_Alarm_B	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	289;"	d
RTC_AsynchPrediv	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint32_t RTC_AsynchPrediv; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon35
RTC_BKP_DR0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	659;"	d
RTC_BKP_DR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	660;"	d
RTC_BKP_DR10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	669;"	d
RTC_BKP_DR11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	670;"	d
RTC_BKP_DR12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	671;"	d
RTC_BKP_DR13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	672;"	d
RTC_BKP_DR14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	673;"	d
RTC_BKP_DR15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	674;"	d
RTC_BKP_DR16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	675;"	d
RTC_BKP_DR17	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	676;"	d
RTC_BKP_DR18	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	677;"	d
RTC_BKP_DR19	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	678;"	d
RTC_BKP_DR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	661;"	d
RTC_BKP_DR3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	662;"	d
RTC_BKP_DR4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	663;"	d
RTC_BKP_DR5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	664;"	d
RTC_BKP_DR6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	665;"	d
RTC_BKP_DR7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	666;"	d
RTC_BKP_DR8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	667;"	d
RTC_BKP_DR9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	668;"	d
RTC_CalibOutput_1Hz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	440;"	d
RTC_CalibOutput_512Hz	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	439;"	d
RTC_CalibSign_Negative	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	427;"	d
RTC_CalibSign_Positive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	426;"	d
RTC_Date	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anon37
RTC_DateTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^}RTC_DateTypeDef;$/;"	t	typeref:struct:__anon37
RTC_DayLightSaving_ADD1H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	492;"	d
RTC_DayLightSaving_SUB1H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	491;"	d
RTC_DigitalCalibCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	767;"	d
RTC_DigitalCalibConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	766;"	d
RTC_FLAG_ALRAF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	723;"	d
RTC_FLAG_ALRAWF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	730;"	d
RTC_FLAG_ALRBF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	722;"	d
RTC_FLAG_ALRBWF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	729;"	d
RTC_FLAG_INITF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	724;"	d
RTC_FLAG_INITS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	726;"	d
RTC_FLAG_RECALPF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	717;"	d
RTC_FLAG_RSF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	725;"	d
RTC_FLAG_SHPF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	727;"	d
RTC_FLAG_TAMP1F	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	718;"	d
RTC_FLAG_TSF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	720;"	d
RTC_FLAG_TSOVF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	719;"	d
RTC_FLAG_WUTF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	721;"	d
RTC_FLAG_WUTWF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	728;"	d
RTC_Format_BCD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	707;"	d
RTC_Format_BIN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	706;"	d
RTC_H12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_H12;      \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon36
RTC_H12_AM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	175;"	d
RTC_H12_PM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	176;"	d
RTC_HourFormat	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint32_t RTC_HourFormat;   \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anon35
RTC_HourFormat_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	134;"	d
RTC_HourFormat_24	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	133;"	d
RTC_Hours	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_Hours;    \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anon36
RTC_IT_ALRA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	749;"	d
RTC_IT_ALRB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	748;"	d
RTC_IT_TAMP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	750;"	d
RTC_IT_TAMP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	751;"	d
RTC_IT_TS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	746;"	d
RTC_IT_WUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	747;"	d
RTC_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^}RTC_InitTypeDef;$/;"	t	typeref:struct:__anon35
RTC_Minutes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_Minutes;  \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon36
RTC_Month	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_Month;   \/*!< Specifies the RTC Date Month (in BCD format).$/;"	m	struct:__anon37
RTC_Month_April	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	200;"	d
RTC_Month_August	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	204;"	d
RTC_Month_December	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	208;"	d
RTC_Month_February	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	198;"	d
RTC_Month_January	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	197;"	d
RTC_Month_July	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	203;"	d
RTC_Month_June	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	202;"	d
RTC_Month_March	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	199;"	d
RTC_Month_May	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	201;"	d
RTC_Month_November	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	207;"	d
RTC_Month_October	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	206;"	d
RTC_Month_September	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	205;"	d
RTC_OutputPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	414;"	d
RTC_OutputPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	415;"	d
RTC_OutputType_OpenDrain	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	626;"	d
RTC_OutputType_PushPull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	627;"	d
RTC_Output_AlarmA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	398;"	d
RTC_Output_AlarmB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	399;"	d
RTC_Output_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	397;"	d
RTC_Output_WakeUp	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	400;"	d
RTC_Seconds	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_Seconds;  \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon36
RTC_ShiftAdd1S_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	638;"	d
RTC_ShiftAdd1S_Set	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	639;"	d
RTC_SmoothCalibPeriod_16sec	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	452;"	d
RTC_SmoothCalibPeriod_32sec	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	450;"	d
RTC_SmoothCalibPeriod_8sec	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	454;"	d
RTC_SmoothCalibPlusPulses_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	470;"	d
RTC_SmoothCalibPlusPulses_Set	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	467;"	d
RTC_StoreOperation_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	496;"	d
RTC_StoreOperation_Set	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	497;"	d
RTC_SynchPrediv	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint32_t RTC_SynchPrediv;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon35
RTC_TamperFilter_2Sample	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	525;"	d
RTC_TamperFilter_4Sample	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	527;"	d
RTC_TamperFilter_8Sample	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	529;"	d
RTC_TamperFilter_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	523;"	d
RTC_TamperPin_PC13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	604;"	d
RTC_TamperPin_PI8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	605;"	d
RTC_TamperPrechargeDuration_1RTCCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	574;"	d
RTC_TamperPrechargeDuration_2RTCCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	576;"	d
RTC_TamperPrechargeDuration_4RTCCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	578;"	d
RTC_TamperPrechargeDuration_8RTCCLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	580;"	d
RTC_TamperSamplingFreq_RTCCLK_Div1024	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	552;"	d
RTC_TamperSamplingFreq_RTCCLK_Div16384	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	544;"	d
RTC_TamperSamplingFreq_RTCCLK_Div2048	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	550;"	d
RTC_TamperSamplingFreq_RTCCLK_Div256	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	556;"	d
RTC_TamperSamplingFreq_RTCCLK_Div32768	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	542;"	d
RTC_TamperSamplingFreq_RTCCLK_Div4096	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	548;"	d
RTC_TamperSamplingFreq_RTCCLK_Div512	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	554;"	d
RTC_TamperSamplingFreq_RTCCLK_Div8192	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	546;"	d
RTC_TamperTrigger_FallingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	508;"	d
RTC_TamperTrigger_HighLevel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	510;"	d
RTC_TamperTrigger_LowLevel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	509;"	d
RTC_TamperTrigger_RisingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	507;"	d
RTC_Tamper_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	594;"	d
RTC_TimeStampEdge_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	387;"	d
RTC_TimeStampEdge_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	386;"	d
RTC_TimeStampPin_PC13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	615;"	d
RTC_TimeStampPin_PI8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	616;"	d
RTC_TimeTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^}RTC_TimeTypeDef; $/;"	t	typeref:struct:__anon36
RTC_WakeUpClock_CK_SPRE_16bits	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	370;"	d
RTC_WakeUpClock_CK_SPRE_17bits	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	371;"	d
RTC_WakeUpClock_RTCCLK_Div16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	366;"	d
RTC_WakeUpClock_RTCCLK_Div2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	369;"	d
RTC_WakeUpClock_RTCCLK_Div4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	368;"	d
RTC_WakeUpClock_RTCCLK_Div8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	367;"	d
RTC_WeekDay	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_WeekDay; \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon37
RTC_Weekday_Friday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	224;"	d
RTC_Weekday_Monday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	220;"	d
RTC_Weekday_Saturday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	225;"	d
RTC_Weekday_Sunday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	226;"	d
RTC_Weekday_Thursday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	223;"	d
RTC_Weekday_Tuesday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	221;"	d
RTC_Weekday_Wednesday	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	222;"	d
RTC_Year	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	/^  uint8_t RTC_Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon37
__STM32F4xx_RTC_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rtc.h	31;"	d
I2S_FS_ChannelIdentification	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	306;"	d
IS_SAI_BLOCK_ACTIVE_FRAME	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	295;"	d
IS_SAI_BLOCK_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	522;"	d
IS_SAI_BLOCK_CLOCK_STROBING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	229;"	d
IS_SAI_BLOCK_COMPANDING_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	448;"	d
IS_SAI_BLOCK_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	491;"	d
IS_SAI_BLOCK_DATASIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	201;"	d
IS_SAI_BLOCK_FIFO_STATUS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	543;"	d
IS_SAI_BLOCK_FIFO_THRESHOLD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	430;"	d
IS_SAI_BLOCK_FIRSTBIT_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	340;"	d
IS_SAI_BLOCK_FIRST_BIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	217;"	d
IS_SAI_BLOCK_FRAME_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	286;"	d
IS_SAI_BLOCK_FS_DEFINITION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	307;"	d
IS_SAI_BLOCK_FS_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	331;"	d
IS_SAI_BLOCK_FS_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	319;"	d
IS_SAI_BLOCK_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	514;"	d
IS_SAI_BLOCK_MASTER_DIVIDER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	277;"	d
IS_SAI_BLOCK_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	169;"	d
IS_SAI_BLOCK_MONO_STREO_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	403;"	d
IS_SAI_BLOCK_MUTE_COUNTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	473;"	d
IS_SAI_BLOCK_MUTE_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	463;"	d
IS_SAI_BLOCK_NODIVIDER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	267;"	d
IS_SAI_BLOCK_OUTPUT_DRIVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	253;"	d
IS_SAI_BLOCK_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	158;"	d
IS_SAI_BLOCK_PROTOCOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	184;"	d
IS_SAI_BLOCK_SLOT_NUMBER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	363;"	d
IS_SAI_BLOCK_SLOT_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	352;"	d
IS_SAI_BLOCK_SYNCHRO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	241;"	d
IS_SAI_BLOCK_TRISTATE_MANAGEMENT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	415;"	d
IS_SAI_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	156;"	d
IS_SAI_SLOT_ACTIVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	391;"	d
SAI_AC97_Protocol	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	183;"	d
SAI_ALaw_1CPL_Companding	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	445;"	d
SAI_ALaw_2CPL_Companding	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	447;"	d
SAI_ActiveFrameLength	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_ActiveFrameLength;   \/*!< Specifies the Frame synchronization active level length.$/;"	m	struct:__anon89
SAI_Asynchronous	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	239;"	d
SAI_AudioMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_AudioMode;           \/*!< Specifies the SAI Block Audio Mode.$/;"	m	struct:__anon88
SAI_ClockStrobing	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_ClockStrobing;       \/*!< Specifies the SAI Block clock strobing edge sensitivity.$/;"	m	struct:__anon88
SAI_ClockStrobing_FallingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	227;"	d
SAI_ClockStrobing_RisingEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	228;"	d
SAI_DataSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_DataSize;            \/*!< Specifies the SAI Block data size.$/;"	m	struct:__anon88
SAI_DataSize_10b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	196;"	d
SAI_DataSize_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	197;"	d
SAI_DataSize_20b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	198;"	d
SAI_DataSize_24b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	199;"	d
SAI_DataSize_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	200;"	d
SAI_DataSize_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	195;"	d
SAI_FIFOStatus_1QuarterFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	538;"	d
SAI_FIFOStatus_3QuartersFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	540;"	d
SAI_FIFOStatus_Empty	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	536;"	d
SAI_FIFOStatus_Full	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	541;"	d
SAI_FIFOStatus_HalfFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	539;"	d
SAI_FIFOStatus_Less1QuarterFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	537;"	d
SAI_FIFOThreshold	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FIFOThreshold;      \/*!< Specifies SAI Block FIFO Threshold.$/;"	m	struct:__anon88
SAI_FIFOThreshold_1QuarterFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	426;"	d
SAI_FIFOThreshold_3QuartersFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	428;"	d
SAI_FIFOThreshold_Full	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	429;"	d
SAI_FIFOThreshold_HalfFull	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	427;"	d
SAI_FLAG_AFSDET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	511;"	d
SAI_FLAG_CNRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	510;"	d
SAI_FLAG_FREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	509;"	d
SAI_FLAG_LFSDET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	512;"	d
SAI_FLAG_MUTEDET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	507;"	d
SAI_FLAG_OVRUDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	506;"	d
SAI_FLAG_WCKCFG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	508;"	d
SAI_FSDefinition	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FSDefinition;        \/*!< Specifies the Frame Synchronization definition.$/;"	m	struct:__anon89
SAI_FSOffset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FSOffset;            \/*!< Specifies the Frame Synchronization Offset.$/;"	m	struct:__anon89
SAI_FSPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FSPolarity;          \/*!< Specifies the Frame Synchronization Polarity.$/;"	m	struct:__anon89
SAI_FS_ActiveHigh	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	318;"	d
SAI_FS_ActiveLow	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	317;"	d
SAI_FS_BeforeFirstBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	330;"	d
SAI_FS_FirstBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	329;"	d
SAI_FS_StartFrame	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	305;"	d
SAI_FirstBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon88
SAI_FirstBitOffset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FirstBitOffset;      \/*!< Specifies the position of first data transfer bit in the slot.$/;"	m	struct:__anon90
SAI_FirstBit_LSB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	216;"	d
SAI_FirstBit_MSB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	215;"	d
SAI_FrameInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^}SAI_FrameInitTypeDef;$/;"	t	typeref:struct:__anon89
SAI_FrameLength	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_FrameLength;         \/*!< Specifies the Frame Length, the number of SCK clocks $/;"	m	struct:__anon89
SAI_Free_Protocol	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	181;"	d
SAI_IT_AFSDET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	488;"	d
SAI_IT_CNRDY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	487;"	d
SAI_IT_FREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	486;"	d
SAI_IT_LFSDET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	489;"	d
SAI_IT_MUTEDET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	484;"	d
SAI_IT_OVRUDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	483;"	d
SAI_IT_WCKCFG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	485;"	d
SAI_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^}SAI_InitTypeDef;$/;"	t	typeref:struct:__anon88
SAI_LastSentValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	462;"	d
SAI_MasterDivider	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_MasterDivider;       \/*!< Specifies SAI Block Master Clock Divider. $/;"	m	struct:__anon88
SAI_MasterDivider_Disabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	266;"	d
SAI_MasterDivider_Enabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	265;"	d
SAI_Mode_MasterRx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	166;"	d
SAI_Mode_MasterTx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	165;"	d
SAI_Mode_SlaveRx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	168;"	d
SAI_Mode_SlaveTx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	167;"	d
SAI_MonoMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	401;"	d
SAI_NoCompanding	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	443;"	d
SAI_NoDivider	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_NoDivider;            \/*!< Specifies whether Master Clock will be divided or not.$/;"	m	struct:__anon88
SAI_OUTDRIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_OUTDRIV;             \/*!< Specifies when SAI Block outputs are driven.$/;"	m	struct:__anon88
SAI_OutputDrive_Disabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	251;"	d
SAI_OutputDrive_Enabled	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	252;"	d
SAI_Output_NotReleased	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	413;"	d
SAI_Output_Released	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	414;"	d
SAI_Protocol	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_Protocol;             \/*!< Specifies the SAI Block Protocol.$/;"	m	struct:__anon88
SAI_SPDIF_Protocol	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	182;"	d
SAI_SlotActive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_SlotActive;          \/*!< Specifies the slots in audio frame that will be activated.$/;"	m	struct:__anon90
SAI_SlotActive_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	373;"	d
SAI_SlotActive_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	374;"	d
SAI_SlotActive_10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	383;"	d
SAI_SlotActive_11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	384;"	d
SAI_SlotActive_12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	385;"	d
SAI_SlotActive_13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	386;"	d
SAI_SlotActive_14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	387;"	d
SAI_SlotActive_15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	388;"	d
SAI_SlotActive_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	375;"	d
SAI_SlotActive_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	376;"	d
SAI_SlotActive_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	377;"	d
SAI_SlotActive_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	378;"	d
SAI_SlotActive_6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	379;"	d
SAI_SlotActive_7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	380;"	d
SAI_SlotActive_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	381;"	d
SAI_SlotActive_9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	382;"	d
SAI_SlotActive_ALL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	389;"	d
SAI_SlotInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^}SAI_SlotInitTypeDef;$/;"	t	typeref:struct:__anon90
SAI_SlotNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_SlotNumber;          \/*!< Specifies the number of slot in the audio frame.$/;"	m	struct:__anon90
SAI_SlotSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_SlotSize;            \/*!< Specifies the Slot Size.$/;"	m	struct:__anon90
SAI_SlotSize_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	350;"	d
SAI_SlotSize_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	351;"	d
SAI_SlotSize_DataSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	349;"	d
SAI_Slot_NotActive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	372;"	d
SAI_StreoMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	402;"	d
SAI_Synchro	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	/^  uint32_t SAI_Synchro;             \/*!< Specifies SAI Block synchronization$/;"	m	struct:__anon88
SAI_Synchronous	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	240;"	d
SAI_Threshold_FIFOEmpty	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	425;"	d
SAI_ULaw_1CPL_Companding	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	444;"	d
SAI_ULaw_2CPL_Companding	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	446;"	d
SAI_ZeroValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	461;"	d
__STM32F4xx_SAI_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sai.h	31;"	d
IS_SDIO_BLOCK_SIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	318;"	d
IS_SDIO_BUS_WIDE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	165;"	d
IS_SDIO_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	425;"	d
IS_SDIO_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	452;"	d
IS_SDIO_CLOCK_BYPASS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	140;"	d
IS_SDIO_CLOCK_EDGE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	128;"	d
IS_SDIO_CLOCK_POWER_SAVE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	152;"	d
IS_SDIO_CMD_INDEX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	233;"	d
IS_SDIO_CPSM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	271;"	d
IS_SDIO_DATA_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	294;"	d
IS_SDIO_DPSM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	367;"	d
IS_SDIO_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	400;"	d
IS_SDIO_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	427;"	d
IS_SDIO_HARDWARE_FLOW_CONTROL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	178;"	d
IS_SDIO_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	224;"	d
IS_SDIO_POWER_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	190;"	d
IS_SDIO_READWAIT_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	464;"	d
IS_SDIO_RESP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	284;"	d
IS_SDIO_RESPONSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	245;"	d
IS_SDIO_TRANSFER_DIR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	343;"	d
IS_SDIO_TRANSFER_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	355;"	d
IS_SDIO_WAIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	259;"	d
SDIO_Argument	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_Argument;  \/*!< Specifies the SDIO command argument which is sent$/;"	m	struct:__anon41
SDIO_BusWide	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_BusWide;              \/*!< Specifies the SDIO bus width.$/;"	m	struct:__anon40
SDIO_BusWide_1b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	162;"	d
SDIO_BusWide_4b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	163;"	d
SDIO_BusWide_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	164;"	d
SDIO_CPSM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_CPSM;      \/*!< Specifies whether SDIO Command path state machine (CPSM)$/;"	m	struct:__anon41
SDIO_CPSM_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	269;"	d
SDIO_CPSM_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	270;"	d
SDIO_ClockBypass	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_ClockBypass;          \/*!< Specifies whether the SDIO Clock divider bypass is$/;"	m	struct:__anon40
SDIO_ClockBypass_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	138;"	d
SDIO_ClockBypass_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	139;"	d
SDIO_ClockDiv	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint8_t SDIO_ClockDiv;              \/*!< Specifies the clock frequency of the SDIO controller.$/;"	m	struct:__anon40
SDIO_ClockEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_ClockEdge;            \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon40
SDIO_ClockEdge_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	127;"	d
SDIO_ClockEdge_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	126;"	d
SDIO_ClockPowerSave	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_ClockPowerSave;       \/*!< Specifies whether SDIO Clock output is enabled or$/;"	m	struct:__anon40
SDIO_ClockPowerSave_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	150;"	d
SDIO_ClockPowerSave_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	151;"	d
SDIO_CmdIndex	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_CmdIndex;  \/*!< Specifies the SDIO command index. It must be lower than 0x40. *\/$/;"	m	struct:__anon41
SDIO_CmdInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^} SDIO_CmdInitTypeDef;$/;"	t	typeref:struct:__anon41
SDIO_DPSM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_DPSM;           \/*!< Specifies whether SDIO Data path state machine (DPSM)$/;"	m	struct:__anon42
SDIO_DPSM_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	365;"	d
SDIO_DPSM_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	366;"	d
SDIO_DataBlockSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_DataBlockSize;  \/*!< Specifies the data block size for block transfer.$/;"	m	struct:__anon42
SDIO_DataBlockSize_1024b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	313;"	d
SDIO_DataBlockSize_128b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	310;"	d
SDIO_DataBlockSize_16384b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	317;"	d
SDIO_DataBlockSize_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	307;"	d
SDIO_DataBlockSize_1b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	303;"	d
SDIO_DataBlockSize_2048b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	314;"	d
SDIO_DataBlockSize_256b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	311;"	d
SDIO_DataBlockSize_2b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	304;"	d
SDIO_DataBlockSize_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	308;"	d
SDIO_DataBlockSize_4096b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	315;"	d
SDIO_DataBlockSize_4b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	305;"	d
SDIO_DataBlockSize_512b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	312;"	d
SDIO_DataBlockSize_64b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	309;"	d
SDIO_DataBlockSize_8192b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	316;"	d
SDIO_DataBlockSize_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	306;"	d
SDIO_DataInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^} SDIO_DataInitTypeDef;$/;"	t	typeref:struct:__anon42
SDIO_DataLength	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_DataLength;     \/*!< Specifies the number of data bytes to be transferred. *\/$/;"	m	struct:__anon42
SDIO_DataTimeOut	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_DataTimeOut;    \/*!< Specifies the data timeout period in card bus clock periods. *\/$/;"	m	struct:__anon42
SDIO_FLAG_CCRCFAIL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	376;"	d
SDIO_FLAG_CEATAEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	399;"	d
SDIO_FLAG_CMDACT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	387;"	d
SDIO_FLAG_CMDREND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	382;"	d
SDIO_FLAG_CMDSENT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	383;"	d
SDIO_FLAG_CTIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	378;"	d
SDIO_FLAG_DATAEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	384;"	d
SDIO_FLAG_DBCKEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	386;"	d
SDIO_FLAG_DCRCFAIL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	377;"	d
SDIO_FLAG_DTIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	379;"	d
SDIO_FLAG_RXACT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	389;"	d
SDIO_FLAG_RXDAVL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	397;"	d
SDIO_FLAG_RXFIFOE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	395;"	d
SDIO_FLAG_RXFIFOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	393;"	d
SDIO_FLAG_RXFIFOHF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	391;"	d
SDIO_FLAG_RXOVERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	381;"	d
SDIO_FLAG_SDIOIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	398;"	d
SDIO_FLAG_STBITERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	385;"	d
SDIO_FLAG_TXACT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	388;"	d
SDIO_FLAG_TXDAVL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	396;"	d
SDIO_FLAG_TXFIFOE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	394;"	d
SDIO_FLAG_TXFIFOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	392;"	d
SDIO_FLAG_TXFIFOHE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	390;"	d
SDIO_FLAG_TXUNDERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	380;"	d
SDIO_HardwareFlowControl	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_HardwareFlowControl;  \/*!< Specifies whether the SDIO hardware flow control is enabled or disabled.$/;"	m	struct:__anon40
SDIO_HardwareFlowControl_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	176;"	d
SDIO_HardwareFlowControl_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	177;"	d
SDIO_IT_CCRCFAIL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	200;"	d
SDIO_IT_CEATAEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	223;"	d
SDIO_IT_CMDACT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	211;"	d
SDIO_IT_CMDREND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	206;"	d
SDIO_IT_CMDSENT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	207;"	d
SDIO_IT_CTIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	202;"	d
SDIO_IT_DATAEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	208;"	d
SDIO_IT_DBCKEND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	210;"	d
SDIO_IT_DCRCFAIL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	201;"	d
SDIO_IT_DTIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	203;"	d
SDIO_IT_RXACT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	213;"	d
SDIO_IT_RXDAVL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	221;"	d
SDIO_IT_RXFIFOE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	219;"	d
SDIO_IT_RXFIFOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	217;"	d
SDIO_IT_RXFIFOHF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	215;"	d
SDIO_IT_RXOVERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	205;"	d
SDIO_IT_SDIOIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	222;"	d
SDIO_IT_STBITERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	209;"	d
SDIO_IT_TXACT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	212;"	d
SDIO_IT_TXDAVL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	220;"	d
SDIO_IT_TXFIFOE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	218;"	d
SDIO_IT_TXFIFOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	216;"	d
SDIO_IT_TXFIFOHE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	214;"	d
SDIO_IT_TXUNDERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	204;"	d
SDIO_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^} SDIO_InitTypeDef;$/;"	t	typeref:struct:__anon40
SDIO_PowerState_OFF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	188;"	d
SDIO_PowerState_ON	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	189;"	d
SDIO_RESP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	280;"	d
SDIO_RESP2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	281;"	d
SDIO_RESP3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	282;"	d
SDIO_RESP4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	283;"	d
SDIO_ReadWaitMode_CLK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	463;"	d
SDIO_ReadWaitMode_DATA2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	462;"	d
SDIO_Response	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_Response;  \/*!< Specifies the SDIO response type.$/;"	m	struct:__anon41
SDIO_Response_Long	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	244;"	d
SDIO_Response_No	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	242;"	d
SDIO_Response_Short	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	243;"	d
SDIO_TransferDir	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_TransferDir;    \/*!< Specifies the data transfer direction, whether the transfer$/;"	m	struct:__anon42
SDIO_TransferDir_ToCard	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	341;"	d
SDIO_TransferDir_ToSDIO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	342;"	d
SDIO_TransferMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_TransferMode;   \/*!< Specifies whether data transfer is in stream or block mode.$/;"	m	struct:__anon42
SDIO_TransferMode_Block	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	353;"	d
SDIO_TransferMode_Stream	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	354;"	d
SDIO_Wait	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	/^  uint32_t SDIO_Wait;      \/*!< Specifies whether SDIO wait for interrupt request is enabled or disabled.$/;"	m	struct:__anon41
SDIO_Wait_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	257;"	d
SDIO_Wait_No	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	256;"	d
SDIO_Wait_Pend	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	258;"	d
__STM32F4xx_SDIO_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_sdio.h	31;"	d
I2S_AudioFreq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint32_t I2S_AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon46
I2S_AudioFreq_11k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	333;"	d
I2S_AudioFreq_16k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	332;"	d
I2S_AudioFreq_192k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	326;"	d
I2S_AudioFreq_22k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	331;"	d
I2S_AudioFreq_32k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	330;"	d
I2S_AudioFreq_44k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	329;"	d
I2S_AudioFreq_48k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	328;"	d
I2S_AudioFreq_8k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	334;"	d
I2S_AudioFreq_96k	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	327;"	d
I2S_AudioFreq_Default	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	335;"	d
I2S_CPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t I2S_CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon46
I2S_CPOL_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	349;"	d
I2S_CPOL_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	348;"	d
I2S_DataFormat	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t I2S_DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon46
I2S_DataFormat_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	298;"	d
I2S_DataFormat_16bextended	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	299;"	d
I2S_DataFormat_24b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	300;"	d
I2S_DataFormat_32b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	301;"	d
I2S_FLAG_CHSIDE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	436;"	d
I2S_FLAG_UDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	437;"	d
I2S_IT_UDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	409;"	d
I2S_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^}I2S_InitTypeDef;$/;"	t	typeref:struct:__anon46
I2S_MCLKOutput	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t I2S_MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon46
I2S_MCLKOutput_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	315;"	d
I2S_MCLKOutput_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	314;"	d
I2S_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t I2S_Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon46
I2S_Mode_MasterRx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	266;"	d
I2S_Mode_MasterTx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	265;"	d
I2S_Mode_SlaveRx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	264;"	d
I2S_Mode_SlaveTx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	263;"	d
I2S_Standard	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t I2S_Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon46
I2S_Standard_LSB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	282;"	d
I2S_Standard_MSB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	281;"	d
I2S_Standard_PCMLong	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	284;"	d
I2S_Standard_PCMShort	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	283;"	d
I2S_Standard_Phillips	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	280;"	d
IS_I2S_AUDIO_FREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	337;"	d
IS_I2S_CPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	350;"	d
IS_I2S_DATA_FORMAT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	302;"	d
IS_I2S_EXT_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	143;"	d
IS_I2S_MCLK_OUTPUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	316;"	d
IS_I2S_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	267;"	d
IS_I2S_STANDARD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	285;"	d
IS_SPI_23_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	135;"	d
IS_SPI_23_PERIPH_EXT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	138;"	d
IS_SPI_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	119;"	d
IS_SPI_ALL_PERIPH_EXT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	126;"	d
IS_SPI_BAUDRATE_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	235;"	d
IS_SPI_CPHA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	205;"	d
IS_SPI_CPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	193;"	d
IS_SPI_CRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	385;"	d
IS_SPI_CRC_POLYNOMIAL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	458;"	d
IS_SPI_DATASIZE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	181;"	d
IS_SPI_DIRECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	396;"	d
IS_SPI_DIRECTION_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	155;"	d
IS_SPI_FIRST_BIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	253;"	d
IS_SPI_I2S_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	444;"	d
IS_SPI_I2S_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	420;"	d
IS_SPI_I2S_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	412;"	d
IS_SPI_I2S_DMAREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	362;"	d
IS_SPI_I2S_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	445;"	d
IS_SPI_I2S_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	422;"	d
IS_SPI_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	169;"	d
IS_SPI_NSS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	217;"	d
IS_SPI_NSS_INTERNAL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	373;"	d
SPI_BaudRatePrescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon45
SPI_BaudRatePrescaler_128	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	233;"	d
SPI_BaudRatePrescaler_16	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	230;"	d
SPI_BaudRatePrescaler_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	227;"	d
SPI_BaudRatePrescaler_256	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	234;"	d
SPI_BaudRatePrescaler_32	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	231;"	d
SPI_BaudRatePrescaler_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	228;"	d
SPI_BaudRatePrescaler_64	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	232;"	d
SPI_BaudRatePrescaler_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	229;"	d
SPI_CPHA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_CPHA;                \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon45
SPI_CPHA_1Edge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	203;"	d
SPI_CPHA_2Edge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	204;"	d
SPI_CPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_CPOL;                \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon45
SPI_CPOL_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	192;"	d
SPI_CPOL_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	191;"	d
SPI_CRCPolynomial	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation. *\/$/;"	m	struct:__anon45
SPI_CRC_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	384;"	d
SPI_CRC_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	383;"	d
SPI_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	483;"	d
SPI_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	485;"	d
SPI_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	479;"	d
SPI_DMAReq_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	468;"	d
SPI_DMAReq_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	467;"	d
SPI_DataSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anon45
SPI_DataSize_16b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	179;"	d
SPI_DataSize_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	180;"	d
SPI_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	477;"	d
SPI_Direction	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_Direction;           \/*!< Specifies the SPI unidirectional or bidirectional data mode.$/;"	m	struct:__anon45
SPI_Direction_1Line_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	153;"	d
SPI_Direction_1Line_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	154;"	d
SPI_Direction_2Lines_FullDuplex	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	151;"	d
SPI_Direction_2Lines_RxOnly	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	152;"	d
SPI_Direction_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	394;"	d
SPI_Direction_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	395;"	d
SPI_FLAG_BSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	476;"	d
SPI_FLAG_CRCERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	438;"	d
SPI_FLAG_MODF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	439;"	d
SPI_FLAG_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	475;"	d
SPI_FLAG_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	473;"	d
SPI_FLAG_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	474;"	d
SPI_FirstBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon45
SPI_FirstBit_LSB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	252;"	d
SPI_FirstBit_MSB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	251;"	d
SPI_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	482;"	d
SPI_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	484;"	d
SPI_I2S_DMAReq_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	361;"	d
SPI_I2S_DMAReq_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	360;"	d
SPI_I2S_FLAG_BSY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	441;"	d
SPI_I2S_FLAG_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	440;"	d
SPI_I2S_FLAG_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	434;"	d
SPI_I2S_FLAG_TIFRFE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	442;"	d
SPI_I2S_FLAG_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	435;"	d
SPI_I2S_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	408;"	d
SPI_I2S_IT_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	416;"	d
SPI_I2S_IT_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	407;"	d
SPI_I2S_IT_TIFRFE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	410;"	d
SPI_I2S_IT_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	406;"	d
SPI_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	478;"	d
SPI_IT_CRCERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	418;"	d
SPI_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	471;"	d
SPI_IT_MODF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	417;"	d
SPI_IT_OVR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	472;"	d
SPI_IT_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	470;"	d
SPI_IT_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	469;"	d
SPI_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^}SPI_InitTypeDef;$/;"	t	typeref:struct:__anon45
SPI_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_Mode;                \/*!< Specifies the SPI operating mode.$/;"	m	struct:__anon45
SPI_Mode_Master	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	167;"	d
SPI_Mode_Slave	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	168;"	d
SPI_NSS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	/^  uint16_t SPI_NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon45
SPI_NSSInternalSoft_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	372;"	d
SPI_NSSInternalSoft_Set	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	371;"	d
SPI_NSS_Hard	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	216;"	d
SPI_NSS_Soft	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	215;"	d
SPI_ReceiveData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	481;"	d
SPI_SendData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	480;"	d
__STM32F4xx_SPI_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_spi.h	31;"	d
EXTI_PinSource0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	90;"	d
EXTI_PinSource1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	91;"	d
EXTI_PinSource10	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	100;"	d
EXTI_PinSource11	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	101;"	d
EXTI_PinSource12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	102;"	d
EXTI_PinSource13	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	103;"	d
EXTI_PinSource14	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	104;"	d
EXTI_PinSource15	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	105;"	d
EXTI_PinSource2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	92;"	d
EXTI_PinSource3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	93;"	d
EXTI_PinSource4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	94;"	d
EXTI_PinSource5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	95;"	d
EXTI_PinSource6	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	96;"	d
EXTI_PinSource7	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	97;"	d
EXTI_PinSource8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	98;"	d
EXTI_PinSource9	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	99;"	d
EXTI_PortSourceGPIOA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	58;"	d
EXTI_PortSourceGPIOB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	59;"	d
EXTI_PortSourceGPIOC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	60;"	d
EXTI_PortSourceGPIOD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	61;"	d
EXTI_PortSourceGPIOE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	62;"	d
EXTI_PortSourceGPIOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	63;"	d
EXTI_PortSourceGPIOG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	64;"	d
EXTI_PortSourceGPIOH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	65;"	d
EXTI_PortSourceGPIOI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	66;"	d
EXTI_PortSourceGPIOJ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	67;"	d
EXTI_PortSourceGPIOK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	68;"	d
IS_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	106;"	d
IS_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	70;"	d
IS_SYSCFG_ETH_MEDIA_INTERFACE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	175;"	d
IS_SYSCFG_MEMORY_REMAP_CONFING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	144;"	d
IS_SYSCFG_MEMORY_REMAP_CONFING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	151;"	d
IS_SYSCFG_MEMORY_REMAP_CONFING	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	157;"	d
SYSCFG_ETH_MediaInterface_MII	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	172;"	d
SYSCFG_ETH_MediaInterface_RMII	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	173;"	d
SYSCFG_MemoryRemap_FMC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	140;"	d
SYSCFG_MemoryRemap_FSMC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	136;"	d
SYSCFG_MemoryRemap_Flash	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	130;"	d
SYSCFG_MemoryRemap_SDRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	133;"	d
SYSCFG_MemoryRemap_SRAM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	132;"	d
SYSCFG_MemoryRemap_SystemFlash	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	131;"	d
__STM32F4xx_SYSCFG_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_syscfg.h	31;"	d
IS_TIM_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	175;"	d
IS_TIM_AUTOMATIC_OUTPUT_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	433;"	d
IS_TIM_BREAK_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	421;"	d
IS_TIM_BREAK_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	409;"	d
IS_TIM_CCX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	385;"	d
IS_TIM_CCXN	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	397;"	d
IS_TIM_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	285;"	d
IS_TIM_CKD_DIV	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	306;"	d
IS_TIM_COMPLEMENTARY_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	292;"	d
IS_TIM_COUNTER_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	322;"	d
IS_TIM_DMA_BASE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	599;"	d
IS_TIM_DMA_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	645;"	d
IS_TIM_DMA_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	678;"	d
IS_TIM_ENCODER_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	782;"	d
IS_TIM_EVENT_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	802;"	d
IS_TIM_EXT_FILTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	987;"	d
IS_TIM_EXT_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	745;"	d
IS_TIM_EXT_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	692;"	d
IS_TIM_FORCED_ACTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	769;"	d
IS_TIM_GET_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	957;"	d
IS_TIM_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	563;"	d
IS_TIM_IC_FILTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	978;"	d
IS_TIM_IC_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	510;"	d
IS_TIM_IC_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	541;"	d
IS_TIM_IC_SELECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	526;"	d
IS_TIM_INTERNAL_TRIGGER_SELECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	720;"	d
IS_TIM_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	561;"	d
IS_TIM_LIST1_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	190;"	d
IS_TIM_LIST2_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	204;"	d
IS_TIM_LIST3_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	213;"	d
IS_TIM_LIST4_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	220;"	d
IS_TIM_LIST5_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	223;"	d
IS_TIM_LIST6_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	232;"	d
IS_TIM_LOCK_LEVEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	447;"	d
IS_TIM_MSM_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	905;"	d
IS_TIM_OCCLEAR_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	853;"	d
IS_TIM_OCFAST_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	840;"	d
IS_TIM_OCIDLE_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	485;"	d
IS_TIM_OCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	252;"	d
IS_TIM_OCNIDLE_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	497;"	d
IS_TIM_OCN_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	349;"	d
IS_TIM_OCPRELOAD_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	828;"	d
IS_TIM_OC_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	246;"	d
IS_TIM_OC_POLARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	337;"	d
IS_TIM_OPM_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	270;"	d
IS_TIM_OSSI_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	461;"	d
IS_TIM_OSSR_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	473;"	d
IS_TIM_OUTPUTN_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	373;"	d
IS_TIM_OUTPUT_STATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	361;"	d
IS_TIM_PRESCALER_RELOAD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	757;"	d
IS_TIM_PWMI_CHANNEL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	290;"	d
IS_TIM_REMAP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	927;"	d
IS_TIM_SLAVE_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	891;"	d
IS_TIM_TRGO_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	871;"	d
IS_TIM_TRIGGER_SELECTION	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	712;"	d
IS_TIM_UPDATE_SOURCE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	816;"	d
TIM11_GPIO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	924;"	d
TIM11_HSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	925;"	d
TIM2_ETH_PTP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	915;"	d
TIM2_TIM8_TRGO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	914;"	d
TIM2_USBFS_SOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	916;"	d
TIM2_USBHS_SOF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	917;"	d
TIM5_GPIO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	919;"	d
TIM5_LSE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	921;"	d
TIM5_LSI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	920;"	d
TIM5_RTC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	922;"	d
TIM_AutomaticOutput	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_AutomaticOutput;  \/*!< Specifies whether the TIM Automatic Output feature is enabled or not. $/;"	m	struct:__anon77
TIM_AutomaticOutput_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	432;"	d
TIM_AutomaticOutput_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	431;"	d
TIM_BDTRInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^} TIM_BDTRInitTypeDef;$/;"	t	typeref:struct:__anon77
TIM_Break	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_Break;            \/*!< Specifies whether the TIM Break input is enabled or not. $/;"	m	struct:__anon77
TIM_BreakPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_BreakPolarity;    \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anon77
TIM_BreakPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	420;"	d
TIM_BreakPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	419;"	d
TIM_Break_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	408;"	d
TIM_Break_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	407;"	d
TIM_CCxN_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	396;"	d
TIM_CCxN_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	395;"	d
TIM_CCx_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	384;"	d
TIM_CCx_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	383;"	d
TIM_CKD_DIV1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	303;"	d
TIM_CKD_DIV2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	304;"	d
TIM_CKD_DIV4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	305;"	d
TIM_Channel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_Channel;      \/*!< Specifies the TIM channel.$/;"	m	struct:__anon76
TIM_Channel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	280;"	d
TIM_Channel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	281;"	d
TIM_Channel_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	282;"	d
TIM_Channel_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	283;"	d
TIM_ClockDivision	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon74
TIM_CounterMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon74
TIM_CounterMode_CenterAligned1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	319;"	d
TIM_CounterMode_CenterAligned2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	320;"	d
TIM_CounterMode_CenterAligned3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	321;"	d
TIM_CounterMode_Down	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	318;"	d
TIM_CounterMode_Up	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	317;"	d
TIM_DMABase_ARR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	590;"	d
TIM_DMABase_BDTR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	596;"	d
TIM_DMABase_CCER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	587;"	d
TIM_DMABase_CCMR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	585;"	d
TIM_DMABase_CCMR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	586;"	d
TIM_DMABase_CCR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	592;"	d
TIM_DMABase_CCR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	593;"	d
TIM_DMABase_CCR3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	594;"	d
TIM_DMABase_CCR4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	595;"	d
TIM_DMABase_CNT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	588;"	d
TIM_DMABase_CR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	579;"	d
TIM_DMABase_CR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	580;"	d
TIM_DMABase_DCR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	597;"	d
TIM_DMABase_DIER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	582;"	d
TIM_DMABase_EGR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	584;"	d
TIM_DMABase_OR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	598;"	d
TIM_DMABase_PSC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	589;"	d
TIM_DMABase_RCR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	591;"	d
TIM_DMABase_SMCR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	581;"	d
TIM_DMABase_SR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	583;"	d
TIM_DMABurstLength_10Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1005;"	d
TIM_DMABurstLength_10Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	636;"	d
TIM_DMABurstLength_11Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1006;"	d
TIM_DMABurstLength_11Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	637;"	d
TIM_DMABurstLength_12Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1007;"	d
TIM_DMABurstLength_12Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	638;"	d
TIM_DMABurstLength_13Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1008;"	d
TIM_DMABurstLength_13Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	639;"	d
TIM_DMABurstLength_14Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1009;"	d
TIM_DMABurstLength_14Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	640;"	d
TIM_DMABurstLength_15Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1010;"	d
TIM_DMABurstLength_15Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	641;"	d
TIM_DMABurstLength_16Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1011;"	d
TIM_DMABurstLength_16Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	642;"	d
TIM_DMABurstLength_17Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1012;"	d
TIM_DMABurstLength_17Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	643;"	d
TIM_DMABurstLength_18Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1013;"	d
TIM_DMABurstLength_18Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	644;"	d
TIM_DMABurstLength_1Byte	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	996;"	d
TIM_DMABurstLength_1Transfer	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	627;"	d
TIM_DMABurstLength_2Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	997;"	d
TIM_DMABurstLength_2Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	628;"	d
TIM_DMABurstLength_3Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	998;"	d
TIM_DMABurstLength_3Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	629;"	d
TIM_DMABurstLength_4Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	999;"	d
TIM_DMABurstLength_4Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	630;"	d
TIM_DMABurstLength_5Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1000;"	d
TIM_DMABurstLength_5Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	631;"	d
TIM_DMABurstLength_6Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1001;"	d
TIM_DMABurstLength_6Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	632;"	d
TIM_DMABurstLength_7Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1002;"	d
TIM_DMABurstLength_7Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	633;"	d
TIM_DMABurstLength_8Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1003;"	d
TIM_DMABurstLength_8Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	634;"	d
TIM_DMABurstLength_9Bytes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	1004;"	d
TIM_DMABurstLength_9Transfers	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	635;"	d
TIM_DMA_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	672;"	d
TIM_DMA_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	673;"	d
TIM_DMA_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	674;"	d
TIM_DMA_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	675;"	d
TIM_DMA_COM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	676;"	d
TIM_DMA_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	677;"	d
TIM_DMA_Update	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	671;"	d
TIM_DeadTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_DeadTime;         \/*!< Specifies the delay time between the switching-off and the$/;"	m	struct:__anon77
TIM_EncoderMode_TI1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	779;"	d
TIM_EncoderMode_TI12	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	781;"	d
TIM_EncoderMode_TI2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	780;"	d
TIM_EventSource_Break	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	801;"	d
TIM_EventSource_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	795;"	d
TIM_EventSource_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	796;"	d
TIM_EventSource_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	797;"	d
TIM_EventSource_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	798;"	d
TIM_EventSource_COM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	799;"	d
TIM_EventSource_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	800;"	d
TIM_EventSource_Update	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	794;"	d
TIM_ExtTRGPSC_DIV2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	689;"	d
TIM_ExtTRGPSC_DIV4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	690;"	d
TIM_ExtTRGPSC_DIV8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	691;"	d
TIM_ExtTRGPSC_OFF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	688;"	d
TIM_ExtTRGPolarity_Inverted	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	743;"	d
TIM_ExtTRGPolarity_NonInverted	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	744;"	d
TIM_FLAG_Break	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	952;"	d
TIM_FLAG_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	946;"	d
TIM_FLAG_CC1OF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	953;"	d
TIM_FLAG_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	947;"	d
TIM_FLAG_CC2OF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	954;"	d
TIM_FLAG_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	948;"	d
TIM_FLAG_CC3OF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	955;"	d
TIM_FLAG_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	949;"	d
TIM_FLAG_CC4OF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	956;"	d
TIM_FLAG_COM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	950;"	d
TIM_FLAG_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	951;"	d
TIM_FLAG_Update	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	945;"	d
TIM_ForcedAction_Active	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	767;"	d
TIM_ForcedAction_InActive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	768;"	d
TIM_ICFilter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon76
TIM_ICInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^} TIM_ICInitTypeDef;$/;"	t	typeref:struct:__anon76
TIM_ICPSC_DIV1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	537;"	d
TIM_ICPSC_DIV2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	538;"	d
TIM_ICPSC_DIV4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	539;"	d
TIM_ICPSC_DIV8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	540;"	d
TIM_ICPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon76
TIM_ICPolarity_BothEdge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	509;"	d
TIM_ICPolarity_Falling	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	508;"	d
TIM_ICPolarity_Rising	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	507;"	d
TIM_ICPrescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon76
TIM_ICSelection	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon76
TIM_ICSelection_DirectTI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	521;"	d
TIM_ICSelection_IndirectTI	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	523;"	d
TIM_ICSelection_TRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	525;"	d
TIM_IT_Break	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	560;"	d
TIM_IT_CC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	554;"	d
TIM_IT_CC2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	555;"	d
TIM_IT_CC3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	556;"	d
TIM_IT_CC4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	557;"	d
TIM_IT_COM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	558;"	d
TIM_IT_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	559;"	d
TIM_IT_Update	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	553;"	d
TIM_LOCKLevel	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_LOCKLevel;        \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anon77
TIM_LOCKLevel_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	444;"	d
TIM_LOCKLevel_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	445;"	d
TIM_LOCKLevel_3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	446;"	d
TIM_LOCKLevel_OFF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	443;"	d
TIM_MasterSlaveMode_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	904;"	d
TIM_MasterSlaveMode_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	903;"	d
TIM_OCClear_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	852;"	d
TIM_OCClear_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	851;"	d
TIM_OCFast_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	839;"	d
TIM_OCFast_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	838;"	d
TIM_OCIdleState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon75
TIM_OCIdleState_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	484;"	d
TIM_OCIdleState_Set	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	483;"	d
TIM_OCInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^} TIM_OCInitTypeDef;$/;"	t	typeref:struct:__anon75
TIM_OCMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon75
TIM_OCMode_Active	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	241;"	d
TIM_OCMode_Inactive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	242;"	d
TIM_OCMode_PWM1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	244;"	d
TIM_OCMode_PWM2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	245;"	d
TIM_OCMode_Timing	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	240;"	d
TIM_OCMode_Toggle	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	243;"	d
TIM_OCNIdleState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon75
TIM_OCNIdleState_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	496;"	d
TIM_OCNIdleState_Set	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	495;"	d
TIM_OCNPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon75
TIM_OCNPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	347;"	d
TIM_OCNPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	348;"	d
TIM_OCPolarity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon75
TIM_OCPolarity_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	335;"	d
TIM_OCPolarity_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	336;"	d
TIM_OCPreload_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	827;"	d
TIM_OCPreload_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	826;"	d
TIM_OPMode_Repetitive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	269;"	d
TIM_OPMode_Single	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	268;"	d
TIM_OSSIState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OSSIState;        \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anon77
TIM_OSSIState_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	460;"	d
TIM_OSSIState_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	459;"	d
TIM_OSSRState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OSSRState;        \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anon77
TIM_OSSRState_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	472;"	d
TIM_OSSRState_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	471;"	d
TIM_OutputNState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OutputNState;  \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon75
TIM_OutputNState_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	371;"	d
TIM_OutputNState_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	372;"	d
TIM_OutputState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_OutputState;   \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon75
TIM_OutputState_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	359;"	d
TIM_OutputState_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	360;"	d
TIM_PSCReloadMode_Immediate	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	756;"	d
TIM_PSCReloadMode_Update	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	755;"	d
TIM_Period	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint32_t TIM_Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon74
TIM_Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint16_t TIM_Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon74
TIM_Pulse	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint32_t TIM_Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon75
TIM_RepetitionCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^  uint8_t TIM_RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon74
TIM_SlaveMode_External1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	890;"	d
TIM_SlaveMode_Gated	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	888;"	d
TIM_SlaveMode_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	887;"	d
TIM_SlaveMode_Trigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	889;"	d
TIM_TIxExternalCLK1Source_TI1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	732;"	d
TIM_TIxExternalCLK1Source_TI1ED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	734;"	d
TIM_TIxExternalCLK1Source_TI2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	733;"	d
TIM_TRGOSource_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	864;"	d
TIM_TRGOSource_OC1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	866;"	d
TIM_TRGOSource_OC1Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	867;"	d
TIM_TRGOSource_OC2Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	868;"	d
TIM_TRGOSource_OC3Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	869;"	d
TIM_TRGOSource_OC4Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	870;"	d
TIM_TRGOSource_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	863;"	d
TIM_TRGOSource_Update	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	865;"	d
TIM_TS_ETRF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	711;"	d
TIM_TS_ITR0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	704;"	d
TIM_TS_ITR1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	705;"	d
TIM_TS_ITR2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	706;"	d
TIM_TS_ITR3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	707;"	d
TIM_TS_TI1FP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	709;"	d
TIM_TS_TI1F_ED	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	708;"	d
TIM_TS_TI2FP2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	710;"	d
TIM_TimeBaseInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	/^} TIM_TimeBaseInitTypeDef; $/;"	t	typeref:struct:__anon74
TIM_UpdateSource_Global	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	812;"	d
TIM_UpdateSource_Regular	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	815;"	d
__STM32F4xx_TIM_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_tim.h	31;"	d
IS_USART_1236_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	119;"	d
IS_USART_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	354;"	d
IS_USART_ALL_PERIPH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	110;"	d
IS_USART_BAUDRATE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	353;"	d
IS_USART_CLEAR_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	351;"	d
IS_USART_CLEAR_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	276;"	d
IS_USART_CLOCK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	199;"	d
IS_USART_CONFIG_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	266;"	d
IS_USART_CPHA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	223;"	d
IS_USART_CPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	211;"	d
IS_USART_DATA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	355;"	d
IS_USART_DMAREQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	288;"	d
IS_USART_FLAG	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	345;"	d
IS_USART_GET_IT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	270;"	d
IS_USART_HARDWARE_FLOW_CONTROL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	185;"	d
IS_USART_IRDA_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	325;"	d
IS_USART_LASTBIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	235;"	d
IS_USART_LIN_BREAK_DETECT_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	312;"	d
IS_USART_MODE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	173;"	d
IS_USART_PARITY	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	160;"	d
IS_USART_STOPBITS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	145;"	d
IS_USART_WAKEUP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	300;"	d
IS_USART_WORD_LENGTH	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	131;"	d
USART_BaudRate	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint32_t USART_BaudRate;            \/*!< This member configures the USART communication baud rate.$/;"	m	struct:__anon29
USART_CPHA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_CPHA;    \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon30
USART_CPHA_1Edge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	221;"	d
USART_CPHA_2Edge	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	222;"	d
USART_CPOL	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_CPOL;    \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon30
USART_CPOL_High	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	210;"	d
USART_CPOL_Low	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	209;"	d
USART_Clock	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_Clock;   \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anon30
USART_ClockInitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^} USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anon30
USART_Clock_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	197;"	d
USART_Clock_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	198;"	d
USART_DMAReq_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	287;"	d
USART_DMAReq_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	286;"	d
USART_FLAG_CTS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	335;"	d
USART_FLAG_FE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	343;"	d
USART_FLAG_IDLE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	340;"	d
USART_FLAG_LBD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	336;"	d
USART_FLAG_NE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	342;"	d
USART_FLAG_ORE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	341;"	d
USART_FLAG_PE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	344;"	d
USART_FLAG_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	339;"	d
USART_FLAG_TC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	338;"	d
USART_FLAG_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	337;"	d
USART_HardwareFlowControl	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_HardwareFlowControl; \/*!< Specifies wether the hardware flow control mode is enabled$/;"	m	struct:__anon29
USART_HardwareFlowControl_CTS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	183;"	d
USART_HardwareFlowControl_None	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	181;"	d
USART_HardwareFlowControl_RTS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	182;"	d
USART_HardwareFlowControl_RTS_CTS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	184;"	d
USART_IT_CTS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	252;"	d
USART_IT_ERR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	253;"	d
USART_IT_FE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	256;"	d
USART_IT_IDLE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	250;"	d
USART_IT_LBD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	251;"	d
USART_IT_NE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	255;"	d
USART_IT_ORE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	261;"	d
USART_IT_ORE_ER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	254;"	d
USART_IT_ORE_RX	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	249;"	d
USART_IT_PE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	245;"	d
USART_IT_RXNE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	248;"	d
USART_IT_TC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	247;"	d
USART_IT_TXE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	246;"	d
USART_InitTypeDef	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^} USART_InitTypeDef;$/;"	t	typeref:struct:__anon29
USART_IrDAMode_LowPower	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	323;"	d
USART_IrDAMode_Normal	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	324;"	d
USART_LINBreakDetectLength_10b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	310;"	d
USART_LINBreakDetectLength_11b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	311;"	d
USART_LastBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_LastBit; \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon30
USART_LastBit_Disable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	233;"	d
USART_LastBit_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	234;"	d
USART_Mode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_Mode;                \/*!< Specifies wether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon29
USART_Mode_Rx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	171;"	d
USART_Mode_Tx	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	172;"	d
USART_Parity	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_Parity;              \/*!< Specifies the parity mode.$/;"	m	struct:__anon29
USART_Parity_Even	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	158;"	d
USART_Parity_No	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	157;"	d
USART_Parity_Odd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	159;"	d
USART_StopBits	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_StopBits;            \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon29
USART_StopBits_0_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	142;"	d
USART_StopBits_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	141;"	d
USART_StopBits_1_5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	144;"	d
USART_StopBits_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	143;"	d
USART_WakeUp_AddressMark	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	299;"	d
USART_WakeUp_IdleLine	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	298;"	d
USART_WordLength	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	/^  uint16_t USART_WordLength;          \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon29
USART_WordLength_8b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	128;"	d
USART_WordLength_9b	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	129;"	d
__STM32F4xx_USART_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_usart.h	31;"	d
IS_WWDG_COUNTER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	68;"	d
IS_WWDG_PRESCALER	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	63;"	d
IS_WWDG_WINDOW_VALUE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	67;"	d
WWDG_Prescaler_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	59;"	d
WWDG_Prescaler_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	60;"	d
WWDG_Prescaler_4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	61;"	d
WWDG_Prescaler_8	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	62;"	d
__STM32F4xx_WWDG_H	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_wwdg.h	31;"	d
AIRCR_VECTKEY_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c	89;"	d	file:
NVIC_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c	/^void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)$/;"	f
NVIC_PriorityGroupConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c	/^void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)$/;"	f
NVIC_SetVectorTable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c	/^void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)$/;"	f
NVIC_SystemLPConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c	/^void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)$/;"	f
SysTick_CLKSourceConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/misc.c	/^void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)$/;"	f
ADC_AnalogWatchdogCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)$/;"	f
ADC_AnalogWatchdogSingleChannelConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)$/;"	f
ADC_AnalogWatchdogThresholdsConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,$/;"	f
ADC_AutoInjectedConvCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f
ADC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f
ADC_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_CommonInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)$/;"	f
ADC_CommonStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)$/;"	f
ADC_ContinuousModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_DMARequestAfterLastTransferCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_DeInit(void)$/;"	f
ADC_DiscModeChannelCountConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)$/;"	f
ADC_DiscModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_EOCOnEachRegularChannelCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_ExternalTrigInjectedConvConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)$/;"	f
ADC_ExternalTrigInjectedConvEdgeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEdge)$/;"	f
ADC_GetConversionValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)$/;"	f
ADC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f
ADC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f
ADC_GetInjectedConversionValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)$/;"	f
ADC_GetMultiModeConversionValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^uint32_t ADC_GetMultiModeConversionValue(void)$/;"	f
ADC_GetSoftwareStartConvStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)$/;"	f
ADC_GetSoftwareStartInjectedConvCmdStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)$/;"	f
ADC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  $/;"	f
ADC_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)$/;"	f
ADC_InjectedChannelConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)$/;"	f
ADC_InjectedDiscModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f
ADC_InjectedSequencerLengthConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)$/;"	f
ADC_MultiModeDMARequestAfterLastTransferCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)$/;"	f
ADC_RegularChannelConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)$/;"	f
ADC_SetInjectedOffset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)$/;"	f
ADC_SoftwareStartConv	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)$/;"	f
ADC_SoftwareStartInjectedConv	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)$/;"	f
ADC_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)$/;"	f
ADC_TempSensorVrefintCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_TempSensorVrefintCmd(FunctionalState NewState)                $/;"	f
ADC_VBATCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	/^void ADC_VBATCmd(FunctionalState NewState)                             $/;"	f
CDR_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	168;"	d	file:
CR1_AWDCH_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	125;"	d	file:
CR1_AWDMode_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	128;"	d	file:
CR1_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	131;"	d	file:
CR1_DISCNUM_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	122;"	d	file:
CR2_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	143;"	d	file:
CR2_EXTEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	134;"	d	file:
CR2_JEXTEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	137;"	d	file:
CR2_JEXTSEL_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	140;"	d	file:
CR_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	171;"	d	file:
JDR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	165;"	d	file:
JSQR_JL_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	158;"	d	file:
JSQR_JL_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	157;"	d	file:
JSQR_JSQ_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	154;"	d	file:
SMPR1_SMP_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	161;"	d	file:
SMPR2_SMP_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	162;"	d	file:
SQR1_L_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	151;"	d	file:
SQR1_SQ_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	148;"	d	file:
SQR2_SQ_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	147;"	d	file:
SQR3_SQ_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c	146;"	d	file:
CAN_CancelTransmit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox)$/;"	f
CAN_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f
CAN_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f
CAN_DBGFreeze	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f
CAN_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_DeInit(CAN_TypeDef* CANx)$/;"	f
CAN_FIFORelease	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f
CAN_FLAGS_ESR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	122;"	d	file:
CAN_FLAGS_MSR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	120;"	d	file:
CAN_FLAGS_RF0R	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	118;"	d	file:
CAN_FLAGS_RF1R	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	116;"	d	file:
CAN_FLAGS_TSR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	114;"	d	file:
CAN_FilterInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)$/;"	f
CAN_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f
CAN_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f
CAN_GetLSBTransmitErrorCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx)$/;"	f
CAN_GetLastErrorCode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx)$/;"	f
CAN_GetReceiveErrorCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx)$/;"	f
CAN_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)$/;"	f
CAN_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)$/;"	f
CAN_MODE_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	129;"	d	file:
CAN_MessagePending	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f
CAN_OperatingModeRequest	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)$/;"	f
CAN_Receive	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)$/;"	f
CAN_SlaveStartBank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_SlaveStartBank(uint8_t CAN_BankNumber) $/;"	f
CAN_Sleep	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_Sleep(CAN_TypeDef* CANx)$/;"	f
CAN_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)$/;"	f
CAN_TTComModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f
CAN_TXMAILBOX_0	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	125;"	d	file:
CAN_TXMAILBOX_1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	126;"	d	file:
CAN_TXMAILBOX_2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	127;"	d	file:
CAN_Transmit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)$/;"	f
CAN_TransmitStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)$/;"	f
CAN_WakeUp	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^uint8_t CAN_WakeUp(CAN_TypeDef* CANx)$/;"	f
CheckITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	/^static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)$/;"	f	file:
FMR_FINIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	106;"	d	file:
INAK_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	109;"	d	file:
MCR_DBF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	100;"	d	file:
SLAK_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	111;"	d	file:
TMIDxR_TXRQ	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_can.c	103;"	d	file:
CRC_CalcBlockCRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c	/^uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)$/;"	f
CRC_CalcCRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c	/^uint32_t CRC_CalcCRC(uint32_t Data)$/;"	f
CRC_GetCRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c	/^uint32_t CRC_GetCRC(void)$/;"	f
CRC_GetIDRegister	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c	/^uint8_t CRC_GetIDRegister(void)$/;"	f
CRC_ResetDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c	/^void CRC_ResetDR(void)$/;"	f
CRC_SetIDRegister	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_crc.c	/^void CRC_SetIDRegister(uint8_t IDValue)$/;"	f
CRYP_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_Cmd(FunctionalState NewState)$/;"	f
CRYP_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState)$/;"	f
CRYP_DataIn	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_DataIn(uint32_t Data)$/;"	f
CRYP_DataOut	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^uint32_t CRYP_DataOut(void)$/;"	f
CRYP_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_DeInit(void)$/;"	f
CRYP_FIFOFlush	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_FIFOFlush(void)$/;"	f
CRYP_GetCmdStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^FunctionalState CRYP_GetCmdStatus(void)$/;"	f
CRYP_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG)$/;"	f
CRYP_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^ITStatus CRYP_GetITStatus(uint8_t CRYP_IT)$/;"	f
CRYP_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState)$/;"	f
CRYP_IVInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)$/;"	f
CRYP_IVStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)$/;"	f
CRYP_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct)$/;"	f
CRYP_KeyInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)$/;"	f
CRYP_KeyStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)$/;"	f
CRYP_PhaseConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_PhaseConfig(uint32_t CRYP_Phase)$/;"	f
CRYP_RestoreContext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore)  $/;"	f
CRYP_SaveContext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave,$/;"	f
CRYP_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	/^void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct)$/;"	f
FLAG_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	178;"	d	file:
MAX_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp.c	179;"	d	file:
AESBUSY_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c	68;"	d	file:
CRYP_AES_CBC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,$/;"	f
CRYP_AES_CCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CCM(uint8_t Mode, $/;"	f
CRYP_AES_CTR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, $/;"	f
CRYP_AES_ECB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,$/;"	f
CRYP_AES_GCM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_aes.c	/^ErrorStatus CRYP_AES_GCM(uint8_t Mode, uint8_t InitVectors[16],$/;"	f
CRYP_DES_CBC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c	/^ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],$/;"	f
CRYP_DES_ECB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c	/^ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, $/;"	f
DESBUSY_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_des.c	62;"	d	file:
CRYP_TDES_CBC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c	/^ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],$/;"	f
CRYP_TDES_ECB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c	/^ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, $/;"	f
TDESBUSY_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c	62;"	d	file:
CR_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	147;"	d	file:
DAC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_ClearFlag(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f
DAC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_ClearITPendingBit(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f
DAC_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f
DAC_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f
DAC_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_DeInit(void)$/;"	f
DAC_DualSoftwareTriggerCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)$/;"	f
DAC_GetDataOutputValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)$/;"	f
DAC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^FlagStatus DAC_GetFlagStatus(uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f
DAC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^ITStatus DAC_GetITStatus(uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f
DAC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  $/;"	f
DAC_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)$/;"	f
DAC_SetChannel1Data	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)$/;"	f
DAC_SetChannel2Data	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)$/;"	f
DAC_SetDualChannelData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)$/;"	f
DAC_SoftwareTriggerCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)$/;"	f
DAC_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)$/;"	f
DAC_WaveGenerationCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	/^void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)$/;"	f
DHR12R1_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	154;"	d	file:
DHR12R2_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	155;"	d	file:
DHR12RD_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	156;"	d	file:
DOR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	159;"	d	file:
DUAL_SWTRIG_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	151;"	d	file:
DUAL_SWTRIG_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dac.c	150;"	d	file:
DBGMCU_APB1PeriphConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c	/^void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f
DBGMCU_APB2PeriphConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c	/^void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f
DBGMCU_Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c	/^void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f
DBGMCU_GetDEVID	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c	/^uint32_t DBGMCU_GetDEVID(void)$/;"	f
DBGMCU_GetREVID	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c	/^uint32_t DBGMCU_GetREVID(void)$/;"	f
IDCODE_DEVID_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dbgmcu.c	42;"	d	file:
DCMI_CROPCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_CROPCmd(FunctionalState NewState)$/;"	f
DCMI_CROPConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)$/;"	f
DCMI_CaptureCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_CaptureCmd(FunctionalState NewState)$/;"	f
DCMI_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_ClearFlag(uint16_t DCMI_FLAG)$/;"	f
DCMI_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_ClearITPendingBit(uint16_t DCMI_IT)$/;"	f
DCMI_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_Cmd(FunctionalState NewState)$/;"	f
DCMI_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_DeInit(void)$/;"	f
DCMI_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^FlagStatus DCMI_GetFlagStatus(uint16_t DCMI_FLAG)$/;"	f
DCMI_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^ITStatus DCMI_GetITStatus(uint16_t DCMI_IT)$/;"	f
DCMI_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState)$/;"	f
DCMI_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct)$/;"	f
DCMI_JPEGCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_JPEGCmd(FunctionalState NewState)$/;"	f
DCMI_ReadData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^uint32_t DCMI_ReadData(void)$/;"	f
DCMI_SetEmbeddedSynchroCodes	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)$/;"	f
DCMI_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dcmi.c	/^void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct)$/;"	f
DMA_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)$/;"	f
DMA_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)$/;"	f
DMA_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)$/;"	f
DMA_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f
DMA_DoubleBufferModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)$/;"	f
DMA_DoubleBufferModeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,$/;"	f
DMA_FlowControllerConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_FlowControllerConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)$/;"	f
DMA_GetCmdStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f
DMA_GetCurrDataCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f
DMA_GetCurrentMemoryTarget	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f
DMA_GetFIFOStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx)$/;"	f
DMA_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)$/;"	f
DMA_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)$/;"	f
DMA_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)$/;"	f
DMA_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)$/;"	f
DMA_MemoryTargetConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,$/;"	f
DMA_PeriphIncOffsetSizeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)$/;"	f
DMA_SetCurrDataCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)$/;"	f
DMA_Stream0_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	143;"	d	file:
DMA_Stream1_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	147;"	d	file:
DMA_Stream2_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	148;"	d	file:
DMA_Stream3_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	149;"	d	file:
DMA_Stream4_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	150;"	d	file:
DMA_Stream5_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	151;"	d	file:
DMA_Stream6_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	152;"	d	file:
DMA_Stream7_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	153;"	d	file:
DMA_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	/^void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)$/;"	f
HIGH_ISR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	155;"	d	file:
RESERVED_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	156;"	d	file:
TRANSFER_IT_ENABLE_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	140;"	d	file:
TRANSFER_IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c	154;"	d	file:
CR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	71;"	d	file:
DEAD_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	73;"	d	file:
DMA2D_AbortTransfer	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_AbortTransfer(void)$/;"	f
DMA2D_BGConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_BGConfig(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)$/;"	f
DMA2D_BGStart	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_BGStart(FunctionalState NewState) $/;"	f
DMA2D_BG_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_BG_StructInit(DMA2D_BG_InitTypeDef* DMA2D_BG_InitStruct)$/;"	f
DMA2D_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_ClearFlag(uint32_t DMA2D_FLAG)$/;"	f
DMA2D_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_ClearITPendingBit(uint32_t DMA2D_IT)$/;"	f
DMA2D_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_DeInit(void)$/;"	f
DMA2D_DeadTimeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_DeadTimeConfig(uint32_t DMA2D_DeadTime, FunctionalState NewState)$/;"	f
DMA2D_FGConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_FGConfig(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)$/;"	f
DMA2D_FGStart	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_FGStart(FunctionalState NewState) $/;"	f
DMA2D_FG_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_FG_StructInit(DMA2D_FG_InitTypeDef* DMA2D_FG_InitStruct)$/;"	f
DMA2D_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^FlagStatus DMA2D_GetFlagStatus(uint32_t DMA2D_FLAG)$/;"	f
DMA2D_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^ITStatus DMA2D_GetITStatus(uint32_t DMA2D_IT)$/;"	f
DMA2D_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_ITConfig(uint32_t DMA2D_IT, FunctionalState NewState)$/;"	f
DMA2D_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_Init(DMA2D_InitTypeDef* DMA2D_InitStruct)$/;"	f
DMA2D_LineWatermarkConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_LineWatermarkConfig(uint32_t DMA2D_LWatermarkConfig)$/;"	f
DMA2D_StartTransfer	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_StartTransfer(void)$/;"	f
DMA2D_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_StructInit(DMA2D_InitTypeDef* DMA2D_InitStruct)$/;"	f
DMA2D_Suspend	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	/^void DMA2D_Suspend(FunctionalState NewState)$/;"	f
PFCCR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma2d.c	72;"	d	file:
EXTI_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^void EXTI_ClearFlag(uint32_t EXTI_Line)$/;"	f
EXTI_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^void EXTI_ClearITPendingBit(uint32_t EXTI_Line)$/;"	f
EXTI_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^void EXTI_DeInit(void)$/;"	f
EXTI_GenerateSWInterrupt	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)$/;"	f
EXTI_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)$/;"	f
EXTI_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)$/;"	f
EXTI_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f
EXTI_LINENONE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	82;"	d	file:
EXTI_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_exti.c	/^void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f
FLASH_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_ClearFlag(uint32_t FLASH_FLAG)$/;"	f
FLASH_DataCacheCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_DataCacheCmd(FunctionalState NewState)$/;"	f
FLASH_DataCacheReset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_DataCacheReset(void)$/;"	f
FLASH_EraseAllBank1Sectors	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_EraseAllBank1Sectors(uint8_t VoltageRange)$/;"	f
FLASH_EraseAllBank2Sectors	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_EraseAllBank2Sectors(uint8_t VoltageRange)$/;"	f
FLASH_EraseAllSectors	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)$/;"	f
FLASH_EraseSector	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)$/;"	f
FLASH_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)$/;"	f
FLASH_GetStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_GetStatus(void)$/;"	f
FLASH_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)$/;"	f
FLASH_InstructionCacheCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_InstructionCacheCmd(FunctionalState NewState)$/;"	f
FLASH_InstructionCacheReset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_InstructionCacheReset(void)$/;"	f
FLASH_Lock	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_Lock(void)$/;"	f
FLASH_OB_BORConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_BORConfig(uint8_t OB_BOR)$/;"	f
FLASH_OB_BootConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_BootConfig(uint8_t OB_BOOT)$/;"	f
FLASH_OB_GetBOR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^uint8_t FLASH_OB_GetBOR(void)$/;"	f
FLASH_OB_GetPCROP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^uint16_t FLASH_OB_GetPCROP(void)$/;"	f
FLASH_OB_GetPCROP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^uint16_t FLASH_OB_GetPCROP1(void)$/;"	f
FLASH_OB_GetRDP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FlagStatus FLASH_OB_GetRDP(void)$/;"	f
FLASH_OB_GetUser	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^uint8_t FLASH_OB_GetUser(void)$/;"	f
FLASH_OB_GetWRP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^uint16_t FLASH_OB_GetWRP(void)$/;"	f
FLASH_OB_GetWRP1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^uint16_t FLASH_OB_GetWRP1(void)$/;"	f
FLASH_OB_Launch	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_OB_Launch(void)$/;"	f
FLASH_OB_Lock	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_Lock(void)$/;"	f
FLASH_OB_PCROP1Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_PCROP1Config(uint32_t OB_PCROP, FunctionalState NewState)$/;"	f
FLASH_OB_PCROPConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_PCROPConfig(uint32_t OB_PCROP, FunctionalState NewState)$/;"	f
FLASH_OB_PCROPSelectionConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_PCROPSelectionConfig(uint8_t OB_PcROP)$/;"	f
FLASH_OB_RDPConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_RDPConfig(uint8_t OB_RDP)$/;"	f
FLASH_OB_Unlock	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_Unlock(void)$/;"	f
FLASH_OB_UserConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)$/;"	f
FLASH_OB_WRP1Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_WRP1Config(uint32_t OB_WRP, FunctionalState NewState)$/;"	f
FLASH_OB_WRPConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)$/;"	f
FLASH_PrefetchBufferCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_PrefetchBufferCmd(FunctionalState NewState)$/;"	f
FLASH_ProgramByte	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)$/;"	f
FLASH_ProgramDoubleWord	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)$/;"	f
FLASH_ProgramHalfWord	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)$/;"	f
FLASH_ProgramWord	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)$/;"	f
FLASH_SetLatency	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_SetLatency(uint32_t FLASH_Latency)$/;"	f
FLASH_Unlock	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^void FLASH_Unlock(void)$/;"	f
FLASH_WaitForLastOperation	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	/^FLASH_Status FLASH_WaitForLastOperation(void)$/;"	f
SECTOR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c	85;"	d	file:
BCR_FACCEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	55;"	d	file:
BCR_MBKEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	54;"	d	file:
BCR_MBKEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	53;"	d	file:
FMC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_ClearFlag(uint32_t FMC_Bank, uint32_t FMC_FLAG)$/;"	f
FMC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_ClearITPendingBit(uint32_t FMC_Bank, uint32_t FMC_IT)$/;"	f
FMC_GetECC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^uint32_t FMC_GetECC(uint32_t FMC_Bank)$/;"	f
FMC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)$/;"	f
FMC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^ITStatus FMC_GetITStatus(uint32_t FMC_Bank, uint32_t FMC_IT)$/;"	f
FMC_GetModeStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^uint32_t FMC_GetModeStatus(uint32_t SDRAM_Bank)$/;"	f
FMC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_ITConfig(uint32_t FMC_Bank, uint32_t FMC_IT, FunctionalState NewState)$/;"	f
FMC_NANDCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState)$/;"	f
FMC_NANDDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NANDDeInit(uint32_t FMC_Bank)$/;"	f
FMC_NANDECCCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState)$/;"	f
FMC_NANDInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NANDInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)$/;"	f
FMC_NANDStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NANDStructInit(FMC_NANDInitTypeDef* FMC_NANDInitStruct)$/;"	f
FMC_NORSRAMCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState)$/;"	f
FMC_NORSRAMDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NORSRAMDeInit(uint32_t FMC_Bank)$/;"	f
FMC_NORSRAMInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)$/;"	f
FMC_NORSRAMStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_NORSRAMStructInit(FMC_NORSRAMInitTypeDef* FMC_NORSRAMInitStruct)$/;"	f
FMC_PCCARDCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_PCCARDCmd(FunctionalState NewState)$/;"	f
FMC_PCCARDDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_PCCARDDeInit(void)$/;"	f
FMC_PCCARDInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_PCCARDInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)$/;"	f
FMC_PCCARDStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_PCCARDStructInit(FMC_PCCARDInitTypeDef* FMC_PCCARDInitStruct)$/;"	f
FMC_SDRAMCmdConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef* FMC_SDRAMCommandStruct)$/;"	f
FMC_SDRAMDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SDRAMDeInit(uint32_t FMC_Bank)$/;"	f
FMC_SDRAMInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SDRAMInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)$/;"	f
FMC_SDRAMStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SDRAMStructInit(FMC_SDRAMInitTypeDef* FMC_SDRAMInitStruct)  $/;"	f
FMC_SDRAMWriteProtectionConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SDRAMWriteProtectionConfig(uint32_t SDRAM_Bank, FunctionalState NewState)$/;"	f
FMC_SetAutoRefresh_Number	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SetAutoRefresh_Number(uint32_t FMC_Number)$/;"	f
FMC_SetRefreshCount	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	/^void FMC_SetRefreshCount(uint32_t FMC_Count)$/;"	f
PCR_ECCEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	61;"	d	file:
PCR_ECCEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	60;"	d	file:
PCR_MEMORYTYPE_NAND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	62;"	d	file:
PCR_PBKEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	59;"	d	file:
PCR_PBKEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	58;"	d	file:
SDCMR_CTB1_2_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	70;"	d	file:
SDCMR_CTB1_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	68;"	d	file:
SDCMR_CTB2_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	69;"	d	file:
SDCR_WriteProtection_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fmc.c	65;"	d	file:
BCR_FACCEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	54;"	d	file:
BCR_MBKEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	53;"	d	file:
BCR_MBKEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	52;"	d	file:
FSMC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)$/;"	f
FSMC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)$/;"	f
FSMC_GetECC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^uint32_t FSMC_GetECC(uint32_t FSMC_Bank)$/;"	f
FSMC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)$/;"	f
FSMC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)$/;"	f
FSMC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)$/;"	f
FSMC_NANDCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f
FSMC_NANDDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NANDDeInit(uint32_t FSMC_Bank)$/;"	f
FSMC_NANDECCCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f
FSMC_NANDInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)$/;"	f
FSMC_NANDStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)$/;"	f
FSMC_NORSRAMCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)$/;"	f
FSMC_NORSRAMDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)$/;"	f
FSMC_NORSRAMInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)$/;"	f
FSMC_NORSRAMStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)$/;"	f
FSMC_PCCARDCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_PCCARDCmd(FunctionalState NewState)$/;"	f
FSMC_PCCARDDeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_PCCARDDeInit(void)$/;"	f
FSMC_PCCARDInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)$/;"	f
FSMC_PCCARDStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	/^void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)$/;"	f
PCR_ECCEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	60;"	d	file:
PCR_ECCEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	59;"	d	file:
PCR_MEMORYTYPE_NAND	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	61;"	d	file:
PCR_PBKEN_RESET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	58;"	d	file:
PCR_PBKEN_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_fsmc.c	57;"	d	file:
GPIO_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_DeInit(GPIO_TypeDef* GPIOx)$/;"	f
GPIO_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f
GPIO_PinAFConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)$/;"	f
GPIO_PinLockConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_ReadInputData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)$/;"	f
GPIO_ReadInputDataBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_ReadOutputData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)$/;"	f
GPIO_ReadOutputDataBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_ResetBits	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_SetBits	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f
GPIO_ToggleBits	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f
GPIO_Write	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)$/;"	f
GPIO_WriteBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c	/^void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)$/;"	f
HASH_AutoStartDigest	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_AutoStartDigest(FunctionalState NewState)$/;"	f
HASH_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_ClearFlag(uint32_t HASH_FLAG)$/;"	f
HASH_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_ClearITPendingBit(uint32_t HASH_IT)$/;"	f
HASH_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_DMACmd(FunctionalState NewState)$/;"	f
HASH_DataIn	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_DataIn(uint32_t Data)$/;"	f
HASH_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_DeInit(void)$/;"	f
HASH_GetDigest	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest)$/;"	f
HASH_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^FlagStatus HASH_GetFlagStatus(uint32_t HASH_FLAG)$/;"	f
HASH_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^ITStatus HASH_GetITStatus(uint32_t HASH_IT)$/;"	f
HASH_GetInFIFOWordsNbr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^uint8_t HASH_GetInFIFOWordsNbr(void)$/;"	f
HASH_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_ITConfig(uint32_t HASH_IT, FunctionalState NewState)$/;"	f
HASH_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_Init(HASH_InitTypeDef* HASH_InitStruct)$/;"	f
HASH_Reset	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_Reset(void)$/;"	f
HASH_RestoreContext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  $/;"	f
HASH_SaveContext	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_SaveContext(HASH_Context* HASH_ContextSave)$/;"	f
HASH_SetLastWordValidBitsNbr	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_SetLastWordValidBitsNbr(uint16_t ValidNumber)$/;"	f
HASH_StartDigest	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_StartDigest(void)$/;"	f
HASH_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash.c	/^void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct)$/;"	f
HASH_MD5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c	/^ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])$/;"	f
HMAC_MD5	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c	/^ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, $/;"	f
MD5BUSY_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c	60;"	d	file:
HASH_SHA1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c	/^ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])$/;"	f
HMAC_SHA1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c	/^ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,$/;"	f
SHA1BUSY_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_sha1.c	60;"	d	file:
CR1_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	107;"	d	file:
FLAG_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	108;"	d	file:
I2C_ARPCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_AcknowledgeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_AnalogFilterCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_AnalogFilterCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_CalculatePEC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_CheckEvent	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)$/;"	f
I2C_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f
I2C_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f
I2C_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_DMALastTransferCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_DeInit(I2C_TypeDef* I2Cx)$/;"	f
I2C_DigitalFilterConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_DigitalFilterConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DigitalFilter)$/;"	f
I2C_DualAddressCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_FastModeDutyCycleConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)$/;"	f
I2C_GeneralCallCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_GenerateSTART	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_GenerateSTOP	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f
I2C_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f
I2C_GetLastEvent	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)$/;"	f
I2C_GetPEC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)$/;"	f
I2C_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)$/;"	f
I2C_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)$/;"	f
I2C_NACKPositionConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)$/;"	f
I2C_OwnAddress2Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)$/;"	f
I2C_PECPositionConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)$/;"	f
I2C_ReadRegister	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)$/;"	f
I2C_ReceiveData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)$/;"	f
I2C_SMBusAlertConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)$/;"	f
I2C_Send7bitAddress	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)$/;"	f
I2C_SendData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)$/;"	f
I2C_SoftwareResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_StretchClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
I2C_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)$/;"	f
I2C_TransmitPEC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	/^void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f
ITEN_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_i2c.c	109;"	d	file:
IWDG_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	/^void IWDG_Enable(void)$/;"	f
IWDG_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	/^FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)$/;"	f
IWDG_ReloadCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	/^void IWDG_ReloadCounter(void)$/;"	f
IWDG_SetPrescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	/^void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)$/;"	f
IWDG_SetReload	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	/^void IWDG_SetReload(uint16_t Reload)$/;"	f
IWDG_WriteAccessCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	/^void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)$/;"	f
KR_KEY_ENABLE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	101;"	d	file:
KR_KEY_RELOAD	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_iwdg.c	100;"	d	file:
GCR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	89;"	d	file:
LTDC_CLUTCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_CLUTCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)$/;"	f
LTDC_CLUTInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_CLUTInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)$/;"	f
LTDC_CLUTStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_CLUTStructInit(LTDC_CLUT_InitTypeDef* LTDC_CLUT_InitStruct)$/;"	f
LTDC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_ClearFlag(uint32_t LTDC_FLAG)$/;"	f
LTDC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_ClearITPendingBit(uint32_t LTDC_IT)$/;"	f
LTDC_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_Cmd(FunctionalState NewState)$/;"	f
LTDC_ColorKeyingConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_ColorKeyingConfig(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_ColorKeying_InitTypeDef* LTDC_colorkeying_InitStruct, FunctionalState NewState)$/;"	f
LTDC_ColorKeyingStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_ColorKeyingStructInit(LTDC_ColorKeying_InitTypeDef* LTDC_colorkeying_InitStruct)$/;"	f
LTDC_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_DeInit(void)$/;"	f
LTDC_DitherCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_DitherCmd(FunctionalState NewState)$/;"	f
LTDC_GetCDStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^FlagStatus LTDC_GetCDStatus(uint32_t LTDC_CD)$/;"	f
LTDC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^FlagStatus LTDC_GetFlagStatus(uint32_t LTDC_FLAG)$/;"	f
LTDC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^ITStatus LTDC_GetITStatus(uint32_t LTDC_IT)$/;"	f
LTDC_GetPosStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^LTDC_PosTypeDef LTDC_GetPosStatus(void)$/;"	f
LTDC_GetRGBWidth	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^LTDC_RGBTypeDef LTDC_GetRGBWidth(void)$/;"	f
LTDC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_ITConfig(uint32_t LTDC_IT, FunctionalState NewState)$/;"	f
LTDC_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_Init(LTDC_InitTypeDef* LTDC_InitStruct)$/;"	f
LTDC_LIPConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LIPConfig(uint32_t LTDC_LIPositionConfig)$/;"	f
LTDC_LayerAddress	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerAddress(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Address)$/;"	f
LTDC_LayerAlpha	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerAlpha(LTDC_Layer_TypeDef* LTDC_Layerx, uint8_t ConstantAlpha)$/;"	f
LTDC_LayerCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerCmd(LTDC_Layer_TypeDef* LTDC_Layerx, FunctionalState NewState)$/;"	f
LTDC_LayerInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerInit(LTDC_Layer_TypeDef* LTDC_Layerx, LTDC_Layer_InitTypeDef* LTDC_Layer_InitStruct)$/;"	f
LTDC_LayerPixelFormat	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerPixelFormat(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t PixelFormat)$/;"	f
LTDC_LayerPosition	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerPosition(LTDC_Layer_TypeDef* LTDC_Layerx, uint16_t OffsetX, uint16_t OffsetY)$/;"	f
LTDC_LayerSize	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerSize(LTDC_Layer_TypeDef* LTDC_Layerx, uint32_t Width, uint32_t Height)$/;"	f
LTDC_LayerStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_LayerStructInit(LTDC_Layer_InitTypeDef * LTDC_Layer_InitStruct)$/;"	f
LTDC_PosStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_PosStructInit(LTDC_PosTypeDef* LTDC_Pos_InitStruct)$/;"	f
LTDC_RGBStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_RGBStructInit(LTDC_RGBTypeDef* LTDC_RGB_InitStruct)$/;"	f
LTDC_ReloadConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_ReloadConfig(uint32_t LTDC_Reload)$/;"	f
LTDC_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_ltdc.c	/^void LTDC_StructInit(LTDC_InitTypeDef* LTDC_InitStruct)$/;"	f
BRE_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	90;"	d	file:
CR_DBP_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	60;"	d	file:
CR_DS_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	96;"	d	file:
CR_FPDS_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	68;"	d	file:
CR_ODEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	76;"	d	file:
CR_ODSWEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	80;"	d	file:
CR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	58;"	d	file:
CR_PLS_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	97;"	d	file:
CR_PMODE_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	72;"	d	file:
CR_PVDE_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	64;"	d	file:
CR_VOS_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	98;"	d	file:
CSR_BRE_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	91;"	d	file:
CSR_EWUP_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	87;"	d	file:
CSR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	85;"	d	file:
DBP_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	59;"	d	file:
EWUP_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	86;"	d	file:
FPDS_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	67;"	d	file:
ODEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	75;"	d	file:
ODSWEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	79;"	d	file:
PMODE_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	71;"	d	file:
PVDE_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	63;"	d	file:
PWR_BackupAccessCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_BackupAccessCmd(FunctionalState NewState)$/;"	f
PWR_BackupRegulatorCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_BackupRegulatorCmd(FunctionalState NewState)$/;"	f
PWR_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_ClearFlag(uint32_t PWR_FLAG)$/;"	f
PWR_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_DeInit(void)$/;"	f
PWR_EnterSTANDBYMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_EnterSTANDBYMode(void)$/;"	f
PWR_EnterSTOPMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)$/;"	f
PWR_EnterUnderDriveSTOPMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_EnterUnderDriveSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)$/;"	f
PWR_FlashPowerDownCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_FlashPowerDownCmd(FunctionalState NewState)$/;"	f
PWR_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)$/;"	f
PWR_MainRegulatorModeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)$/;"	f
PWR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	53;"	d	file:
PWR_OverDriveCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_OverDriveCmd(FunctionalState NewState)$/;"	f
PWR_OverDriveSWCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_OverDriveSWCmd(FunctionalState NewState)$/;"	f
PWR_PVDCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_PVDCmd(FunctionalState NewState)$/;"	f
PWR_PVDLevelConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)$/;"	f
PWR_UnderDriveCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_UnderDriveCmd(FunctionalState NewState)$/;"	f
PWR_WakeUpPinCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c	/^void PWR_WakeUpPinCmd(FunctionalState NewState)$/;"	f
APBAHBPrescTable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	file:
BDCR_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	137;"	d	file:
BDCR_BDRST_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	106;"	d	file:
BDCR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	101;"	d	file:
BDCR_RTCEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	103;"	d	file:
BDRST_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	105;"	d	file:
CFGR_I2SSRC_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	97;"	d	file:
CFGR_MCO1_RESET_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	122;"	d	file:
CFGR_MCO2_RESET_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	121;"	d	file:
CFGR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	95;"	d	file:
CIR_BYTE2_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	131;"	d	file:
CIR_BYTE3_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	134;"	d	file:
CR_BYTE3_ADDRESS	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	128;"	d	file:
CR_CSSON_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	81;"	d	file:
CR_HSION_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	78;"	d	file:
CR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	76;"	d	file:
CR_PLLI2SON_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	87;"	d	file:
CR_PLLON_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	84;"	d	file:
CR_PLLSAION_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	91;"	d	file:
CSR_LSION_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	112;"	d	file:
CSR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	110;"	d	file:
CSSON_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	80;"	d	file:
DCKCFGR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	116;"	d	file:
DCKCFGR_TIMPRE_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	118;"	d	file:
FLAG_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	125;"	d	file:
HSION_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	77;"	d	file:
I2SSRC_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	96;"	d	file:
LSION_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	111;"	d	file:
PLLI2SON_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	86;"	d	file:
PLLON_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	83;"	d	file:
PLLSAION_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	90;"	d	file:
RCC_AHB1PeriphClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f
RCC_AHB1PeriphClockLPModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f
RCC_AHB1PeriphResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)$/;"	f
RCC_AHB2PeriphClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f
RCC_AHB2PeriphClockLPModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f
RCC_AHB2PeriphResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)$/;"	f
RCC_AHB3PeriphClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f
RCC_AHB3PeriphClockLPModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f
RCC_AHB3PeriphResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)$/;"	f
RCC_APB1PeriphClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f
RCC_APB1PeriphClockLPModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f
RCC_APB1PeriphResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f
RCC_APB2PeriphClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f
RCC_APB2PeriphClockLPModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f
RCC_APB2PeriphResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f
RCC_AdjustHSICalibrationValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)$/;"	f
RCC_BackupResetCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_BackupResetCmd(FunctionalState NewState)$/;"	f
RCC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_ClearFlag(void)$/;"	f
RCC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_ClearITPendingBit(uint8_t RCC_IT)$/;"	f
RCC_ClockSecuritySystemCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_ClockSecuritySystemCmd(FunctionalState NewState)$/;"	f
RCC_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_DeInit(void)$/;"	f
RCC_GetClocksFreq	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)$/;"	f
RCC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)$/;"	f
RCC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^ITStatus RCC_GetITStatus(uint8_t RCC_IT)$/;"	f
RCC_GetSYSCLKSource	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^uint8_t RCC_GetSYSCLKSource(void)$/;"	f
RCC_HCLKConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_HCLKConfig(uint32_t RCC_SYSCLK)$/;"	f
RCC_HSEConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_HSEConfig(uint8_t RCC_HSE)$/;"	f
RCC_HSICmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_HSICmd(FunctionalState NewState)$/;"	f
RCC_I2SCLKConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)$/;"	f
RCC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)$/;"	f
RCC_LSEConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_LSEConfig(uint8_t RCC_LSE)$/;"	f
RCC_LSICmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_LSICmd(FunctionalState NewState)$/;"	f
RCC_LTDCCLKDivConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)$/;"	f
RCC_MCO1Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)$/;"	f
RCC_MCO2Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)$/;"	f
RCC_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	73;"	d	file:
RCC_PCLK1Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PCLK1Config(uint32_t RCC_HCLK)$/;"	f
RCC_PCLK2Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PCLK2Config(uint32_t RCC_HCLK)$/;"	f
RCC_PLLCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLCmd(FunctionalState NewState)$/;"	f
RCC_PLLConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)$/;"	f
RCC_PLLI2SCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLI2SCmd(FunctionalState NewState)$/;"	f
RCC_PLLI2SConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR)$/;"	f
RCC_PLLI2SConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)$/;"	f
RCC_PLLSAICmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLSAICmd(FunctionalState NewState)$/;"	f
RCC_PLLSAIConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)$/;"	f
RCC_RTCCLKCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_RTCCLKCmd(FunctionalState NewState)$/;"	f
RCC_RTCCLKConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)$/;"	f
RCC_SAIBlockACLKConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)$/;"	f
RCC_SAIBlockBCLKConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)$/;"	f
RCC_SAIPLLI2SClkDivConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  $/;"	f
RCC_SAIPLLSAIClkDivConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  $/;"	f
RCC_SYSCLKConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)$/;"	f
RCC_TIMCLKPresConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)$/;"	f
RCC_WaitForHSEStartUp	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	/^ErrorStatus RCC_WaitForHSEStartUp(void)$/;"	f
RTCEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	102;"	d	file:
TIMPRE_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c	117;"	d	file:
RNG_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^void RNG_ClearFlag(uint8_t RNG_FLAG)$/;"	f
RNG_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^void RNG_ClearITPendingBit(uint8_t RNG_IT)$/;"	f
RNG_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^void RNG_Cmd(FunctionalState NewState)$/;"	f
RNG_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^void RNG_DeInit(void)$/;"	f
RNG_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^FlagStatus RNG_GetFlagStatus(uint8_t RNG_FLAG)$/;"	f
RNG_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^ITStatus RNG_GetITStatus(uint8_t RNG_IT)$/;"	f
RNG_GetRandomNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^uint32_t RNG_GetRandomNumber(void)$/;"	f
RNG_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rng.c	/^void RNG_ITConfig(FunctionalState NewState)$/;"	f
INITMODE_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	310;"	d	file:
RECALPF_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	312;"	d	file:
RTC_AlarmCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)$/;"	f
RTC_AlarmStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f
RTC_AlarmSubSecondConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)$/;"	f
RTC_Bcd2ToByte	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^static uint8_t RTC_Bcd2ToByte(uint8_t Value)$/;"	f	file:
RTC_BypassShadowCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_BypassShadowCmd(FunctionalState NewState)$/;"	f
RTC_ByteToBcd2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^static uint8_t RTC_ByteToBcd2(uint8_t Value)$/;"	f	file:
RTC_CalibOutputCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_CalibOutputCmd(FunctionalState NewState)$/;"	f
RTC_CalibOutputConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)$/;"	f
RTC_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_ClearFlag(uint32_t RTC_FLAG)$/;"	f
RTC_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_ClearITPendingBit(uint32_t RTC_IT)$/;"	f
RTC_CoarseCalibCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)$/;"	f
RTC_CoarseCalibConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)$/;"	f
RTC_DR_RESERVED_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	301;"	d	file:
RTC_DateStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)$/;"	f
RTC_DayLightSavingConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)$/;"	f
RTC_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_DeInit(void)$/;"	f
RTC_EnterInitMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_EnterInitMode(void)$/;"	f
RTC_ExitInitMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_ExitInitMode(void)$/;"	f
RTC_FLAGS_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	304;"	d	file:
RTC_GetAlarm	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f
RTC_GetAlarmSubSecond	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)$/;"	f
RTC_GetDate	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f
RTC_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)$/;"	f
RTC_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ITStatus RTC_GetITStatus(uint32_t RTC_IT)$/;"	f
RTC_GetStoreOperation	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^uint32_t RTC_GetStoreOperation(void)$/;"	f
RTC_GetSubSecond	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^uint32_t RTC_GetSubSecond(void)$/;"	f
RTC_GetTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f
RTC_GetTimeStamp	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, $/;"	f
RTC_GetTimeStampSubSecond	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^uint32_t RTC_GetTimeStampSubSecond(void)$/;"	f
RTC_GetWakeUpCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^uint32_t RTC_GetWakeUpCounter(void)$/;"	f
RTC_INIT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	302;"	d	file:
RTC_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)$/;"	f
RTC_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)$/;"	f
RTC_OutputConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)$/;"	f
RTC_OutputTypeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_OutputTypeConfig(uint32_t RTC_OutputType)$/;"	f
RTC_RSF_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	303;"	d	file:
RTC_ReadBackupRegister	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)$/;"	f
RTC_RefClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_RefClockCmd(FunctionalState NewState)$/;"	f
RTC_SetAlarm	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f
RTC_SetDate	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f
RTC_SetTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f
RTC_SetWakeUpCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)$/;"	f
RTC_SmoothCalibConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,$/;"	f
RTC_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)$/;"	f
RTC_SynchroShiftConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)$/;"	f
RTC_TR_RESERVED_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	300;"	d	file:
RTC_TamperCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)$/;"	f
RTC_TamperFilterConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)$/;"	f
RTC_TamperPinSelection	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperPinSelection(uint32_t RTC_TamperPin)$/;"	f
RTC_TamperPinsPrechargeDuration	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)$/;"	f
RTC_TamperPullUpCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperPullUpCmd(FunctionalState NewState)$/;"	f
RTC_TamperSamplingFreqConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)$/;"	f
RTC_TamperTriggerConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)$/;"	f
RTC_TimeStampCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)$/;"	f
RTC_TimeStampOnTamperDetectionCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)$/;"	f
RTC_TimeStampPinSelection	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)$/;"	f
RTC_TimeStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f
RTC_WaitForSynchro	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_WaitForSynchro(void)$/;"	f
RTC_WakeUpClockConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)$/;"	f
RTC_WakeUpCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)$/;"	f
RTC_WriteBackupRegister	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)$/;"	f
RTC_WriteProtectionCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	/^void RTC_WriteProtectionCmd(FunctionalState NewState)$/;"	f
SHPF_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	313;"	d	file:
SYNCHRO_TIMEOUT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rtc.c	311;"	d	file:
CR1_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	142;"	d	file:
FRCR_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	143;"	d	file:
SAI_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_ClearFlag(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_FLAG)$/;"	f
SAI_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_ClearITPendingBit(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_IT)$/;"	f
SAI_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_Cmd(SAI_Block_TypeDef* SAI_Block_x, FunctionalState NewState)$/;"	f
SAI_CompandingModeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_CompandingModeConfig(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_CompandingMode)$/;"	f
SAI_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_DMACmd(SAI_Block_TypeDef* SAI_Block_x, FunctionalState NewState)$/;"	f
SAI_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_DeInit(SAI_TypeDef* SAIx)$/;"	f
SAI_FlushFIFO	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_FlushFIFO(SAI_Block_TypeDef* SAI_Block_x)$/;"	f
SAI_FrameInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_FrameInit(SAI_Block_TypeDef* SAI_Block_x, SAI_FrameInitTypeDef* SAI_FrameInitStruct)$/;"	f
SAI_FrameStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_FrameStructInit(SAI_FrameInitTypeDef* SAI_FrameInitStruct)$/;"	f
SAI_GetCmdStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^FunctionalState SAI_GetCmdStatus(SAI_Block_TypeDef* SAI_Block_x)$/;"	f
SAI_GetFIFOStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^uint32_t SAI_GetFIFOStatus(SAI_Block_TypeDef* SAI_Block_x)$/;"	f
SAI_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^FlagStatus SAI_GetFlagStatus(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_FLAG)$/;"	f
SAI_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^ITStatus SAI_GetITStatus(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_IT)$/;"	f
SAI_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_ITConfig(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_IT, FunctionalState NewState)$/;"	f
SAI_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_Init(SAI_Block_TypeDef* SAI_Block_x, SAI_InitTypeDef* SAI_InitStruct)$/;"	f
SAI_MonoModeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_MonoModeConfig(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_Mono_StreoMode)$/;"	f
SAI_MuteFrameCounterConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_MuteFrameCounterConfig(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_MuteCounter)$/;"	f
SAI_MuteModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_MuteModeCmd(SAI_Block_TypeDef* SAI_Block_x, FunctionalState NewState)$/;"	f
SAI_MuteValueConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_MuteValueConfig(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_MuteValue)$/;"	f
SAI_ReceiveData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^uint32_t SAI_ReceiveData(SAI_Block_TypeDef* SAI_Block_x)$/;"	f
SAI_SendData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_SendData(SAI_Block_TypeDef* SAI_Block_x, uint32_t Data)$/;"	f
SAI_SlotInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_SlotInit(SAI_Block_TypeDef* SAI_Block_x, SAI_SlotInitTypeDef* SAI_SlotInitStruct)$/;"	f
SAI_SlotStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_SlotStructInit(SAI_SlotInitTypeDef* SAI_SlotInitStruct)$/;"	f
SAI_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_StructInit(SAI_InitTypeDef* SAI_InitStruct)$/;"	f
SAI_TRIStateConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	/^void SAI_TRIStateConfig(SAI_Block_TypeDef* SAI_Block_x, uint32_t SAI_TRIState)$/;"	f
SLOTR_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sai.c	144;"	d	file:
ATACMD_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	195;"	d	file:
CLKCR_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	223;"	d	file:
CLKCR_CLKEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	178;"	d	file:
CLKCR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	176;"	d	file:
CLKEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	177;"	d	file:
CMD_ATACMD_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	196;"	d	file:
CMD_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	235;"	d	file:
CMD_ENCMDCOMPL_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	188;"	d	file:
CMD_NIEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	192;"	d	file:
CMD_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	182;"	d	file:
CMD_SDIOSUSPEND_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	184;"	d	file:
DCTRL_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	231;"	d	file:
DCTRL_DMAEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	202;"	d	file:
DCTRL_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	200;"	d	file:
DCTRL_RWMOD_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	214;"	d	file:
DCTRL_RWSTART_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	206;"	d	file:
DCTRL_RWSTOP_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	210;"	d	file:
DCTRL_SDIOEN_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	218;"	d	file:
DMAEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	201;"	d	file:
ENCMDCOMPL_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	187;"	d	file:
NIEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	191;"	d	file:
PWR_PWRCTRL_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	227;"	d	file:
RWMOD_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	213;"	d	file:
RWSTART_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	205;"	d	file:
RWSTOP_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	209;"	d	file:
SDIOEN_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	217;"	d	file:
SDIOSUSPEND_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	183;"	d	file:
SDIO_CEATAITCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_CEATAITCmd(FunctionalState NewState)$/;"	f
SDIO_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_ClearFlag(uint32_t SDIO_FLAG)$/;"	f
SDIO_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_ClearITPendingBit(uint32_t SDIO_IT)$/;"	f
SDIO_ClockCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_ClockCmd(FunctionalState NewState)$/;"	f
SDIO_CmdStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)$/;"	f
SDIO_CommandCompletionCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_CommandCompletionCmd(FunctionalState NewState)$/;"	f
SDIO_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_DMACmd(FunctionalState NewState)$/;"	f
SDIO_DataConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f
SDIO_DataStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)$/;"	f
SDIO_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_DeInit(void)$/;"	f
SDIO_GetCommandResponse	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^uint8_t SDIO_GetCommandResponse(void)$/;"	f
SDIO_GetDataCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^uint32_t SDIO_GetDataCounter(void)$/;"	f
SDIO_GetFIFOCount	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^uint32_t SDIO_GetFIFOCount(void)$/;"	f
SDIO_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)$/;"	f
SDIO_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)$/;"	f
SDIO_GetPowerState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^uint32_t SDIO_GetPowerState(void)$/;"	f
SDIO_GetResponse	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)$/;"	f
SDIO_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)$/;"	f
SDIO_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)$/;"	f
SDIO_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	172;"	d	file:
SDIO_RESP_ADDR	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	238;"	d	file:
SDIO_ReadData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^uint32_t SDIO_ReadData(void)$/;"	f
SDIO_SendCEATACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_SendCEATACmd(FunctionalState NewState)$/;"	f
SDIO_SendCommand	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)$/;"	f
SDIO_SendSDIOSuspendCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)$/;"	f
SDIO_SetPowerState	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_SetPowerState(uint32_t SDIO_PowerState)$/;"	f
SDIO_SetSDIOOperation	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_SetSDIOOperation(FunctionalState NewState)$/;"	f
SDIO_SetSDIOReadWaitMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)$/;"	f
SDIO_StartSDIOReadWait	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_StartSDIOReadWait(FunctionalState NewState)$/;"	f
SDIO_StopSDIOReadWait	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_StopSDIOReadWait(FunctionalState NewState)$/;"	f
SDIO_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)$/;"	f
SDIO_WriteData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_sdio.c	/^void SDIO_WriteData(uint32_t Data)$/;"	f
CR1_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	175;"	d	file:
I2SCFGR_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	176;"	d	file:
I2S_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
I2S_FullDuplexConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)$/;"	f
I2S_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)$/;"	f
I2S_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)$/;"	f
PLLCFGR_PPLN_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	180;"	d	file:
PLLCFGR_PPLR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	179;"	d	file:
SPI_BiDirectionalLineConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)$/;"	f
SPI_CR2_FRF	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	182;"	d	file:
SPI_CalculateCRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_DataSizeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)$/;"	f
SPI_GetCRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)$/;"	f
SPI_GetCRCPolynomial	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)$/;"	f
SPI_I2S_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f
SPI_I2S_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f
SPI_I2S_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)$/;"	f
SPI_I2S_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_I2S_DeInit(SPI_TypeDef* SPIx)$/;"	f
SPI_I2S_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f
SPI_I2S_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f
SPI_I2S_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)$/;"	f
SPI_I2S_ReceiveData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)$/;"	f
SPI_I2S_SendData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)$/;"	f
SPI_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)$/;"	f
SPI_NSSInternalSoftwareConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)$/;"	f
SPI_SR_TIFRFE	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	183;"	d	file:
SPI_SSOutputCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)$/;"	f
SPI_TIModeCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f
SPI_TransmitCRC	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c	/^void SPI_TransmitCRC(SPI_TypeDef* SPIx)$/;"	f
CMPCR_CMP_PD_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	83;"	d	file:
CMPCR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	81;"	d	file:
CMP_PD_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	82;"	d	file:
MEMRMP_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	68;"	d	file:
MII_RMII_SEL_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	76;"	d	file:
PMC_MII_RMII_SEL_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	77;"	d	file:
PMC_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	75;"	d	file:
SYSCFG_CompensationCellCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^void SYSCFG_CompensationCellCmd(FunctionalState NewState)$/;"	f
SYSCFG_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^void SYSCFG_DeInit(void)$/;"	f
SYSCFG_ETH_MediaInterfaceConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) $/;"	f
SYSCFG_EXTILineConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)$/;"	f
SYSCFG_GetCompensationCellStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^FlagStatus SYSCFG_GetCompensationCellStatus(void)$/;"	f
SYSCFG_MemoryRemapConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)$/;"	f
SYSCFG_MemorySwappingBank	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	/^void SYSCFG_MemorySwappingBank(FunctionalState NewState)$/;"	f
SYSCFG_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	65;"	d	file:
UFB_MODE_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	70;"	d	file:
UFB_MODE_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_syscfg.c	69;"	d	file:
CCER_CCE_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	137;"	d	file:
CCER_CCNE_SET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	138;"	d	file:
CCMR_OC13M_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	139;"	d	file:
CCMR_OC24M_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	140;"	d	file:
CCMR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	136;"	d	file:
SMCR_ETR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	135;"	d	file:
TI1_Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TI2_Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TI3_Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TI4_Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:
TIM_ARRPreloadConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_BDTRConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)$/;"	f
TIM_BDTRStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)$/;"	f
TIM_CCPreloadControl	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_CCxCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)$/;"	f
TIM_CCxNCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)$/;"	f
TIM_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f
TIM_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f
TIM_ClearOC1Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClearOC2Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClearOC3Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_ClearOC4Ref	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f
TIM_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_CounterModeConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)$/;"	f
TIM_CtrlPWMOutputs	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)$/;"	f
TIM_DMAConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)$/;"	f
TIM_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_DeInit(TIM_TypeDef* TIMx)$/;"	f
TIM_ETRClockMode1Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,$/;"	f
TIM_ETRClockMode2Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, $/;"	f
TIM_ETRConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,$/;"	f
TIM_EncoderInterfaceConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,$/;"	f
TIM_ForcedOC1Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_ForcedOC2Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_ForcedOC3Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_ForcedOC4Config	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f
TIM_GenerateEvent	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)$/;"	f
TIM_GetCapture1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCapture2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCapture3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCapture4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)$/;"	f
TIM_GetCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)$/;"	f
TIM_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f
TIM_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f
TIM_GetPrescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)$/;"	f
TIM_ICInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f
TIM_ICStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f
TIM_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)$/;"	f
TIM_ITRxExternalClockConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f
TIM_InternalClockConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_InternalClockConfig(TIM_TypeDef* TIMx)$/;"	f
TIM_OC1FastConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC1Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC1NPolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f
TIM_OC1PolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC1PreloadConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OC2FastConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC2Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC2NPolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f
TIM_OC2PolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC2PreloadConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OC3FastConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC3Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC3NPolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f
TIM_OC3PolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC3PreloadConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OC4FastConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f
TIM_OC4Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_OC4PolarityConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f
TIM_OC4PreloadConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f
TIM_OCStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f
TIM_PWMIConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f
TIM_PrescalerConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)$/;"	f
TIM_RemapConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)$/;"	f
TIM_SelectCCDMA	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_SelectCOM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_SelectHallSensor	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_SelectInputTrigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f
TIM_SelectMasterSlaveMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)$/;"	f
TIM_SelectOCxM	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)$/;"	f
TIM_SelectOnePulseMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)$/;"	f
TIM_SelectOutputTrigger	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)$/;"	f
TIM_SelectSlaveMode	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)$/;"	f
TIM_SetAutoreload	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)$/;"	f
TIM_SetClockDivision	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)$/;"	f
TIM_SetCompare1	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)$/;"	f
TIM_SetCompare2	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)$/;"	f
TIM_SetCompare3	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)$/;"	f
TIM_SetCompare4	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)$/;"	f
TIM_SetCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)$/;"	f
TIM_SetIC1Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SetIC2Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SetIC3Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_SetIC4Prescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f
TIM_TIxExternalClockConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,$/;"	f
TIM_TimeBaseInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f
TIM_TimeBaseStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f
TIM_UpdateDisableConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f
TIM_UpdateRequestConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c	/^void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)$/;"	f
CR1_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	108;"	d	file:
CR2_CLOCK_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	113;"	d	file:
CR3_CLEAR_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	117;"	d	file:
IT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	120;"	d	file:
USART_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)$/;"	f
USART_ClearITPendingBit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)$/;"	f
USART_ClockInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f
USART_ClockStructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f
USART_Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_DMACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)$/;"	f
USART_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_DeInit(USART_TypeDef* USARTx)$/;"	f
USART_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)$/;"	f
USART_GetITStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)$/;"	f
USART_HalfDuplexCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_ITConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)$/;"	f
USART_Init	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)$/;"	f
USART_IrDACmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_IrDAConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)$/;"	f
USART_LINBreakDetectLengthConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)$/;"	f
USART_LINCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_OneBitMethodCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_OverSampling8Cmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_ReceiveData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^uint16_t USART_ReceiveData(USART_TypeDef* USARTx)$/;"	f
USART_ReceiverWakeUpCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_SendBreak	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SendBreak(USART_TypeDef* USARTx)$/;"	f
USART_SendData	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)$/;"	f
USART_SetAddress	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)$/;"	f
USART_SetGuardTime	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)$/;"	f
USART_SetPrescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)$/;"	f
USART_SmartCardCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_SmartCardNACKCmd	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f
USART_StructInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_StructInit(USART_InitTypeDef* USART_InitStruct)$/;"	f
USART_WakeUpConfig	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_usart.c	/^void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)$/;"	f
BIT_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	110;"	d	file:
CFR_EWI_BB	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	104;"	d	file:
CFR_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	102;"	d	file:
CFR_WDGTB_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	108;"	d	file:
CFR_W_MASK	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	109;"	d	file:
EWI_BitNumber	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	103;"	d	file:
WWDG_ClearFlag	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_ClearFlag(void)$/;"	f
WWDG_DeInit	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_DeInit(void)$/;"	f
WWDG_Enable	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_Enable(uint8_t Counter)$/;"	f
WWDG_EnableIT	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_EnableIT(void)$/;"	f
WWDG_GetFlagStatus	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^FlagStatus WWDG_GetFlagStatus(void)$/;"	f
WWDG_OFFSET	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	100;"	d	file:
WWDG_SetCounter	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_SetCounter(uint8_t Counter)$/;"	f
WWDG_SetPrescaler	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)$/;"	f
WWDG_SetWindowValue	CORTEX_M4F_STM32F4/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_wwdg.c	/^void WWDG_SetWindowValue(uint8_t WindowValue)$/;"	f
partstMAX_LEDS	CORTEX_M4F_STM32F4/ParTest.c	81;"	d	file:
vParTestInitialise	CORTEX_M4F_STM32F4/ParTest.c	/^void vParTestInitialise( void )$/;"	f
vParTestSetLED	CORTEX_M4F_STM32F4/ParTest.c	/^void vParTestSetLED( unsigned long ulLED, signed portBASE_TYPE xValue )$/;"	f
vParTestToggleLED	CORTEX_M4F_STM32F4/ParTest.c	/^void vParTestToggleLED( unsigned long ulLED )$/;"	f
xLEDs	CORTEX_M4F_STM32F4/ParTest.c	/^static const Led_TypeDef xLEDs[ partstMAX_LEDS ] = { LED1, LED2, LED3, LED4 };$/;"	v	file:
reg1_error_loop	CORTEX_M4F_STM32F4/RegTest.s	/^reg1_error_loop:$/;"	l
reg1_error_loopf	CORTEX_M4F_STM32F4/RegTest.s	/^reg1_error_loopf$/;"	l
reg1_loop	CORTEX_M4F_STM32F4/RegTest.s	/^reg1_loop:$/;"	l
reg1_loopf_pass	CORTEX_M4F_STM32F4/RegTest.s	/^reg1_loopf_pass$/;"	l
reg2_error_loop	CORTEX_M4F_STM32F4/RegTest.s	/^reg2_error_loop:$/;"	l
reg2_error_loopf	CORTEX_M4F_STM32F4/RegTest.s	/^reg2_error_loopf$/;"	l
reg2_loop	CORTEX_M4F_STM32F4/RegTest.s	/^reg2_loop:$/;"	l
reg2_loopf_pass	CORTEX_M4F_STM32F4/RegTest.s	/^reg2_loopf_pass$/;"	l
return_error	CORTEX_M4F_STM32F4/RegTest.s	/^return_error$/;"	l
return_pass	CORTEX_M4F_STM32F4/RegTest.s	/^return_pass$/;"	l
ulRegTestCheckFlopRegistersContainParameterValue	CORTEX_M4F_STM32F4/RegTest.s	/^ulRegTestCheckFlopRegistersContainParameterValue$/;"	l
vRegTest1Task	CORTEX_M4F_STM32F4/RegTest.s	/^vRegTest1Task$/;"	l
vRegTest2Task	CORTEX_M4F_STM32F4/RegTest.s	/^vRegTest2Task$/;"	l
vRegTestClearFlopRegistersToParameterValue	CORTEX_M4F_STM32F4/RegTest.s	/^vRegTestClearFlopRegistersToParameterValue$/;"	l
UART_cmp	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^int UART_cmp(char* str){$/;"	f
USART6_puts	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^void USART6_puts(char* s)$/;"	f
WifiTest	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^void WifiTest(){$/;"	f
Wifi_config	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^void Wifi_config(){$/;"	f
checkTCP	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^int checkTCP(){$/;"	f
closeE	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^int closeE(){$/;"	f
itoa	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^static char* itoa(int value, char* result, int base)$/;"	f	file:
sendDataLeng	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^int sendDataLeng(int size){$/;"	f
toCmdmode	CORTEX_M4F_STM32F4/block/Wifi_HF_LPB100.c	/^int toCmdmode(){$/;"	f
BLOCKMAX	CORTEX_M4F_STM32F4/block/block.c	20;"	d	file:
GPIO_Configuration	CORTEX_M4F_STM32F4/block/block.c	/^void GPIO_Configuration(void)$/;"	f
M74HC165_CLOCK	CORTEX_M4F_STM32F4/block/block.c	25;"	d	file:
M74HC165_DATA	CORTEX_M4F_STM32F4/block/block.c	26;"	d	file:
M74HC165_ENABLE	CORTEX_M4F_STM32F4/block/block.c	23;"	d	file:
M74HC165_Init	CORTEX_M4F_STM32F4/block/block.c	/^void M74HC165_Init(void)$/;"	f
M74HC165_LOAD	CORTEX_M4F_STM32F4/block/block.c	24;"	d	file:
M74HC165_PORT	CORTEX_M4F_STM32F4/block/block.c	21;"	d	file:
M74HC165_PORT_RCC	CORTEX_M4F_STM32F4/block/block.c	22;"	d	file:
RCC_Configuration	CORTEX_M4F_STM32F4/block/block.c	/^void RCC_Configuration(void)$/;"	f
SCANTIMEOUT	CORTEX_M4F_STM32F4/block/block.c	19;"	d	file:
USART1_put	CORTEX_M4F_STM32F4/block/block.c	/^void USART1_put(uint8_t s)$/;"	f
USART1_puts	CORTEX_M4F_STM32F4/block/block.c	/^void USART1_puts(char* s)$/;"	f
USART_Configuration	CORTEX_M4F_STM32F4/block/block.c	/^void USART_Configuration(void)$/;"	f
block	CORTEX_M4F_STM32F4/block/block.c	/^uint8_t block[BLOCKMAX];$/;"	v
blockTotal	CORTEX_M4F_STM32F4/block/block.c	/^int blockTotal=0;$/;"	v
cal	CORTEX_M4F_STM32F4/block/block.c	/^int cal(uint8_t con, uint8_t* nextR){$/;"	f
det_condition	CORTEX_M4F_STM32F4/block/block.c	/^int det_condition(uint8_t con, uint8_t* nextR){$/;"	f
ifCount	CORTEX_M4F_STM32F4/block/block.c	/^int ifCount=0;$/;"	v
itoa	CORTEX_M4F_STM32F4/block/block.c	/^static char* itoa(int value, char* result, int base)$/;"	f	file:
putTab	CORTEX_M4F_STM32F4/block/block.c	/^void putTab(int n){$/;"	f
readSR	CORTEX_M4F_STM32F4/block/block.c	/^uint8_t readSR(){$/;"	f
readSRs	CORTEX_M4F_STM32F4/block/block.c	/^void readSRs(){ $/;"	f
run	CORTEX_M4F_STM32F4/block/block.c	/^void run(){$/;"	f
runCode	CORTEX_M4F_STM32F4/block/block.c	/^int runCode(int run){$/;"	f
scanBlock	CORTEX_M4F_STM32F4/block/block.c	/^void scanBlock(){$/;"	f
showCode	CORTEX_M4F_STM32F4/block/block.c	/^void showCode(){$/;"	f
state	CORTEX_M4F_STM32F4/block/block.c	/^int state = 0;  \/\/not used now$/;"	v
varAssign	CORTEX_M4F_STM32F4/block/block.c	/^int varAssign(uint8_t in){    \/\/for condition$/;"	f
x	CORTEX_M4F_STM32F4/block/block.c	/^int x=0;$/;"	v
y	CORTEX_M4F_STM32F4/block/block.c	/^int y=0;$/;"	v
z	CORTEX_M4F_STM32F4/block/block.c	/^int z=0;$/;"	v
ADD	CORTEX_M4F_STM32F4/block/global.h	17;"	d
BRACKET	CORTEX_M4F_STM32F4/block/global.h	27;"	d
ELSE	CORTEX_M4F_STM32F4/block/global.h	9;"	d
END	CORTEX_M4F_STM32F4/block/global.h	26;"	d
EQUAL	CORTEX_M4F_STM32F4/block/global.h	16;"	d
GREATER	CORTEX_M4F_STM32F4/block/global.h	14;"	d
IF	CORTEX_M4F_STM32F4/block/global.h	8;"	d
IFAHEAD	CORTEX_M4F_STM32F4/block/global.h	31;"	d
IFLEFT	CORTEX_M4F_STM32F4/block/global.h	33;"	d
IFRIGHT	CORTEX_M4F_STM32F4/block/global.h	32;"	d
LESS	CORTEX_M4F_STM32F4/block/global.h	15;"	d
MINUS	CORTEX_M4F_STM32F4/block/global.h	18;"	d
MOVEFORWARD	CORTEX_M4F_STM32F4/block/global.h	28;"	d
OPCODE	CORTEX_M4F_STM32F4/block/global.h	6;"	d
PRINT	CORTEX_M4F_STM32F4/block/global.h	10;"	d
REPEAT	CORTEX_M4F_STM32F4/block/global.h	7;"	d
REPEATUNTIL	CORTEX_M4F_STM32F4/block/global.h	11;"	d
TURNLEFT	CORTEX_M4F_STM32F4/block/global.h	30;"	d
TURNRIGHT	CORTEX_M4F_STM32F4/block/global.h	29;"	d
UINT16	CORTEX_M4F_STM32F4/block/global.h	13;"	d
UINT8	CORTEX_M4F_STM32F4/block/global.h	12;"	d
X	CORTEX_M4F_STM32F4/block/global.h	22;"	d
Y	CORTEX_M4F_STM32F4/block/global.h	23;"	d
Z	CORTEX_M4F_STM32F4/block/global.h	24;"	d
__GLOBAL_H	CORTEX_M4F_STM32F4/block/global.h	4;"	d
GAME_H	CORTEX_M4F_STM32F4/block/include/game.h	2;"	d
BRACKET	CORTEX_M4F_STM32F4/block/include/global.h	12;"	d
ELSE	CORTEX_M4F_STM32F4/block/include/global.h	9;"	d
END	CORTEX_M4F_STM32F4/block/include/global.h	11;"	d
IF	CORTEX_M4F_STM32F4/block/include/global.h	8;"	d
IFAHEAD	CORTEX_M4F_STM32F4/block/include/global.h	17;"	d
IFLEFT	CORTEX_M4F_STM32F4/block/include/global.h	19;"	d
IFRIGHT	CORTEX_M4F_STM32F4/block/include/global.h	18;"	d
MOVEFORWARD	CORTEX_M4F_STM32F4/block/include/global.h	14;"	d
OPCODE	CORTEX_M4F_STM32F4/block/include/global.h	6;"	d
PRINT	CORTEX_M4F_STM32F4/block/include/global.h	20;"	d
REPEAT	CORTEX_M4F_STM32F4/block/include/global.h	7;"	d
REPEATUNTIL	CORTEX_M4F_STM32F4/block/include/global.h	10;"	d
TURNLEFT	CORTEX_M4F_STM32F4/block/include/global.h	16;"	d
TURNRIGHT	CORTEX_M4F_STM32F4/block/include/global.h	15;"	d
UINT16	CORTEX_M4F_STM32F4/block/include/global.h	22;"	d
UINT8	CORTEX_M4F_STM32F4/block/include/global.h	21;"	d
__GLOBAL_H	CORTEX_M4F_STM32F4/block/include/global.h	4;"	d
r3d_backface_culling	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^r3d_switch_t r3d_backface_culling = R3D_DISABLE;$/;"	v
r3d_draw	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^void r3d_draw(const r3d_drawcall_t *drawcall)$/;"	f
r3d_fragment_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static inline void r3d_fragment_rasterizer(const float *in, uint16_t x, uint16_t y)$/;"	f	file:
r3d_line_fan_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_line_fan_rasterizer(const float *in)$/;"	f	file:
r3d_line_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_line_rasterizer(const float *v0, const float *v1)$/;"	f	file:
r3d_line_strip_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_line_strip_rasterizer(const float *in)$/;"	f	file:
r3d_lines_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_lines_rasterizer(const float *in)$/;"	f	file:
r3d_orientation2f	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static inline float r3d_orientation2f(const float *i0, const float *i1, const float *i2)$/;"	f	file:
r3d_orientation2i	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static inline int r3d_orientation2i(const int *i0, const int *i1, const int *i2)$/;"	f	file:
r3d_points_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_points_rasterizer(const float *in)$/;"	f	file:
r3d_primitive_barycentric_interpolate	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static inline void r3d_primitive_barycentric_interpolate(const float *in0, const float *in1, const float *in2, float *out, float t0, float t1, float t2)$/;"	f	file:
r3d_primitive_linear_interpolate	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static inline void r3d_primitive_linear_interpolate(const float *in0, const float *in1, float *out, float x)$/;"	f	file:
r3d_primitive_rasterizer_func	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^typedef void (*r3d_primitive_rasterizer_func)(const float *in);$/;"	t	file:
r3d_primitive_rasterizers	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static r3d_primitive_rasterizer_func r3d_primitive_rasterizers[R3D_PRIMITIVE_TYPE_NUM] = {$/;"	v	file:
r3d_primitive_vertex_buffer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static float *r3d_primitive_vertex_buffer;$/;"	v	file:
r3d_primitive_vertex_buffer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	109;"	d	file:
r3d_primitive_vertex_buffer_put	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	110;"	d	file:
r3d_primitive_vertex_index	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static uint8_t r3d_primitive_vertex_index = 0;$/;"	v	file:
r3d_primitive_winding	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^r3d_primitive_winding_t r3d_primitive_winding = R3D_PRIMITIVE_WINDING_CCW;$/;"	v
r3d_shader	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^r3d_shader_t r3d_shader = {0};$/;"	v
r3d_triangle_fan_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_triangle_fan_rasterizer(const float *in)$/;"	f	file:
r3d_triangle_front_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_triangle_front_rasterizer(const float *v0, const float *v1, const float *v2)$/;"	f	file:
r3d_triangle_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_triangle_rasterizer(const float *v0, const float *v1, const float *v2)$/;"	f	file:
r3d_triangle_strip_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_triangle_strip_rasterizer(const float *in)$/;"	f	file:
r3d_triangles_rasterizer	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static void r3d_triangles_rasterizer(const float *in)$/;"	f	file:
r3d_viewport	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^void r3d_viewport(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)$/;"	f
r3d_viewport_half_size	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static vec2_t r3d_viewport_half_size = {0};$/;"	v	file:
r3d_viewport_height	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static int r3d_viewport_height = 0;$/;"	v	file:
r3d_viewport_position	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static vec2_t r3d_viewport_position = {0};$/;"	v	file:
r3d_viewport_width	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.c	/^static int r3d_viewport_width = 0;$/;"	v	file:
R3D_DISABLE	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	35;"	d
R3D_ENABLE	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	36;"	d
R3D_H	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	7;"	d
R3D_PRIMITIVE_TYPE_LINES	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	44;"	d
R3D_PRIMITIVE_TYPE_LINE_FAN	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	47;"	d
R3D_PRIMITIVE_TYPE_LINE_LOOP	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	45;"	d
R3D_PRIMITIVE_TYPE_LINE_STRIP	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	46;"	d
R3D_PRIMITIVE_TYPE_NUM	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	53;"	d
R3D_PRIMITIVE_TYPE_POINTS	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	43;"	d
R3D_PRIMITIVE_TYPE_TRIANGLES	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	48;"	d
R3D_PRIMITIVE_TYPE_TRIANGLE_FAN	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	50;"	d
R3D_PRIMITIVE_TYPE_TRIANGLE_STRIP	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	49;"	d
R3D_PRIMITIVE_VERTEX_BUFFER	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	24;"	d
R3D_PRIMITIVE_WINDING_CCW	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	40;"	d
R3D_PRIMITIVE_WINDING_CW	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	39;"	d
R3D_VERTEX_ELEMENTS_MAX	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	16;"	d
count	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	uint32_t count; \/\/ number of vertices\/indices$/;"	m	struct:__anon313
data	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	uint16_t data[];$/;"	m	struct:__anon314
fragmentshader	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	r3d_fragmentshader_func fragmentshader;$/;"	m	struct:__anon312
height	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	uint16_t height;$/;"	m	struct:__anon314
indices	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	const uint16_t *indices; \/\/ index buffer$/;"	m	struct:__anon313
primitive_type	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	r3d_primitive_type_t primitive_type;$/;"	m	struct:__anon313
r3d_drawcall_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^} r3d_drawcall_t;$/;"	t	typeref:struct:__anon313
r3d_fragmentshader_func	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^typedef vec4_t (*r3d_fragmentshader_func)(const float *in);$/;"	t
r3d_primitive_type_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^typedef uint8_t r3d_primitive_type_t;$/;"	t
r3d_primitive_winding_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^typedef uint8_t r3d_primitive_winding_t;$/;"	t
r3d_shader_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^} r3d_shader_t;$/;"	t	typeref:struct:__anon312
r3d_switch_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^typedef uint8_t r3d_switch_t;$/;"	t
r3d_texture_nearest	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^static inline vec3_t r3d_texture_nearest(const r3d_texture_t *texture, vec2_t uv)$/;"	f
r3d_texture_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^} r3d_texture_t;$/;"	t	typeref:struct:__anon314
r3d_vertexshader_func	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^typedef void (*r3d_vertexshader_func)(const void *in, float *out);$/;"	t
stride	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	uint8_t stride; \/\/ vertex stride$/;"	m	struct:__anon313
vertex_out_elements	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	uint8_t vertex_out_elements; \/\/ number of floats passed from vs to fs$/;"	m	struct:__anon312
vertexshader	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	r3d_vertexshader_func vertexshader;$/;"	m	struct:__anon312
vertices	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	const void *vertices; \/\/ vertex buffer$/;"	m	struct:__anon313
width	CORTEX_M4F_STM32F4/block/libs/r3d/r3d.h	/^	uint16_t width;$/;"	m	struct:__anon314
R3D_ARM_MATH	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	10;"	d
R3D_MATH_H	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	7;"	d
a	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b, a;$/;"	m	struct:__anon305::__anon306::__anon308
b	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b, a;$/;"	m	struct:__anon305::__anon306::__anon308
b	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b;$/;"	m	struct:__anon301::__anon302::__anon304
c	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		vec4_t c[4];$/;"	m	union:__anon309::__anon310
float_clamp	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float float_clamp(float value, float min, float max)$/;"	f
float_max	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float float_max(float a, float b)$/;"	f
float_min	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float float_min(float a, float b)$/;"	f
float_pi	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	16;"	d
float_pi_over180	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	17;"	d
g	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b, a;$/;"	m	struct:__anon305::__anon306::__anon308
g	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b;$/;"	m	struct:__anon301::__anon302::__anon304
g	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g;$/;"	m	struct:__anon297::__anon298::__anon300
int_clamp	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline int int_clamp(int value, int min, int max)$/;"	f
int_max	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline int int_max(int a, int b)$/;"	f
int_min	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline int int_min(int a, int b)$/;"	f
m	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		float m[16];$/;"	m	union:__anon309::__anon310
m00	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float m00, m10, m20, m30,$/;"	m	struct:__anon309::__anon310::__anon311
m01	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m01, m11, m21, m31,$/;"	m	struct:__anon309::__anon310::__anon311
m02	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m02, m12, m22, m32,$/;"	m	struct:__anon309::__anon310::__anon311
m03	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m03, m13, m23, m33;$/;"	m	struct:__anon309::__anon310::__anon311
m10	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float m00, m10, m20, m30,$/;"	m	struct:__anon309::__anon310::__anon311
m11	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m01, m11, m21, m31,$/;"	m	struct:__anon309::__anon310::__anon311
m12	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m02, m12, m22, m32,$/;"	m	struct:__anon309::__anon310::__anon311
m13	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m03, m13, m23, m33;$/;"	m	struct:__anon309::__anon310::__anon311
m20	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float m00, m10, m20, m30,$/;"	m	struct:__anon309::__anon310::__anon311
m21	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m01, m11, m21, m31,$/;"	m	struct:__anon309::__anon310::__anon311
m22	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m02, m12, m22, m32,$/;"	m	struct:__anon309::__anon310::__anon311
m23	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m03, m13, m23, m33;$/;"	m	struct:__anon309::__anon310::__anon311
m30	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float m00, m10, m20, m30,$/;"	m	struct:__anon309::__anon310::__anon311
m31	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m01, m11, m21, m31,$/;"	m	struct:__anon309::__anon310::__anon311
m32	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m02, m12, m22, m32,$/;"	m	struct:__anon309::__anon310::__anon311
m33	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			      m03, m13, m23, m33;$/;"	m	struct:__anon309::__anon310::__anon311
mat4	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4(float m00, float m10, float m20, float m30, float m01, float m11, float m21, float m31, float m02, float m12, float m22, float m32, float m03, float m13, float m23, float m33)$/;"	f
mat4_identity	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_identity()$/;"	f
mat4_invert	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_invert(mat4_t m)$/;"	f
mat4_lookat	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_lookat(vec3_t eye, vec3_t center, vec3_t up)$/;"	f
mat4_mul	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_mul(mat4_t m0, mat4_t m1)$/;"	f
mat4_ortho	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_ortho(float left, float right,$/;"	f
mat4_perspective	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_perspective(float fovy, float aspect,$/;"	f
mat4_rotation	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_rotation(float angle, vec3_t axis)$/;"	f
mat4_scaling	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_scaling(vec3_t v)$/;"	f
mat4_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^} mat4_t;$/;"	t	typeref:struct:__anon309
mat4_transform	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t mat4_transform(mat4_t m, vec4_t v)$/;"	f
mat4_transform_position	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t mat4_transform_position(mat4_t m, vec3_t v)$/;"	f
mat4_transform_vector	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t mat4_transform_vector(mat4_t m, vec3_t v)$/;"	f
mat4_translation	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_translation(vec3_t v)$/;"	f
mat4_transpose	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline mat4_t mat4_transpose(mat4_t m)$/;"	f
r	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b, a;$/;"	m	struct:__anon305::__anon306::__anon308
r	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g, b;$/;"	m	struct:__anon301::__anon302::__anon304
r	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float r, g;$/;"	m	struct:__anon297::__anon298::__anon300
rgb	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		vec3_t rgb;$/;"	m	union:__anon305::__anon306
v	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		float v[2];$/;"	m	union:__anon297::__anon298
v	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		float v[3];$/;"	m	union:__anon301::__anon302
v	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		float v[4];$/;"	m	union:__anon305::__anon306
vec2	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec2_t vec2(float x, float y)$/;"	f
vec2_add	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec2_t vec2_add(vec2_t v0, vec2_t v1)$/;"	f
vec2_cross	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec2_cross(vec2_t v0, vec2_t v1)$/;"	f
vec2_div	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec2_t vec2_div(vec2_t v, float f)$/;"	f
vec2_dot	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec2_dot(vec2_t v0, vec2_t v1)$/;"	f
vec2_length	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec2_length(vec2_t v)$/;"	f
vec2_mul	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec2_t vec2_mul(vec2_t v, float f)$/;"	f
vec2_normalize	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec2_t vec2_normalize(vec2_t v)$/;"	f
vec2_sub	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec2_t vec2_sub(vec2_t v0, vec2_t v1)$/;"	f
vec2_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^} vec2_t;$/;"	t	typeref:struct:__anon297
vec3	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3(float x, float y, float z)$/;"	f
vec3_2	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_2(vec2_t xy, float z)$/;"	f
vec3_add	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_add(vec3_t v0, vec3_t v1)$/;"	f
vec3_cross	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_cross(vec3_t v0, vec3_t v1)$/;"	f
vec3_div	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_div(vec3_t v, float f)$/;"	f
vec3_dot	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec3_dot(vec3_t v0, vec3_t v1)$/;"	f
vec3_length	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec3_length(vec3_t v)$/;"	f
vec3_mul	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_mul(vec3_t v, float f)$/;"	f
vec3_normalize	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_normalize(vec3_t v)$/;"	f
vec3_sub	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec3_t vec3_sub(vec3_t v0, vec3_t v1)$/;"	f
vec3_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^} vec3_t;$/;"	t	typeref:struct:__anon301
vec4	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4(float x, float y, float z, float w)$/;"	f
vec4_2	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_2(vec2_t xy, float z, float w)$/;"	f
vec4_3	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_3(vec3_t xyz, float w)$/;"	f
vec4_add	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_add(vec4_t v0, vec4_t v1)$/;"	f
vec4_cross	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_cross(vec4_t v0, vec4_t v1)$/;"	f
vec4_div	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_div(vec4_t v, float f)$/;"	f
vec4_dot	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec4_dot(vec4_t v0, vec4_t v1)$/;"	f
vec4_length	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline float vec4_length(vec4_t v)$/;"	f
vec4_mul	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_mul(vec4_t v, float f)$/;"	f
vec4_normalize	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_normalize(vec4_t v)$/;"	f
vec4_sub	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^static inline vec4_t vec4_sub(vec4_t v0, vec4_t v1)$/;"	f
vec4_t	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^} vec4_t;$/;"	t	typeref:struct:__anon305
w	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z, w;$/;"	m	struct:__anon305::__anon306::__anon307
x	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z, w;$/;"	m	struct:__anon305::__anon306::__anon307
x	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z;$/;"	m	struct:__anon301::__anon302::__anon303
x	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y;$/;"	m	struct:__anon297::__anon298::__anon299
xy	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		vec2_t xy;$/;"	m	union:__anon301::__anon302
xy	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		vec2_t xy;$/;"	m	union:__anon305::__anon306
xyz	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^		vec3_t xyz;$/;"	m	union:__anon305::__anon306
y	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z, w;$/;"	m	struct:__anon305::__anon306::__anon307
y	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z;$/;"	m	struct:__anon301::__anon302::__anon303
y	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y;$/;"	m	struct:__anon297::__anon298::__anon299
z	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z, w;$/;"	m	struct:__anon305::__anon306::__anon307
z	CORTEX_M4F_STM32F4/block/libs/r3d/r3d_math.h	/^			float x, y, z;$/;"	m	struct:__anon301::__anon302::__anon303
r3d_get_depth	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^float r3d_get_depth(uint16_t x, uint16_t y)$/;"	f
r3d_set_pixel	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^void r3d_set_pixel(uint16_t x, uint16_t y, float z, vec3_t color)$/;"	f
r3dfb_back_buffer	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^static uint32_t r3dfb_back_buffer = R3DFB_BUFFER1;$/;"	v	file:
r3dfb_clear	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^void r3dfb_clear(void)$/;"	f
r3dfb_front_buffer	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^static uint32_t r3dfb_front_buffer = R3DFB_BUFFER0;$/;"	v	file:
r3dfb_init	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^void r3dfb_init(void)$/;"	f
r3dfb_swap_buffers	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.c	/^void r3dfb_swap_buffers(void)$/;"	f
R3DFB_BUFFER0	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	16;"	d
R3DFB_BUFFER1	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	17;"	d
R3DFB_BUFFER_OFFSET	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	15;"	d
R3DFB_COLOR_BUFFER_SIZE	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	12;"	d
R3DFB_DEPTH_BUFFER	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	18;"	d
R3DFB_DEPTH_BUFFER_SIZE	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	13;"	d
R3DFB_H	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	7;"	d
R3DFB_PIXEL_HEIGHT	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	10;"	d
R3DFB_PIXEL_WIDTH	CORTEX_M4F_STM32F4/block/libs/r3dfb-stm32f429-discovery/r3dfb.h	9;"	d
AtomicExchange	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline Int32U AtomicExchange (Int32U State, pInt32U Flag)$/;"	f
AtomicExchange	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline __arm Int32U AtomicExchange (Int32U State, pInt32U Flag)$/;"	f
BIN	CORTEX_M4F_STM32F4/board/arm_comm.h	164;"	d
BIN16	CORTEX_M4F_STM32F4/board/arm_comm.h	165;"	d
BIN32	CORTEX_M4F_STM32F4/board/arm_comm.h	167;"	d
BIN8	CORTEX_M4F_STM32F4/board/arm_comm.h	163;"	d
Boolean	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned int          Boolean;  \/\/ Boolean$/;"	t
CommUserFpnt_t	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef void * (*CommUserFpnt_t)(void *);$/;"	t
ENTR_CRT_SECTION	CORTEX_M4F_STM32F4/board/arm_comm.h	110;"	d
ENTR_CRT_SECTION	CORTEX_M4F_STM32F4/board/arm_comm.h	148;"	d
ENTR_CRT_SECTION_F	CORTEX_M4F_STM32F4/board/arm_comm.h	113;"	d
EXT_CRT_SECTION	CORTEX_M4F_STM32F4/board/arm_comm.h	111;"	d
EXT_CRT_SECTION	CORTEX_M4F_STM32F4/board/arm_comm.h	149;"	d
EXT_CRT_SECTION_F	CORTEX_M4F_STM32F4/board/arm_comm.h	114;"	d
EntrCritSection	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline __arm Int32U EntrCritSection(void)$/;"	f
EntrCritSection	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline void EntrCritSection(void)$/;"	f
EntrCritSectionFiq	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline __arm Int32U EntrCritSectionFiq(void)$/;"	f
ExtCritSection	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline __arm void ExtCritSection(Int32U Save)$/;"	f
ExtCritSection	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline void ExtCritSection(void)$/;"	f
ExtCritSectionFiq	CORTEX_M4F_STM32F4/board/arm_comm.h	/^inline __arm void ExtCritSectionFiq(Int32U Save)$/;"	f
FALSE	CORTEX_M4F_STM32F4/board/arm_comm.h	22;"	d
FIQ_FLAG	CORTEX_M4F_STM32F4/board/arm_comm.h	78;"	d
Flo32	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef float                 Flo32;    \/\/ Single precision floating point$/;"	t
Flo64	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef double                Flo64;    \/\/ Double precision floating point$/;"	t
HZ	CORTEX_M4F_STM32F4/board/arm_comm.h	19;"	d
IRQ_FLAG	CORTEX_M4F_STM32F4/board/arm_comm.h	77;"	d
Int16S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   short        Int16S;   \/\/ Signed   16 bit quantity$/;"	t
Int16U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned short        Int16U;   \/\/ Unsigned 16 bit quantity$/;"	t
Int32S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   int          Int32S;   \/\/ Signed   32 bit quantity$/;"	t
Int32U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned int          Int32U;   \/\/ Unsigned 32 bit quantity$/;"	t
Int64S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   long long    Int64S;   \/\/ Signed   64 bit quantity$/;"	t
Int64U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned long long    Int64U;   \/\/ Unsigned 64 bit quantity$/;"	t
Int8S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   char         Int8S;    \/\/ Signed    8 bit quantity$/;"	t
Int8U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned char         Int8U;    \/\/ Unsigned  8 bit quantity$/;"	t
KHZ	CORTEX_M4F_STM32F4/board/arm_comm.h	18;"	d
LongToBin	CORTEX_M4F_STM32F4/board/arm_comm.h	152;"	d
MAX	CORTEX_M4F_STM32F4/board/arm_comm.h	56;"	d
MHZ	CORTEX_M4F_STM32F4/board/arm_comm.h	17;"	d
MIN	CORTEX_M4F_STM32F4/board/arm_comm.h	57;"	d
NULL	CORTEX_M4F_STM32F4/board/arm_comm.h	30;"	d
TRUE	CORTEX_M4F_STM32F4/board/arm_comm.h	26;"	d
VoidFpnt_t	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef void   (*VoidFpnt_t)(void);$/;"	t
_2BB	CORTEX_M4F_STM32F4/board/arm_comm.h	59;"	d
_2BL	CORTEX_M4F_STM32F4/board/arm_comm.h	58;"	d
_3BB	CORTEX_M4F_STM32F4/board/arm_comm.h	61;"	d
_3BL	CORTEX_M4F_STM32F4/board/arm_comm.h	60;"	d
_4BB	CORTEX_M4F_STM32F4/board/arm_comm.h	63;"	d
_4BL	CORTEX_M4F_STM32F4/board/arm_comm.h	62;"	d
__ARM_COMM_DEF_H	CORTEX_M4F_STM32F4/board/arm_comm.h	15;"	d
__BIN	CORTEX_M4F_STM32F4/board/arm_comm.h	161;"	d
pBoolean	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned int        * pBoolean;$/;"	t
pFlo32	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef float               * pFlo32;$/;"	t
pFlo64	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef double              * pFlo64;$/;"	t
pInt16S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   short      * pInt16S;$/;"	t
pInt16U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned short      * pInt16U;$/;"	t
pInt32S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   int        * pInt32S;$/;"	t
pInt32U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned int        * pInt32U;$/;"	t
pInt64S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   long long  * pInt64S;$/;"	t
pInt64U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned long long  * pInt64U;$/;"	t
pInt8S	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef signed   char       * pInt8S;$/;"	t
pInt8U	CORTEX_M4F_STM32F4/board/arm_comm.h	/^typedef unsigned char       * pInt8U;$/;"	t
BUTTON_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint32_t BUTTON_CLK[BUTTONn] = {WAKEUP_BUTTON_GPIO_CLK, TAMPER_BUTTON_GPIO_CLK,$/;"	v
BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t BUTTON_EXTI_LINE[BUTTONn] = {WAKEUP_BUTTON_EXTI_LINE,$/;"	v
BUTTON_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t BUTTON_IRQn[BUTTONn] = {WAKEUP_BUTTON_EXTI_IRQn, TAMPER_BUTTON_EXTI_IRQn,$/;"	v
BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t BUTTON_PIN[BUTTONn] = {WAKEUP_BUTTON_PIN, TAMPER_BUTTON_PIN,$/;"	v
BUTTON_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t BUTTON_PIN_SOURCE[BUTTONn] = {WAKEUP_BUTTON_EXTI_PIN_SOURCE,$/;"	v
BUTTON_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^GPIO_TypeDef* BUTTON_PORT[BUTTONn] = {WAKEUP_BUTTON_GPIO_PORT, TAMPER_BUTTON_GPIO_PORT,$/;"	v
BUTTON_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t BUTTON_PORT_SOURCE[BUTTONn] = {WAKEUP_BUTTON_EXTI_PORT_SOURCE,$/;"	v
COM_RX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t COM_RX_AF[COMn] = {EVAL_COM1_RX_AF, EVAL_COM2_RX_AF};$/;"	v
COM_RX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t COM_RX_PIN[COMn] = {EVAL_COM1_RX_PIN, EVAL_COM2_RX_PIN};$/;"	v
COM_RX_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t COM_RX_PIN_SOURCE[COMn] = {EVAL_COM1_RX_SOURCE, EVAL_COM1_RX_SOURCE};$/;"	v
COM_RX_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^GPIO_TypeDef* COM_RX_PORT[COMn] = {EVAL_COM1_RX_GPIO_PORT,EVAL_COM2_RX_GPIO_PORT};$/;"	v
COM_RX_PORT_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint32_t COM_RX_PORT_CLK[COMn] = {EVAL_COM1_RX_GPIO_CLK, EVAL_COM2_RX_GPIO_CLK};$/;"	v
COM_TX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t COM_TX_AF[COMn] = {EVAL_COM1_TX_AF, EVAL_COM2_TX_AF};$/;"	v
COM_TX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t COM_TX_PIN[COMn] = {EVAL_COM1_TX_PIN, EVAL_COM2_TX_PIN};$/;"	v
COM_TX_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t COM_TX_PIN_SOURCE[COMn] = {EVAL_COM1_TX_SOURCE, EVAL_COM2_TX_SOURCE};$/;"	v
COM_TX_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^GPIO_TypeDef* COM_TX_PORT[COMn] = {EVAL_COM1_TX_GPIO_PORT, EVAL_COM2_TX_GPIO_PORT};$/;"	v
COM_TX_PORT_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint32_t COM_TX_PORT_CLK[COMn] = {EVAL_COM1_TX_GPIO_CLK,EVAL_COM2_TX_GPIO_CLK};$/;"	v
COM_USART	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^USART_TypeDef* COM_USART[COMn] = {EVAL_COM1,EVAL_COM2}; $/;"	v
COM_USART_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint32_t COM_USART_CLK[COMn] = {EVAL_COM1_CLK,EVAL_COM2_CLK};$/;"	v
GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint32_t GPIO_CLK[LEDn] = {LED1_GPIO_CLK, LED2_GPIO_CLK, LED3_GPIO_CLK,$/;"	v
GPIO_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^const uint16_t GPIO_PIN[LEDn] = {LED1_PIN, LED2_PIN, LED3_PIN,$/;"	v
GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^GPIO_TypeDef* GPIO_PORT[LEDn] = {LED1_GPIO_PORT, LED2_GPIO_PORT, LED3_GPIO_PORT,$/;"	v
NVIC_InitStructure	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^NVIC_InitTypeDef   NVIC_InitStructure;$/;"	v
STM_EVAL_COMInit	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_COMInit(COM_TypeDef COM, USART_InitTypeDef* USART_InitStruct)$/;"	f
STM_EVAL_GPIOReset	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_GPIOReset(void)$/;"	f
STM_EVAL_LEDInit	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_LEDInit(Led_TypeDef Led)$/;"	f
STM_EVAL_LEDOff	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_LEDOff(Led_TypeDef Led)$/;"	f
STM_EVAL_LEDOn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_LEDOn(Led_TypeDef Led)$/;"	f
STM_EVAL_LEDToggle	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_LEDToggle(Led_TypeDef Led)$/;"	f
STM_EVAL_PBGetState	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)$/;"	f
STM_EVAL_PBInit	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.c	/^void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)$/;"	f
BUTTON_DOWN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_DOWN = 6,$/;"	e	enum:__anon25
BUTTON_LEFT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_LEFT = 4,$/;"	e	enum:__anon25
BUTTON_MODE_EXTI	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_MODE_EXTI = 1$/;"	e	enum:__anon26
BUTTON_MODE_GPIO	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_MODE_GPIO = 0,$/;"	e	enum:__anon26
BUTTON_RIGHT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_RIGHT = 3,$/;"	e	enum:__anon25
BUTTON_SEL	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_SEL = 7$/;"	e	enum:__anon25
BUTTON_TAMPER	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_TAMPER = 1,$/;"	e	enum:__anon25
BUTTON_UP	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_UP = 5,$/;"	e	enum:__anon25
BUTTON_USER	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_USER = 2,$/;"	e	enum:__anon25
BUTTON_WAKEUP	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  BUTTON_WAKEUP = 0,$/;"	e	enum:__anon25
BUTTONn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	87;"	d
BUZZER_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	231;"	d
BUZZER_GPIO_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	229;"	d
BUZZER_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	230;"	d
BUZZER_PIN_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	235;"	d
BUZZER_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	232;"	d
BUZZER_TIM	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	233;"	d
ButtonMode_TypeDef	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^} ButtonMode_TypeDef;$/;"	t	typeref:enum:__anon26
Button_TypeDef	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^} Button_TypeDef;$/;"	t	typeref:enum:__anon25
CAN_CTRL_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	377;"	d
CAN_CTRL_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	375;"	d
CAN_CTRL_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	376;"	d
CAN_CTRL_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	378;"	d
CAN_RX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	372;"	d
CAN_RX_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	371;"	d
CAN_RX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	369;"	d
CAN_RX_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	370;"	d
CAN_RX_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	373;"	d
CAN_TX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	366;"	d
CAN_TX_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	365;"	d
CAN_TX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	363;"	d
CAN_TX_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	364;"	d
CAN_TX_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	367;"	d
COM1	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  COM1 = 0,$/;"	e	enum:__anon27
COM2	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  COM2 = 1$/;"	e	enum:__anon27
COM_TypeDef	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^} COM_TypeDef;   $/;"	t	typeref:enum:__anon27
COMn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	180;"	d
DOWN_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	160;"	d
DOWN_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	157;"	d
DOWN_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	159;"	d
DOWN_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	158;"	d
DOWN_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	156;"	d
DOWN_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	155;"	d
DOWN_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	154;"	d
EVAL_COM1	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	185;"	d
EVAL_COM1_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	186;"	d
EVAL_COM1_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	197;"	d
EVAL_COM1_RX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	196;"	d
EVAL_COM1_RX_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	194;"	d
EVAL_COM1_RX_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	193;"	d
EVAL_COM1_RX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	192;"	d
EVAL_COM1_RX_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	195;"	d
EVAL_COM1_TX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	191;"	d
EVAL_COM1_TX_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	189;"	d
EVAL_COM1_TX_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	188;"	d
EVAL_COM1_TX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	187;"	d
EVAL_COM1_TX_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	190;"	d
EVAL_COM2	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	202;"	d
EVAL_COM2_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	203;"	d
EVAL_COM2_CTS_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	223;"	d
EVAL_COM2_CTS_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	221;"	d
EVAL_COM2_CTS_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	220;"	d
EVAL_COM2_CTS_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	219;"	d
EVAL_COM2_CTS_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	222;"	d
EVAL_COM2_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	224;"	d
EVAL_COM2_RTS_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	218;"	d
EVAL_COM2_RTS_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	216;"	d
EVAL_COM2_RTS_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	215;"	d
EVAL_COM2_RTS_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	214;"	d
EVAL_COM2_RTS_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	217;"	d
EVAL_COM2_RX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	213;"	d
EVAL_COM2_RX_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	211;"	d
EVAL_COM2_RX_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	210;"	d
EVAL_COM2_RX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	209;"	d
EVAL_COM2_RX_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	212;"	d
EVAL_COM2_TX_AF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	208;"	d
EVAL_COM2_TX_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	206;"	d
EVAL_COM2_TX_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	205;"	d
EVAL_COM2_TX_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	204;"	d
EVAL_COM2_TX_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	207;"	d
LED1	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  LED1 = 0,$/;"	e	enum:__anon24
LED1_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	66;"	d
LED1_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	65;"	d
LED1_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	64;"	d
LED2	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  LED2 = 1,$/;"	e	enum:__anon24
LED2_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	70;"	d
LED2_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	69;"	d
LED2_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	68;"	d
LED3	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  LED3 = 2,$/;"	e	enum:__anon24
LED3_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	74;"	d
LED3_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	73;"	d
LED3_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	72;"	d
LED4	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^  LED4 = 3$/;"	e	enum:__anon24
LED4_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	78;"	d
LED4_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	77;"	d
LED4_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	76;"	d
LEDn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	62;"	d
LEFT_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	140;"	d
LEFT_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	137;"	d
LEFT_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	139;"	d
LEFT_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	138;"	d
LEFT_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	136;"	d
LEFT_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	135;"	d
LEFT_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	134;"	d
Led_TypeDef	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	/^} Led_TypeDef;$/;"	t	typeref:enum:__anon24
OTG_FS_VBUS_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	242;"	d
OTG_FS_VBUS_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	240;"	d
OTG_FS_VBUS_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	241;"	d
OTG_FS_VBUS_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	243;"	d
OTG_HS_ID_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	275;"	d
OTG_HS_ID_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	273;"	d
OTG_HS_ID_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	274;"	d
OTG_HS_ID_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	276;"	d
OTG_HS_VBUS_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	260;"	d
OTG_HS_VBUS_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	258;"	d
OTG_HS_VBUS_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	259;"	d
OTG_HS_VBUS_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	261;"	d
RCC_APB2PERIPH_BUZZER_TIM	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	234;"	d
RIGHT_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	130;"	d
RIGHT_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	127;"	d
RIGHT_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	129;"	d
RIGHT_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	128;"	d
RIGHT_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	126;"	d
RIGHT_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	125;"	d
RIGHT_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	124;"	d
SD_CLK_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	330;"	d
SD_CLK_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	328;"	d
SD_CLK_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	329;"	d
SD_CLK_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	331;"	d
SD_CMD_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	305;"	d
SD_CMD_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	303;"	d
SD_CMD_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	304;"	d
SD_CMD_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	306;"	d
SD_CP_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	295;"	d
SD_CP_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	293;"	d
SD_CP_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	294;"	d
SD_CP_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	296;"	d
SD_D0_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	310;"	d
SD_D0_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	308;"	d
SD_D0_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	309;"	d
SD_D0_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	311;"	d
SD_D1_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	315;"	d
SD_D1_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	313;"	d
SD_D1_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	314;"	d
SD_D1_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	316;"	d
SD_D2_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	320;"	d
SD_D2_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	318;"	d
SD_D2_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	319;"	d
SD_D2_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	321;"	d
SD_D3_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	325;"	d
SD_D3_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	323;"	d
SD_D3_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	324;"	d
SD_D3_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	326;"	d
SD_SDIO_DMA_CHANNEL	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	340;"	d
SD_SDIO_DMA_CHANNEL	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	348;"	d
SD_SDIO_DMA_FLAG_DMEIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	342;"	d
SD_SDIO_DMA_FLAG_DMEIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	350;"	d
SD_SDIO_DMA_FLAG_FEIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	341;"	d
SD_SDIO_DMA_FLAG_FEIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	349;"	d
SD_SDIO_DMA_FLAG_HTIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	344;"	d
SD_SDIO_DMA_FLAG_HTIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	352;"	d
SD_SDIO_DMA_FLAG_TCIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	345;"	d
SD_SDIO_DMA_FLAG_TCIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	353;"	d
SD_SDIO_DMA_FLAG_TEIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	343;"	d
SD_SDIO_DMA_FLAG_TEIF	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	351;"	d
SD_SDIO_DMA_STREAM	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	339;"	d
SD_SDIO_DMA_STREAM	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	347;"	d
SD_SDIO_DMA_STREAM3	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	335;"	d
SD_WP_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	300;"	d
SD_WP_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	298;"	d
SD_WP_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	299;"	d
SD_WP_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	301;"	d
SEL_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	170;"	d
SEL_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	167;"	d
SEL_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	169;"	d
SEL_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	168;"	d
SEL_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	166;"	d
SEL_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	165;"	d
SEL_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	164;"	d
TAMPER_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	109;"	d
TAMPER_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	106;"	d
TAMPER_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	108;"	d
TAMPER_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	107;"	d
TAMPER_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	105;"	d
TAMPER_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	104;"	d
TAMPER_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	103;"	d
TRIMER_CHANNEL	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	285;"	d
TRIMER_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	283;"	d
TRIMER_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	281;"	d
TRIMER_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	282;"	d
TRIMER_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	284;"	d
UP_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	150;"	d
UP_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	147;"	d
UP_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	149;"	d
UP_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	148;"	d
UP_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	146;"	d
UP_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	145;"	d
UP_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	144;"	d
USB_FS_FAULT_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	252;"	d
USB_FS_FAULT_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	250;"	d
USB_FS_FAULT_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	251;"	d
USB_FS_FAULT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	253;"	d
USB_FS_VBUSON_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	247;"	d
USB_FS_VBUSON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	245;"	d
USB_FS_VBUSON_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	246;"	d
USB_FS_VBUSON_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	248;"	d
USB_HS_FAULT_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	270;"	d
USB_HS_FAULT_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	268;"	d
USB_HS_FAULT_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	269;"	d
USB_HS_FAULT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	271;"	d
USB_HS_VBUSON_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	265;"	d
USB_HS_VBUSON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	263;"	d
USB_HS_VBUSON_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	264;"	d
USB_HS_VBUSON_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	266;"	d
USER_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	120;"	d
USER_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	117;"	d
USER_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	119;"	d
USER_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	118;"	d
USER_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	116;"	d
USER_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	115;"	d
USER_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	114;"	d
WAKEUP_BUTTON_EXTI_IRQn	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	98;"	d
WAKEUP_BUTTON_EXTI_LINE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	95;"	d
WAKEUP_BUTTON_EXTI_PIN_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	97;"	d
WAKEUP_BUTTON_EXTI_PORT_SOURCE	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	96;"	d
WAKEUP_BUTTON_GPIO_CLK	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	94;"	d
WAKEUP_BUTTON_GPIO_PORT	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	93;"	d
WAKEUP_BUTTON_PIN	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	92;"	d
__IAR_STM32F407ZG_SK_H	CORTEX_M4F_STM32F4/board/iar_stm32f407zg_sk.h	21;"	d
GUART_Return	CORTEX_M4F_STM32F4/main.c	/^int GUART_Return=0;  \/\/game$/;"	v
SUART_Return	CORTEX_M4F_STM32F4/main.c	/^int SUART_Return=1;  \/\/shell $/;"	v
command_prompt	CORTEX_M4F_STM32F4/main.c	/^void command_prompt(void *pvParameters)$/;"	f
last_command	CORTEX_M4F_STM32F4/main.c	/^int last_command=1;$/;"	v
main	CORTEX_M4F_STM32F4/main.c	/^int main(void)$/;"	f
prvInit	CORTEX_M4F_STM32F4/main.c	/^prvInit()$/;"	f
recv_byte	CORTEX_M4F_STM32F4/main.c	/^char recv_byte()$/;"	f
serial_rx_queue	CORTEX_M4F_STM32F4/main.c	/^volatile xQueueHandle serial_rx_queue = NULL;$/;"	v
serial_tx_wait_sem	CORTEX_M4F_STM32F4/main.c	/^volatile xSemaphoreHandle serial_tx_wait_sem = NULL;$/;"	v
stdin_read	CORTEX_M4F_STM32F4/main.c	/^ssize_t stdin_read(void * buf, size_t count) {$/;"	f
t_queue	CORTEX_M4F_STM32F4/main.c	/^volatile xQueueHandle t_queue = NULL;$/;"	v
xUartTask	CORTEX_M4F_STM32F4/main.c	/^xTaskHandle xUartTask;			\/\/game$/;"	v
xcmdTask	CORTEX_M4F_STM32F4/main.c	/^xTaskHandle xcmdTask;  			\/\/UART$/;"	v
BACKSPACE	CORTEX_M4F_STM32F4/main.h	/^enum KeyName{ESC=27, BACKSPACE=127};$/;"	e	enum:KeyName
ESC	CORTEX_M4F_STM32F4/main.h	/^enum KeyName{ESC=27, BACKSPACE=127};$/;"	e	enum:KeyName
KeyName	CORTEX_M4F_STM32F4/main.h	/^enum KeyName{ESC=27, BACKSPACE=127};$/;"	g
__MAIN_H	CORTEX_M4F_STM32F4/main.h	30;"	d
MKCL	CORTEX_M4F_STM32F4/shell.c	28;"	d	file:
cl	CORTEX_M4F_STM32F4/shell.c	/^cmdlist cl[]={$/;"	v
cmdlist	CORTEX_M4F_STM32F4/shell.c	/^} cmdlist;$/;"	t	typeref:struct:__anon23	file:
desc	CORTEX_M4F_STM32F4/shell.c	/^	const char *desc;$/;"	m	struct:__anon23	file:
do_command	CORTEX_M4F_STM32F4/shell.c	/^cmdfunc *do_command(const char *cmd){$/;"	f
fptr	CORTEX_M4F_STM32F4/shell.c	/^	cmdfunc *fptr;$/;"	m	struct:__anon23	file:
name	CORTEX_M4F_STM32F4/shell.c	/^	const char *name;$/;"	m	struct:__anon23	file:
parse_command	CORTEX_M4F_STM32F4/shell.c	/^int parse_command(char *str, char *argv[]){$/;"	f
run_command	CORTEX_M4F_STM32F4/shell.c	/^void run_command(int n, char *argv[]){$/;"	f
scan_command	CORTEX_M4F_STM32F4/shell.c	/^void scan_command(int n, char *argv[]){$/;"	f
show_command	CORTEX_M4F_STM32F4/shell.c	/^void show_command(int n, char *argv[]){$/;"	f
wifitest_command	CORTEX_M4F_STM32F4/shell.c	/^void wifitest_command(int n, char *argv[]){$/;"	f
SHELL_H	CORTEX_M4F_STM32F4/shell.h	2;"	d
cmdfunc	CORTEX_M4F_STM32F4/shell.h	/^typedef void cmdfunc(int, char *[]);$/;"	t
ADC_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^ADC_IRQHandler  $/;"	l
BusFault_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^BusFault_Handler$/;"	l
CAN1_RX0_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN1_RX0_IRQHandler  $/;"	l
CAN1_RX1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN1_RX1_IRQHandler  $/;"	l
CAN1_SCE_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN1_SCE_IRQHandler  $/;"	l
CAN1_TX_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN1_TX_IRQHandler  $/;"	l
CAN2_RX0_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN2_RX0_IRQHandler  $/;"	l
CAN2_RX1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN2_RX1_IRQHandler  $/;"	l
CAN2_SCE_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN2_SCE_IRQHandler  $/;"	l
CAN2_TX_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CAN2_TX_IRQHandler  $/;"	l
CRYP_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^CRYP_IRQHandler  $/;"	l
DCMI_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DCMI_IRQHandler  $/;"	l
DMA1_Stream0_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream0_IRQHandler  $/;"	l
DMA1_Stream1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream1_IRQHandler  $/;"	l
DMA1_Stream2_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream2_IRQHandler  $/;"	l
DMA1_Stream3_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream3_IRQHandler  $/;"	l
DMA1_Stream4_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream4_IRQHandler  $/;"	l
DMA1_Stream5_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream5_IRQHandler  $/;"	l
DMA1_Stream6_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream6_IRQHandler  $/;"	l
DMA1_Stream7_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA1_Stream7_IRQHandler  $/;"	l
DMA2_Stream0_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream0_IRQHandler  $/;"	l
DMA2_Stream1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream1_IRQHandler  $/;"	l
DMA2_Stream2_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream2_IRQHandler  $/;"	l
DMA2_Stream3_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream3_IRQHandler  $/;"	l
DMA2_Stream4_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream4_IRQHandler  $/;"	l
DMA2_Stream5_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream5_IRQHandler  $/;"	l
DMA2_Stream6_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream6_IRQHandler  $/;"	l
DMA2_Stream7_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DMA2_Stream7_IRQHandler  $/;"	l
DebugMon_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^DebugMon_Handler$/;"	l
ETH_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^ETH_IRQHandler  $/;"	l
ETH_WKUP_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^ETH_WKUP_IRQHandler  $/;"	l
EXTI0_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI0_IRQHandler  $/;"	l
EXTI15_10_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI15_10_IRQHandler  $/;"	l
EXTI1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI1_IRQHandler  $/;"	l
EXTI2_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI2_IRQHandler  $/;"	l
EXTI3_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI3_IRQHandler$/;"	l
EXTI4_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI4_IRQHandler  $/;"	l
EXTI9_5_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^EXTI9_5_IRQHandler  $/;"	l
FLASH_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^FLASH_IRQHandler  $/;"	l
FPU_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^FPU_IRQHandler  $/;"	l
FSMC_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^FSMC_IRQHandler  $/;"	l
HASH_RNG_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^HASH_RNG_IRQHandler  $/;"	l
HardFault_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^HardFault_Handler$/;"	l
I2C1_ER_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^I2C1_ER_IRQHandler  $/;"	l
I2C1_EV_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^I2C1_EV_IRQHandler  $/;"	l
I2C2_ER_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^I2C2_ER_IRQHandler  $/;"	l
I2C2_EV_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^I2C2_EV_IRQHandler  $/;"	l
I2C3_ER_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^I2C3_ER_IRQHandler  $/;"	l
I2C3_EV_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^I2C3_EV_IRQHandler  $/;"	l
MemManage_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^MemManage_Handler$/;"	l
NMI_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^NMI_Handler$/;"	l
OTG_FS_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^OTG_FS_IRQHandler  $/;"	l
OTG_FS_WKUP_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^OTG_FS_WKUP_IRQHandler  $/;"	l
OTG_HS_EP1_IN_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^OTG_HS_EP1_IN_IRQHandler  $/;"	l
OTG_HS_EP1_OUT_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^OTG_HS_EP1_OUT_IRQHandler  $/;"	l
OTG_HS_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^OTG_HS_IRQHandler  $/;"	l
OTG_HS_WKUP_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^OTG_HS_WKUP_IRQHandler  $/;"	l
PVD_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^PVD_IRQHandler  $/;"	l
PendSV_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^PendSV_Handler$/;"	l
RCC_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^RCC_IRQHandler  $/;"	l
RTC_Alarm_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^RTC_Alarm_IRQHandler  $/;"	l
RTC_WKUP_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^RTC_WKUP_IRQHandler  $/;"	l
Reset_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^Reset_Handler$/;"	l
SDIO_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^SDIO_IRQHandler  $/;"	l
SPI1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^SPI1_IRQHandler  $/;"	l
SPI2_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^SPI2_IRQHandler  $/;"	l
SPI3_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^SPI3_IRQHandler  $/;"	l
SVC_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^SVC_Handler$/;"	l
SysTick_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^SysTick_Handler$/;"	l
TAMP_STAMP_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TAMP_STAMP_IRQHandler  $/;"	l
TIM1_BRK_TIM9_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM1_BRK_TIM9_IRQHandler  $/;"	l
TIM1_CC_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM1_CC_IRQHandler  $/;"	l
TIM1_TRG_COM_TIM11_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM1_TRG_COM_TIM11_IRQHandler  $/;"	l
TIM1_UP_TIM10_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM1_UP_TIM10_IRQHandler  $/;"	l
TIM2_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM2_IRQHandler  $/;"	l
TIM3_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM3_IRQHandler  $/;"	l
TIM4_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM4_IRQHandler  $/;"	l
TIM5_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM5_IRQHandler  $/;"	l
TIM6_DAC_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM6_DAC_IRQHandler  $/;"	l
TIM7_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM7_IRQHandler  $/;"	l
TIM8_BRK_TIM12_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM8_BRK_TIM12_IRQHandler  $/;"	l
TIM8_CC_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM8_CC_IRQHandler  $/;"	l
TIM8_TRG_COM_TIM14_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM8_TRG_COM_TIM14_IRQHandler  $/;"	l
TIM8_UP_TIM13_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^TIM8_UP_TIM13_IRQHandler  $/;"	l
UART4_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^UART4_IRQHandler  $/;"	l
UART5_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^UART5_IRQHandler  $/;"	l
USART1_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^USART1_IRQHandler  $/;"	l
USART2_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^USART2_IRQHandler  $/;"	l
USART3_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^USART3_IRQHandler  $/;"	l
USART6_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^USART6_IRQHandler  $/;"	l
UsageFault_Handler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^UsageFault_Handler$/;"	l
WWDG_IRQHandler	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^WWDG_IRQHandler  $/;"	l
__vector_table	CORTEX_M4F_STM32F4/startup/startup_stm32f4xx.s	/^__vector_table$/;"	l
AHBPrescTable	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
PLL_M	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	149;"	d	file:
PLL_N	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	150;"	d	file:
PLL_P	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	153;"	d	file:
PLL_Q	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	156;"	d	file:
SetSysClock	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	/^static void SetSysClock(void)$/;"	f	file:
SystemCoreClock	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	/^  uint32_t SystemCoreClock = 150000000;$/;"	v
SystemCoreClockUpdate	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemInit	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	/^void SystemInit(void)$/;"	f
SystemInit_ExtMemCtl	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	/^void SystemInit_ExtMemCtl(void)$/;"	f
VECT_TAB_OFFSET	CORTEX_M4F_STM32F4/startup/system_stm32f4xx.c	143;"	d	file:
CopyDataInit	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^CopyDataInit:$/;"	l
Default_Handler	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^Default_Handler:$/;"	l
FillZerobss	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^FillZerobss:$/;"	l
Infinite_Loop	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^Infinite_Loop:$/;"	l
LoopCopyDataInit	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^LoopFillZerobss:$/;"	l
Reset_Handler	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^Reset_Handler:  $/;"	l
g_pfnVectors	CORTEX_M4F_STM32F4/startup_stm32f429_439xx.S	/^g_pfnVectors:$/;"	l
HSE_VALUE	CORTEX_M4F_STM32F4/stm32f4xx_conf.h	34;"	d
HSE_VALUE	CORTEX_M4F_STM32F4/stm32f4xx_conf.h	35;"	d
__STM32F4xx_CONF_H	CORTEX_M4F_STM32F4/stm32f4xx_conf.h	30;"	d
assert_param	CORTEX_M4F_STM32F4/stm32f4xx_conf.h	93;"	d
assert_param	CORTEX_M4F_STM32F4/stm32f4xx_conf.h	97;"	d
BusFault_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void BusFault_Handler(void)$/;"	f
DebugMon_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void DebugMon_Handler(void)$/;"	f
HardFault_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void HardFault_Handler(void)$/;"	f
MemManage_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void MemManage_Handler(void)$/;"	f
NMI_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void NMI_Handler(void)$/;"	f
PendSV_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void PendSV_Handler(void)$/;"	f
SVC_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void SVC_Handler(void)$/;"	f
SysTick_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void SysTick_Handler(void)$/;"	f
UsageFault_Handler	CORTEX_M4F_STM32F4/stm32f4xx_it.c	/^void UsageFault_Handler(void)$/;"	f
__STM32F4xx_IT_H	CORTEX_M4F_STM32F4/stm32f4xx_it.h	30;"	d
DrawBackground	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^void DrawBackground(void)$/;"	f
DrawEachTrafficLight	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^static void DrawEachTrafficLight(struct graph_info *graph, int index,$/;"	f	file:
DrawTrafficLight	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^void DrawTrafficLight(int v_state, int h_state)$/;"	f
dline_info	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^static struct graph_info dline_info [] = {$/;"	v	typeref:struct:graph_info	file:
fence_info	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^static struct graph_info fence_info [] = {$/;"	v	typeref:struct:graph_info	file:
traffic_light_color	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^static uint16_t traffic_light_color[TRAFFIC_LIGHT_NUM] = $/;"	v	file:
traffic_light_h_info	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^static struct graph_info traffic_light_h_info[] = {$/;"	v	typeref:struct:graph_info	file:
traffic_light_v_info	CORTEX_M4F_STM32F4/traffic/draw_graph.c	/^static struct graph_info traffic_light_v_info[] = {$/;"	v	typeref:struct:graph_info	file:
CAR_H_LEFT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	CAR_H_LEFT,$/;"	e	enum:__anon316
CAR_H_RIGHT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	CAR_H_RIGHT,$/;"	e	enum:__anon316
CAR_NUM_DIRECTIONS	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	CAR_NUM_DIRECTIONS$/;"	e	enum:__anon316
CAR_V_DOWN	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	CAR_V_DOWN,$/;"	e	enum:__anon316
CAR_V_UP	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	CAR_V_UP,$/;"	e	enum:__anon316
DLINE_H_LEN	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	70;"	d
DLINE_H_X	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	68;"	d
DLINE_H_X_NEXT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	71;"	d
DLINE_H_Y	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	69;"	d
DLINE_H_Y_ROAD	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	66;"	d
DLINE_SPACE	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	55;"	d
DLINE_TOTAL_WIDTH	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	54;"	d
DLINE_V_LEN	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	62;"	d
DLINE_V_X	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	60;"	d
DLINE_V_X_ROAD	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	58;"	d
DLINE_V_Y	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	61;"	d
DLINE_V_Y_NEXT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	63;"	d
DrawBackground_H	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	2;"	d
FENCE_H_HEIGHT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	28;"	d
FENCE_H_WIDTH	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	22;"	d
FENCE_H_X	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	34;"	d
FENCE_H_X_NEXT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	47;"	d
FENCE_H_Y	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	40;"	d
FENCE_H_Y_NEXT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	49;"	d
FENCE_V_HEIGHT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	8;"	d
FENCE_V_WIDTH	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	7;"	d
FENCE_V_X	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	12;"	d
FENCE_V_X_NEXT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	42;"	d
FENCE_V_Y	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	16;"	d
FENCE_V_Y_NEXT	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	44;"	d
LCD_COLOR_DARK_GREEN	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	79;"	d
LCD_COLOR_DARK_RED	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	77;"	d
LCD_COLOR_DARK_YELLOW	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	78;"	d
ROAD_WIDTH	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	4;"	d
TRAFFIC_LIGHT_NUM	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	74;"	d
TRAFFIC_LIGHT_RADIUS	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	75;"	d
color	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^		uint16_t	color;$/;"	m	union:graph_info::__anon318
dir	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^		uint8_t		dir; 	\/* direction for line.	*\/$/;"	m	union:graph_info::__anon318
graph_info	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^struct graph_info {$/;"	s
hd	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	} hd;$/;"	m	struct:graph_info	typeref:union:graph_info::__anon318
height	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^		uint16_t	height; \/* height for rectagle.	*\/$/;"	m	union:graph_info::__anon318
len	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^		uint16_t	len; 	\/* length for line.	*\/$/;"	m	union:graph_info::__anon317
radius	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^		uint16_t	radius;$/;"	m	union:graph_info::__anon317
width	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^		uint16_t	width; 	\/* width for rectagle.	*\/$/;"	m	union:graph_info::__anon317
wl	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	} wl;$/;"	m	struct:graph_info	typeref:union:graph_info::__anon317
x	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	int16_t	x;$/;"	m	struct:graph_info
y	CORTEX_M4F_STM32F4/traffic/include/draw_graph.h	/^	int16_t	y;$/;"	m	struct:graph_info
CAR_FENCE_DISTANCE	CORTEX_M4F_STM32F4/traffic/include/move_car.h	12;"	d
CAR_HEIGHT	CORTEX_M4F_STM32F4/traffic/include/move_car.h	9;"	d
CAR_H_LEFT_Y	CORTEX_M4F_STM32F4/traffic/include/move_car.h	17;"	d
CAR_H_RIGHT_Y	CORTEX_M4F_STM32F4/traffic/include/move_car.h	18;"	d
CAR_IN_RANGE	CORTEX_M4F_STM32F4/traffic/include/move_car.h	20;"	d
CAR_STEP	CORTEX_M4F_STM32F4/traffic/include/move_car.h	10;"	d
CAR_V_DOWN_X	CORTEX_M4F_STM32F4/traffic/include/move_car.h	14;"	d
CAR_V_UP_X	CORTEX_M4F_STM32F4/traffic/include/move_car.h	15;"	d
CAR_WIDTH	CORTEX_M4F_STM32F4/traffic/include/move_car.h	8;"	d
MoveCar_H	CORTEX_M4F_STM32F4/traffic/include/move_car.h	2;"	d
TRAFFIC_COUNT	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	TRAFFIC_COUNT$/;"	e	enum:__anon315
TRAFFIC_GREEN	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	TRAFFIC_GREEN,$/;"	e	enum:__anon315
TRAFFIC_GREEN_TICK	CORTEX_M4F_STM32F4/traffic/include/move_car.h	23;"	d
TRAFFIC_RED	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	TRAFFIC_RED,$/;"	e	enum:__anon315
TRAFFIC_TICK_SLICE	CORTEX_M4F_STM32F4/traffic/include/move_car.h	25;"	d
TRAFFIC_YELLOW	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	TRAFFIC_YELLOW,$/;"	e	enum:__anon315
TRAFFIC_YELLOW_TICK	CORTEX_M4F_STM32F4/traffic/include/move_car.h	24;"	d
car_graph	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	struct graph_info car_graph;$/;"	m	struct:car_info	typeref:struct:car_info::graph_info
car_info	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^struct car_info {$/;"	s
color	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	uint16_t color;$/;"	m	struct:car_info
reserved	CORTEX_M4F_STM32F4/traffic/include/move_car.h	/^	uint16_t reserved;	$/;"	m	struct:car_info
CarGetColor	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static uint16_t CarGetColor(void)$/;"	f	file:
CarsDriveRed	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static int CarsDriveRed(int dir, int v_state, int h_state)$/;"	f	file:
CheckFallInZone	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static int CheckFallInZone(int x, int y)$/;"	f	file:
CheckOppositeDirCars	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static int CheckOppositeDirCars(struct graph_info *g_ptr, int dir, $/;"	f	file:
CheckOppositeDirection	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static int CheckOppositeDirection(int dir, int v_state, int h_state) $/;"	f	file:
MoveCar	CORTEX_M4F_STM32F4/traffic/move_car.c	/^void MoveCar(int traffic_v_state, int traffic_h_state)$/;"	f
ReportError	CORTEX_M4F_STM32F4/traffic/move_car.c	/^void ReportError(char *str)$/;"	f
UpdateXY	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static void UpdateXY(struct car_info *c_ptr, int dir, int distance, $/;"	f	file:
car_h_left_list	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static struct car_info car_h_left_list[] = {$/;"	v	typeref:struct:car_info	file:
car_h_right_list	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static struct car_info car_h_right_list[] = {$/;"	v	typeref:struct:car_info	file:
car_v_down_list	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static struct car_info car_v_down_list[] = {$/;"	v	typeref:struct:car_info	file:
car_v_up_list	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static struct car_info car_v_up_list[] = {$/;"	v	typeref:struct:car_info	file:
cars_all	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static struct car_info *cars_all[CAR_NUM_DIRECTIONS] = {$/;"	v	typeref:struct:car_info	file:
color_array	CORTEX_M4F_STM32F4/traffic/move_car.c	/^static uint16_t color_array[] = {LCD_COLOR_GREY, LCD_COLOR_BLUE, $/;"	v	file:
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
BIN_IMAGE	Makefile	/^BIN_IMAGE = $(PROJECT).bin$/;"	m
CC	Makefile	/^CC = $(CROSS_COMPILE)gcc$/;"	m
CFLAGS	Makefile	/^CFLAGS = -mcpu=$(CPU) -march=armv7e-m -mtune=cortex-m4$/;"	m
CPU	Makefile	/^CPU = cortex-m4$/;"	m
CROSS_COMPILE	Makefile	/^CROSS_COMPILE ?= arm-none-eabi-$/;"	m
EXECUTABLE	Makefile	/^EXECUTABLE = $(PROJECT).elf$/;"	m
HEX_IMAGE	Makefile	/^HEX_IMAGE = $(PROJECT).hex$/;"	m
LD	Makefile	/^LD = $(CROSS_COMPILE)ld$/;"	m
OBJCOPY	Makefile	/^OBJCOPY = $(CROSS_COMPILE)objcopy$/;"	m
OBJDUMP	Makefile	/^OBJDUMP = $(CROSS_COMPILE)objdump$/;"	m
PROJECT	Makefile	/^PROJECT = block$/;"	m
SIZE	Makefile	/^SIZE = $(CROSS_COMPILE)size$/;"	m
STDP	Makefile	/^STDP ?= ..\/STM32F429I-Discovery_FW_V1.0.1$/;"	m
get_library_path	Makefile	/^define get_library_path$/;"	m
History	Utilities/Common/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32 Evaluation Board Common Drivers update History<\/span><\/h2><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; margin-right: 500pt; width: 167px;"><span style="font-size: 10pt; font-family: Arial; color: white;">V5.0.2 \/ 05-March-2012<o:p><\/o:p><\/span><\/h3>$/;"	a
License	Utilities/Common/Release_Notes.html	/^and <\/span><span style="font-size: 10pt; font-family: Verdana;">stm3210e_eval_fsmc_nand.h\/.c.<\/span><\/li><\/ul><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><\/span><h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2>$/;"	a
ASCII12x12_Table	Utilities/Common/fonts.c	/^const uint16_t ASCII12x12_Table [] = {$/;"	v
ASCII16x24_Table	Utilities/Common/fonts.c	/^const uint16_t ASCII16x24_Table [] = {$/;"	v
ASCII8x12_Table	Utilities/Common/fonts.c	/^const uint16_t ASCII8x12_Table [] = {$/;"	v
ASCII8x8_Table	Utilities/Common/fonts.c	/^const uint16_t ASCII8x8_Table [] = {$/;"	v
Font12x12	Utilities/Common/fonts.c	/^sFONT Font12x12 = {$/;"	v
Font16x24	Utilities/Common/fonts.c	/^sFONT Font16x24 = {$/;"	v
Font8x12	Utilities/Common/fonts.c	/^sFONT Font8x12 = {$/;"	v
Font8x8	Utilities/Common/fonts.c	/^sFONT Font8x8 = {$/;"	v
Height	Utilities/Common/fonts.h	/^  uint16_t Height;$/;"	m	struct:_tFont
LINE	Utilities/Common/fonts.h	78;"	d
Width	Utilities/Common/fonts.h	/^  uint16_t Width;$/;"	m	struct:_tFont
__FONTS_H	Utilities/Common/fonts.h	30;"	d
_tFont	Utilities/Common/fonts.h	/^typedef struct _tFont$/;"	s
sFONT	Utilities/Common/fonts.h	/^} sFONT;$/;"	t	typeref:struct:_tFont
table	Utilities/Common/fonts.h	/^  const uint16_t *table;$/;"	m	struct:_tFont
LCD_CacheBuffer	Utilities/Common/lcd_log.c	/^LCD_LOG_line LCD_CacheBuffer [LCD_CACHE_DEPTH]; $/;"	v
LCD_CacheBuffer_xptr	Utilities/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_xptr;$/;"	v
LCD_CacheBuffer_yptr_bottom	Utilities/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_bottom;$/;"	v
LCD_CacheBuffer_yptr_bottom_bak	Utilities/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_bottom_bak;$/;"	v
LCD_CacheBuffer_yptr_invert	Utilities/Common/lcd_log.c	/^FunctionalState LCD_CacheBuffer_yptr_invert;$/;"	v
LCD_CacheBuffer_yptr_top	Utilities/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_top;$/;"	v
LCD_CacheBuffer_yptr_top_bak	Utilities/Common/lcd_log.c	/^uint16_t LCD_CacheBuffer_yptr_top_bak;$/;"	v
LCD_LOG_ClearTextZone	Utilities/Common/lcd_log.c	/^void LCD_LOG_ClearTextZone(void)$/;"	f
LCD_LOG_DeInit	Utilities/Common/lcd_log.c	/^void LCD_LOG_DeInit(void)$/;"	f
LCD_LOG_Init	Utilities/Common/lcd_log.c	/^void LCD_LOG_Init ( void)$/;"	f
LCD_LOG_ScrollBack	Utilities/Common/lcd_log.c	/^ErrorStatus LCD_LOG_ScrollBack (void)$/;"	f
LCD_LOG_ScrollForward	Utilities/Common/lcd_log.c	/^ErrorStatus LCD_LOG_ScrollForward (void)$/;"	f
LCD_LOG_SetFooter	Utilities/Common/lcd_log.c	/^void LCD_LOG_SetFooter(uint8_t *Status)$/;"	f
LCD_LOG_SetHeader	Utilities/Common/lcd_log.c	/^void LCD_LOG_SetHeader (uint8_t *Title)$/;"	f
LCD_LOG_UpdateDisplay	Utilities/Common/lcd_log.c	/^static void LCD_LOG_UpdateDisplay (void)$/;"	f	file:
LCD_LineColor	Utilities/Common/lcd_log.c	/^uint16_t LCD_LineColor;$/;"	v
LCD_Lock	Utilities/Common/lcd_log.c	/^FunctionalState LCD_Lock;$/;"	v
LCD_ScrollActive	Utilities/Common/lcd_log.c	/^FunctionalState LCD_ScrollActive;$/;"	v
LCD_ScrollBackStep	Utilities/Common/lcd_log.c	/^uint16_t LCD_ScrollBackStep;$/;"	v
LCD_Scrolled	Utilities/Common/lcd_log.c	/^FunctionalState LCD_Scrolled;$/;"	v
LCD_CACHE_DEPTH	Utilities/Common/lcd_log.h	72;"	d
LCD_CACHE_DEPTH	Utilities/Common/lcd_log.h	74;"	d
LCD_DbgLog	Utilities/Common/lcd_log.h	106;"	d
LCD_ErrLog	Utilities/Common/lcd_log.h	97;"	d
LCD_LOG_line	Utilities/Common/lcd_log.h	/^}LCD_LOG_line;$/;"	t	typeref:struct:_LCD_LOG_line
LCD_UsrLog	Utilities/Common/lcd_log.h	102;"	d
PUTCHAR_PROTOTYPE	Utilities/Common/lcd_log.h	64;"	d
PUTCHAR_PROTOTYPE	Utilities/Common/lcd_log.h	66;"	d
_LCD_LOG_line	Utilities/Common/lcd_log.h	/^typedef struct _LCD_LOG_line$/;"	s
__LCD_LOG_H__	Utilities/Common/lcd_log.h	30;"	d
color	Utilities/Common/lcd_log.h	/^  uint16_t color;$/;"	m	struct:_LCD_LOG_line
line	Utilities/Common/lcd_log.h	/^  uint8_t  line[XWINDOW_MAX];$/;"	m	struct:_LCD_LOG_line
CACHE_SIZE	Utilities/Common/lcd_log_conf_template.h	66;"	d
LCD_LOG_DEFAULT_COLOR	Utilities/Common/lcd_log_conf_template.h	58;"	d
LCD_SCROLL_ENABLED	Utilities/Common/lcd_log_conf_template.h	55;"	d
XWINDOW_MAX	Utilities/Common/lcd_log_conf_template.h	63;"	d
YWINDOW_MIN	Utilities/Common/lcd_log_conf_template.h	61;"	d
YWINDOW_SIZE	Utilities/Common/lcd_log_conf_template.h	62;"	d
__LCD_LOG_CONF_H__	Utilities/Common/lcd_log_conf_template.h	35;"	d
Black	Utilities/Common/stm32_eval_legacy.h	177;"	d
Blue	Utilities/Common/stm32_eval_legacy.h	179;"	d
Blue2	Utilities/Common/stm32_eval_legacy.h	180;"	d
Button_DOWN	Utilities/Common/stm32_eval_legacy.h	53;"	d
Button_KEY	Utilities/Common/stm32_eval_legacy.h	49;"	d
Button_LEFT	Utilities/Common/stm32_eval_legacy.h	51;"	d
Button_Mode_TypeDef	Utilities/Common/stm32_eval_legacy.h	57;"	d
Button_RIGHT	Utilities/Common/stm32_eval_legacy.h	50;"	d
Button_SEL	Utilities/Common/stm32_eval_legacy.h	54;"	d
Button_TAMPER	Utilities/Common/stm32_eval_legacy.h	48;"	d
Button_UP	Utilities/Common/stm32_eval_legacy.h	52;"	d
Button_WAKEUP	Utilities/Common/stm32_eval_legacy.h	47;"	d
Cyan	Utilities/Common/stm32_eval_legacy.h	184;"	d
Green	Utilities/Common/stm32_eval_legacy.h	183;"	d
Grey	Utilities/Common/stm32_eval_legacy.h	178;"	d
Horizontal	Utilities/Common/stm32_eval_legacy.h	196;"	d
JOY_CENTER	Utilities/Common/stm32_eval_legacy.h	58;"	d
JOY_State_TypeDef	Utilities/Common/stm32_eval_legacy.h	59;"	d
LCD_RSNWR_GPIO_CLK	Utilities/Common/stm32_eval_legacy.h	62;"	d
LCD_SPI_GPIO_CLK	Utilities/Common/stm32_eval_legacy.h	64;"	d
LCD_SPI_GPIO_PORT	Utilities/Common/stm32_eval_legacy.h	63;"	d
Line0	Utilities/Common/stm32_eval_legacy.h	186;"	d
Line1	Utilities/Common/stm32_eval_legacy.h	187;"	d
Line2	Utilities/Common/stm32_eval_legacy.h	188;"	d
Line3	Utilities/Common/stm32_eval_legacy.h	189;"	d
Line4	Utilities/Common/stm32_eval_legacy.h	190;"	d
Line5	Utilities/Common/stm32_eval_legacy.h	191;"	d
Line6	Utilities/Common/stm32_eval_legacy.h	192;"	d
Line7	Utilities/Common/stm32_eval_legacy.h	193;"	d
Line8	Utilities/Common/stm32_eval_legacy.h	194;"	d
Line9	Utilities/Common/stm32_eval_legacy.h	195;"	d
Magenta	Utilities/Common/stm32_eval_legacy.h	182;"	d
Mode_EXTI	Utilities/Common/stm32_eval_legacy.h	56;"	d
Mode_GPIO	Utilities/Common/stm32_eval_legacy.h	55;"	d
R0	Utilities/Common/stm32_eval_legacy.h	65;"	d
R1	Utilities/Common/stm32_eval_legacy.h	66;"	d
R10	Utilities/Common/stm32_eval_legacy.h	75;"	d
R106	Utilities/Common/stm32_eval_legacy.h	142;"	d
R118	Utilities/Common/stm32_eval_legacy.h	143;"	d
R12	Utilities/Common/stm32_eval_legacy.h	76;"	d
R128	Utilities/Common/stm32_eval_legacy.h	144;"	d
R129	Utilities/Common/stm32_eval_legacy.h	145;"	d
R13	Utilities/Common/stm32_eval_legacy.h	77;"	d
R130	Utilities/Common/stm32_eval_legacy.h	146;"	d
R131	Utilities/Common/stm32_eval_legacy.h	147;"	d
R132	Utilities/Common/stm32_eval_legacy.h	148;"	d
R133	Utilities/Common/stm32_eval_legacy.h	149;"	d
R134	Utilities/Common/stm32_eval_legacy.h	150;"	d
R135	Utilities/Common/stm32_eval_legacy.h	151;"	d
R136	Utilities/Common/stm32_eval_legacy.h	152;"	d
R137	Utilities/Common/stm32_eval_legacy.h	153;"	d
R139	Utilities/Common/stm32_eval_legacy.h	154;"	d
R14	Utilities/Common/stm32_eval_legacy.h	78;"	d
R140	Utilities/Common/stm32_eval_legacy.h	155;"	d
R141	Utilities/Common/stm32_eval_legacy.h	156;"	d
R143	Utilities/Common/stm32_eval_legacy.h	157;"	d
R144	Utilities/Common/stm32_eval_legacy.h	158;"	d
R145	Utilities/Common/stm32_eval_legacy.h	159;"	d
R146	Utilities/Common/stm32_eval_legacy.h	160;"	d
R147	Utilities/Common/stm32_eval_legacy.h	161;"	d
R148	Utilities/Common/stm32_eval_legacy.h	162;"	d
R149	Utilities/Common/stm32_eval_legacy.h	163;"	d
R15	Utilities/Common/stm32_eval_legacy.h	79;"	d
R150	Utilities/Common/stm32_eval_legacy.h	164;"	d
R151	Utilities/Common/stm32_eval_legacy.h	165;"	d
R152	Utilities/Common/stm32_eval_legacy.h	166;"	d
R153	Utilities/Common/stm32_eval_legacy.h	167;"	d
R154	Utilities/Common/stm32_eval_legacy.h	168;"	d
R157	Utilities/Common/stm32_eval_legacy.h	169;"	d
R16	Utilities/Common/stm32_eval_legacy.h	80;"	d
R17	Utilities/Common/stm32_eval_legacy.h	81;"	d
R18	Utilities/Common/stm32_eval_legacy.h	82;"	d
R19	Utilities/Common/stm32_eval_legacy.h	83;"	d
R192	Utilities/Common/stm32_eval_legacy.h	170;"	d
R193	Utilities/Common/stm32_eval_legacy.h	171;"	d
R2	Utilities/Common/stm32_eval_legacy.h	67;"	d
R20	Utilities/Common/stm32_eval_legacy.h	84;"	d
R21	Utilities/Common/stm32_eval_legacy.h	85;"	d
R22	Utilities/Common/stm32_eval_legacy.h	86;"	d
R227	Utilities/Common/stm32_eval_legacy.h	172;"	d
R229	Utilities/Common/stm32_eval_legacy.h	173;"	d
R23	Utilities/Common/stm32_eval_legacy.h	87;"	d
R231	Utilities/Common/stm32_eval_legacy.h	174;"	d
R239	Utilities/Common/stm32_eval_legacy.h	175;"	d
R24	Utilities/Common/stm32_eval_legacy.h	88;"	d
R25	Utilities/Common/stm32_eval_legacy.h	89;"	d
R26	Utilities/Common/stm32_eval_legacy.h	90;"	d
R27	Utilities/Common/stm32_eval_legacy.h	91;"	d
R28	Utilities/Common/stm32_eval_legacy.h	92;"	d
R29	Utilities/Common/stm32_eval_legacy.h	93;"	d
R3	Utilities/Common/stm32_eval_legacy.h	68;"	d
R30	Utilities/Common/stm32_eval_legacy.h	94;"	d
R31	Utilities/Common/stm32_eval_legacy.h	95;"	d
R32	Utilities/Common/stm32_eval_legacy.h	96;"	d
R33	Utilities/Common/stm32_eval_legacy.h	97;"	d
R34	Utilities/Common/stm32_eval_legacy.h	98;"	d
R36	Utilities/Common/stm32_eval_legacy.h	99;"	d
R37	Utilities/Common/stm32_eval_legacy.h	100;"	d
R4	Utilities/Common/stm32_eval_legacy.h	69;"	d
R40	Utilities/Common/stm32_eval_legacy.h	101;"	d
R41	Utilities/Common/stm32_eval_legacy.h	102;"	d
R43	Utilities/Common/stm32_eval_legacy.h	103;"	d
R45	Utilities/Common/stm32_eval_legacy.h	104;"	d
R48	Utilities/Common/stm32_eval_legacy.h	105;"	d
R49	Utilities/Common/stm32_eval_legacy.h	106;"	d
R5	Utilities/Common/stm32_eval_legacy.h	70;"	d
R50	Utilities/Common/stm32_eval_legacy.h	107;"	d
R51	Utilities/Common/stm32_eval_legacy.h	108;"	d
R52	Utilities/Common/stm32_eval_legacy.h	109;"	d
R53	Utilities/Common/stm32_eval_legacy.h	110;"	d
R54	Utilities/Common/stm32_eval_legacy.h	111;"	d
R55	Utilities/Common/stm32_eval_legacy.h	112;"	d
R56	Utilities/Common/stm32_eval_legacy.h	113;"	d
R57	Utilities/Common/stm32_eval_legacy.h	114;"	d
R59	Utilities/Common/stm32_eval_legacy.h	115;"	d
R6	Utilities/Common/stm32_eval_legacy.h	71;"	d
R60	Utilities/Common/stm32_eval_legacy.h	116;"	d
R61	Utilities/Common/stm32_eval_legacy.h	117;"	d
R62	Utilities/Common/stm32_eval_legacy.h	118;"	d
R63	Utilities/Common/stm32_eval_legacy.h	119;"	d
R64	Utilities/Common/stm32_eval_legacy.h	120;"	d
R65	Utilities/Common/stm32_eval_legacy.h	121;"	d
R66	Utilities/Common/stm32_eval_legacy.h	122;"	d
R67	Utilities/Common/stm32_eval_legacy.h	123;"	d
R68	Utilities/Common/stm32_eval_legacy.h	124;"	d
R69	Utilities/Common/stm32_eval_legacy.h	125;"	d
R7	Utilities/Common/stm32_eval_legacy.h	72;"	d
R70	Utilities/Common/stm32_eval_legacy.h	126;"	d
R71	Utilities/Common/stm32_eval_legacy.h	127;"	d
R72	Utilities/Common/stm32_eval_legacy.h	128;"	d
R73	Utilities/Common/stm32_eval_legacy.h	129;"	d
R74	Utilities/Common/stm32_eval_legacy.h	130;"	d
R75	Utilities/Common/stm32_eval_legacy.h	131;"	d
R76	Utilities/Common/stm32_eval_legacy.h	132;"	d
R77	Utilities/Common/stm32_eval_legacy.h	133;"	d
R78	Utilities/Common/stm32_eval_legacy.h	134;"	d
R79	Utilities/Common/stm32_eval_legacy.h	135;"	d
R8	Utilities/Common/stm32_eval_legacy.h	73;"	d
R80	Utilities/Common/stm32_eval_legacy.h	136;"	d
R81	Utilities/Common/stm32_eval_legacy.h	137;"	d
R82	Utilities/Common/stm32_eval_legacy.h	138;"	d
R83	Utilities/Common/stm32_eval_legacy.h	139;"	d
R9	Utilities/Common/stm32_eval_legacy.h	74;"	d
R96	Utilities/Common/stm32_eval_legacy.h	140;"	d
R97	Utilities/Common/stm32_eval_legacy.h	141;"	d
Red	Utilities/Common/stm32_eval_legacy.h	181;"	d
STM3220F_LCD_Init	Utilities/Common/stm32_eval_legacy.h	44;"	d
USE_STM322xG_EVAL	Utilities/Common/stm32_eval_legacy.h	42;"	d
Vertical	Utilities/Common/stm32_eval_legacy.h	197;"	d
White	Utilities/Common/stm32_eval_legacy.h	176;"	d
Yellow	Utilities/Common/stm32_eval_legacy.h	185;"	d
__STM32_EVAL_LEGACY_H	Utilities/Common/stm32_eval_legacy.h	30;"	d
History	Utilities/STM32F429I-Discovery/Release_Notes.html	/^            <h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32F429 Discovery Board Drivers&nbsp;update History<\/span><\/h2><div style="margin-left: 40px;"><span style="font-size: 10pt; font-family: Verdana;">For more information on the STM32F429 Discovery board&nbsp;visit <a href="http:\/\/www.st.com\/stm32f4-discovery" target="_blank">www.st.com\/stm32f4-discovery<\/a>.<\/span><\/div><h3 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial; margin-right: 500pt; width: 186px;"><span style="font-size: 10pt; font-family: Arial; color: white;">V1.0.1 \/ 28-October-2013<\/span><\/h3>$/;"	a
License	Utilities/STM32F429I-Discovery/Release_Notes.html	/^Changes<\/span><\/span><\/b><\/div><ul style="margin-top: 0cm;" type="square"><li class="MsoNormal"><span style="font-size: 10pt; font-family: Verdana;">First official version of the<span style="font-weight: bold; font-style: italic;"> STM32F429 Discovery Board&nbsp;Drivers<\/span><\/span><\/li><\/ul><span style="font-size: 10pt; font-family: Verdana;"><span style="font-weight: bold; font-style: italic;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><span style="font-style: italic; font-weight: bold;"><\/span><\/span><span style="font-size: 10pt; font-family: Verdana;"><\/span><h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2><p class="MsoNormal"><span style="font-family: 'Verdana','sans-serif'; color: black; font-size: 10pt;">Licensed $/;"	a
BUTTON_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint32_t BUTTON_CLK[BUTTONn] = {USER_BUTTON_GPIO_CLK};$/;"	v
BUTTON_EXTI_LINE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint16_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};$/;"	v
BUTTON_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint8_t BUTTON_IRQn[BUTTONn] = {USER_BUTTON_EXTI_IRQn};$/;"	v
BUTTON_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint16_t BUTTON_PIN[BUTTONn] = {USER_BUTTON_PIN}; $/;"	v
BUTTON_PIN_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint8_t BUTTON_PIN_SOURCE[BUTTONn] = {USER_BUTTON_EXTI_PIN_SOURCE}; $/;"	v
BUTTON_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^GPIO_TypeDef* BUTTON_PORT[BUTTONn] = {USER_BUTTON_GPIO_PORT}; $/;"	v
BUTTON_PORT_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint8_t BUTTON_PORT_SOURCE[BUTTONn] = {USER_BUTTON_EXTI_PORT_SOURCE};$/;"	v
GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint32_t GPIO_CLK[LEDn] = {LED3_GPIO_CLK, LED4_GPIO_CLK};$/;"	v
GPIO_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^const uint16_t GPIO_PIN[LEDn] = {LED3_PIN, LED4_PIN};$/;"	v
GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^GPIO_TypeDef* GPIO_PORT[LEDn] = {LED3_GPIO_PORT, LED4_GPIO_PORT};$/;"	v
NVIC_InitStructure	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^NVIC_InitTypeDef   NVIC_InitStructure;$/;"	v
STM_EVAL_LEDInit	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void STM_EVAL_LEDInit(Led_TypeDef Led)$/;"	f
STM_EVAL_LEDOff	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void STM_EVAL_LEDOff(Led_TypeDef Led)$/;"	f
STM_EVAL_LEDOn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void STM_EVAL_LEDOn(Led_TypeDef Led)$/;"	f
STM_EVAL_LEDToggle	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void STM_EVAL_LEDToggle(Led_TypeDef Led)$/;"	f
STM_EVAL_PBGetState	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^uint32_t STM_EVAL_PBGetState(Button_TypeDef Button)$/;"	f
STM_EVAL_PBInit	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void STM_EVAL_PBInit(Button_TypeDef Button, ButtonMode_TypeDef Button_Mode)$/;"	f
sEEDMA_InitStructure	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^DMA_InitTypeDef    sEEDMA_InitStructure; $/;"	v
sEE_LowLevel_DMAConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void sEE_LowLevel_DMAConfig(uint32_t pBuffer, uint32_t BufferSize, uint32_t Direction)$/;"	f
sEE_LowLevel_DeInit	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void sEE_LowLevel_DeInit(void)$/;"	f
sEE_LowLevel_Init	Utilities/STM32F429I-Discovery/stm32f429i_discovery.c	/^void sEE_LowLevel_Init(void)$/;"	f
BUTTON_MODE_EXTI	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^  BUTTON_MODE_EXTI = 1$/;"	e	enum:__anon10
BUTTON_MODE_GPIO	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^  BUTTON_MODE_GPIO = 0,$/;"	e	enum:__anon10
BUTTON_USER	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^  BUTTON_USER = 0,$/;"	e	enum:__anon9
BUTTONn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	110;"	d
ButtonMode_TypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^} ButtonMode_TypeDef;     $/;"	t	typeref:enum:__anon10
Button_TypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^} Button_TypeDef;$/;"	t	typeref:enum:__anon9
I2C_SPEED	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	177;"	d
LED3	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^  LED3 = 0,$/;"	e	enum:__anon8
LED3_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	98;"	d
LED3_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	97;"	d
LED3_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	96;"	d
LED4	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^  LED4 = 1$/;"	e	enum:__anon8
LED4_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	102;"	d
LED4_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	101;"	d
LED4_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	100;"	d
LEDn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	94;"	d
Led_TypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	/^} Led_TypeDef;$/;"	t	typeref:enum:__anon8
USER_BUTTON_EXTI_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	121;"	d
USER_BUTTON_EXTI_LINE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	118;"	d
USER_BUTTON_EXTI_PIN_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	120;"	d
USER_BUTTON_EXTI_PORT_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	119;"	d
USER_BUTTON_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	117;"	d
USER_BUTTON_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	116;"	d
USER_BUTTON_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	115;"	d
USE_STM32F429I_DISCO	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	87;"	d
__STM32F429I_DISCOVERY_H	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	31;"	d
sEE_DIRECTION_RX	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	173;"	d
sEE_DIRECTION_TX	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	172;"	d
sEE_I2C	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	132;"	d
sEE_I2C_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	133;"	d
sEE_I2C_DMA	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	146;"	d
sEE_I2C_DMA_CHANNEL	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	147;"	d
sEE_I2C_DMA_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	150;"	d
sEE_I2C_DMA_PREPRIO	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	158;"	d
sEE_I2C_DMA_RX_IRQHandler	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	157;"	d
sEE_I2C_DMA_RX_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	155;"	d
sEE_I2C_DMA_STREAM_RX	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	149;"	d
sEE_I2C_DMA_STREAM_TX	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	148;"	d
sEE_I2C_DMA_SUBPRIO	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	159;"	d
sEE_I2C_DMA_TX_IRQHandler	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	156;"	d
sEE_I2C_DMA_TX_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	154;"	d
sEE_I2C_DR_Address	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	151;"	d
sEE_I2C_SCL_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	138;"	d
sEE_I2C_SCL_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	136;"	d
sEE_I2C_SCL_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	135;"	d
sEE_I2C_SCL_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	134;"	d
sEE_I2C_SCL_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	137;"	d
sEE_I2C_SDA_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	143;"	d
sEE_I2C_SDA_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	141;"	d
sEE_I2C_SDA_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	140;"	d
sEE_I2C_SDA_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	139;"	d
sEE_I2C_SDA_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	142;"	d
sEE_M24C64_32	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	144;"	d
sEE_RX_DMA_FLAG_DMEIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	167;"	d
sEE_RX_DMA_FLAG_FEIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	166;"	d
sEE_RX_DMA_FLAG_HTIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	169;"	d
sEE_RX_DMA_FLAG_TCIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	170;"	d
sEE_RX_DMA_FLAG_TEIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	168;"	d
sEE_TX_DMA_FLAG_DMEIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	162;"	d
sEE_TX_DMA_FLAG_FEIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	161;"	d
sEE_TX_DMA_FLAG_HTIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	164;"	d
sEE_TX_DMA_FLAG_TCIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	165;"	d
sEE_TX_DMA_FLAG_TEIF	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	163;"	d
sEE_USE_DMA	Utilities/STM32F429I-Discovery/stm32f429i_discovery.h	152;"	d
sEEAddress	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^__IO uint16_t  sEEAddress = 0;   $/;"	v
sEEDataNum	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^__IO uint8_t   sEEDataNum;$/;"	v
sEEDataReadPointer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^__IO uint16_t* sEEDataReadPointer;   $/;"	v
sEEDataWritePointer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^__IO uint8_t*  sEEDataWritePointer;  $/;"	v
sEETimeout	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^__IO uint32_t  sEETimeout = sEE_LONG_TIMEOUT;   $/;"	v
sEE_DeInit	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^void sEE_DeInit(void)$/;"	f
sEE_I2C_DMA_RX_IRQHandler	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^void sEE_I2C_DMA_RX_IRQHandler(void)$/;"	f
sEE_I2C_DMA_TX_IRQHandler	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^void sEE_I2C_DMA_TX_IRQHandler(void)$/;"	f
sEE_Init	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^void sEE_Init(void)$/;"	f
sEE_ReadBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^uint32_t sEE_ReadBuffer(uint8_t* pBuffer, uint16_t ReadAddr, uint16_t* NumByteToRead)$/;"	f
sEE_TIMEOUT_UserCallback	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^uint32_t sEE_TIMEOUT_UserCallback(void)$/;"	f
sEE_WaitEepromStandbyState	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^uint32_t sEE_WaitEepromStandbyState(void)      $/;"	f
sEE_WriteBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^void sEE_WriteBuffer(uint8_t* pBuffer, uint16_t WriteAddr, uint16_t NumByteToWrite)$/;"	f
sEE_WritePage	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.c	/^uint32_t sEE_WritePage(uint8_t* pBuffer, uint16_t WriteAddr, uint8_t* NumByteToWrite)$/;"	f
__STM32F429I_DISCOVERY_I2C_EE_H	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	31;"	d
sEE_FAIL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	91;"	d
sEE_FLAG_TIMEOUT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	84;"	d
sEE_HW_ADDRESS	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	76;"	d
sEE_LONG_TIMEOUT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	85;"	d
sEE_MAX_TRIALS_NUMBER	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	88;"	d
sEE_OK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	90;"	d
sEE_PAGESIZE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_i2c_ee.h	77;"	d
I2C_DMA_ReadDataBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint16_t I2C_DMA_ReadDataBuffer(uint32_t RegisterAddr)$/;"	f
I2C_DMA_ReadDeviceRegister	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t I2C_DMA_ReadDeviceRegister(uint8_t RegisterAddr)$/;"	f
I2C_DMA_WriteDeviceRegister	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t I2C_DMA_WriteDeviceRegister(uint8_t RegisterAddr, uint8_t RegisterValue)$/;"	f
I2C_ReadDataBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint16_t I2C_ReadDataBuffer(uint32_t RegisterAddr)$/;"	f
I2C_ReadDeviceRegister	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t I2C_ReadDeviceRegister(uint8_t RegisterAddr)$/;"	f
I2C_WriteDeviceRegister	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t I2C_WriteDeviceRegister(uint8_t RegisterAddr, uint8_t RegisterValue)$/;"	f
IOE_ClearGITPending	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_ClearGITPending(uint8_t Global_IT)$/;"	f
IOE_Config	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_Config(void)$/;"	f
IOE_DMA_Config	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static void IOE_DMA_Config(IOE_DMADirection_TypeDef Direction, uint8_t* buffer)$/;"	f	file:
IOE_FnctCmd	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_FnctCmd(uint8_t Fct, FunctionalState NewState)$/;"	f
IOE_GITCmd	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_GITCmd(FunctionalState NewState)$/;"	f
IOE_GITConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_GITConfig(uint8_t Global_IT, FunctionalState NewState)$/;"	f
IOE_GPIO_Config	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static void IOE_GPIO_Config(void)$/;"	f	file:
IOE_GetGITStatus	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^FlagStatus IOE_GetGITStatus(uint8_t Global_IT)$/;"	f
IOE_I2C_Config	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static void IOE_I2C_Config(void)$/;"	f	file:
IOE_IOAFConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_IOAFConfig(uint8_t IO_Pin, FunctionalState NewState)$/;"	f
IOE_IsOperational	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_IsOperational(void)$/;"	f
IOE_ReadID	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint16_t IOE_ReadID(void)$/;"	f
IOE_Reset	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_Reset(void)$/;"	f
IOE_TPITConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_TPITConfig(void)$/;"	f
IOE_TP_Config	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_TP_Config(void)$/;"	f
IOE_TP_GetState	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^TP_STATE* IOE_TP_GetState(void)$/;"	f
IOE_TP_Read_X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static uint16_t IOE_TP_Read_X(void)$/;"	f	file:
IOE_TP_Read_Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static uint16_t IOE_TP_Read_Y(void)$/;"	f	file:
IOE_TP_Read_Z	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static uint16_t IOE_TP_Read_Z(void)$/;"	f	file:
IOE_TimeOut	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint32_t IOE_TimeOut = TIMEOUT_MAX; \/* Value of Timeout when I2C communication fails *\/$/;"	v
IOE_TimeoutUserCallback	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^uint8_t IOE_TimeoutUserCallback(void)$/;"	f
TIMEOUT_MAX	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	73;"	d	file:
TP_State	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^TP_STATE TP_State;              \/* The global structure holding the TS state *\/$/;"	v
delay	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.c	/^static void delay(__IO uint32_t nCount)$/;"	f	file:
ALL_IT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	363;"	d
BitReset	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  BitReset = 0,$/;"	e	enum:__anon5
BitSet	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  BitSet = 1$/;"	e	enum:__anon5
Direction_IN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	341;"	d
Direction_OUT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	342;"	d
EDGE_FALLING	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	370;"	d
EDGE_RISING	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	371;"	d
IO1_IN_ALL_PINS	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	197;"	d
IO1_OUT_ALL_PINS	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	199;"	d
IO2_IN_ALL_PINS	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	198;"	d
IO2_OUT_ALL_PINS	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	200;"	d
IOE_ADC_FCT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	215;"	d
IOE_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	205;"	d
IOE_BitValue_TypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^}IOE_BitValue_TypeDef;$/;"	t	typeref:enum:__anon5
IOE_DMADirection_TypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^}IOE_DMADirection_TypeDef;$/;"	t	typeref:enum:__anon6
IOE_DMA_CHANNEL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	165;"	d
IOE_DMA_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	164;"	d
IOE_DMA_RX	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  IOE_DMA_RX = 1$/;"	e	enum:__anon6
IOE_DMA_RX_STREAM	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	176;"	d
IOE_DMA_RX_TCFLAG	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	180;"	d
IOE_DMA_TX	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  IOE_DMA_TX = 0,$/;"	e	enum:__anon6
IOE_DMA_TX_STREAM	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	168;"	d
IOE_DMA_TX_TCFLAG	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	172;"	d
IOE_FAILURE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  IOE_FAILURE, $/;"	e	enum:__anon4
IOE_GIT_ADC	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	228;"	d
IOE_GIT_EN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	376;"	d
IOE_GIT_FE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	229;"	d
IOE_GIT_FF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	230;"	d
IOE_GIT_FOV	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	231;"	d
IOE_GIT_FTH	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	232;"	d
IOE_GIT_GPIO	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	227;"	d
IOE_GIT_TOUCH	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	233;"	d
IOE_I2C	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	147;"	d
IOE_I2C_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	148;"	d
IOE_I2C_DR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	159;"	d
IOE_I2C_SCL_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	153;"	d
IOE_I2C_SCL_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	151;"	d
IOE_I2C_SCL_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	150;"	d
IOE_I2C_SCL_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	149;"	d
IOE_I2C_SCL_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	152;"	d
IOE_I2C_SDA_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	158;"	d
IOE_I2C_SDA_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	156;"	d
IOE_I2C_SDA_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	155;"	d
IOE_I2C_SDA_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	154;"	d
IOE_I2C_SDA_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	157;"	d
IOE_INMEMS_IT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	365;"	d
IOE_IO_FCT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	217;"	d
IOE_ITSRC_TP	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	222;"	d
IOE_IT_EXTI_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	192;"	d
IOE_IT_EXTI_LINE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	191;"	d
IOE_IT_EXTI_PIN_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	190;"	d
IOE_IT_EXTI_PORT_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	189;"	d
IOE_IT_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	188;"	d
IOE_IT_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	187;"	d
IOE_IT_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	186;"	d
IOE_NOT_OPERATIONAL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  IOE_NOT_OPERATIONAL, $/;"	e	enum:__anon4
IOE_OK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  IOE_OK = 0,$/;"	e	enum:__anon4
IOE_REG_ADC_CAPT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	280;"	d
IOE_REG_ADC_CTRL1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	278;"	d
IOE_REG_ADC_CTRL2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	279;"	d
IOE_REG_ADC_DATA_CH0	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	281;"	d
IOE_REG_ADC_DATA_CH1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	282;"	d
IOE_REG_ADC_DATA_CH2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	283;"	d
IOE_REG_ADC_DATA_CH3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	284;"	d
IOE_REG_ADC_DATA_CH4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	285;"	d
IOE_REG_ADC_DATA_CH5	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	286;"	d
IOE_REG_ADC_DATA_CH6	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	287;"	d
IOE_REG_ADC_DATA_CH7	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	288;"	d
IOE_REG_ADC_INT_EN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	276;"	d
IOE_REG_ADC_INT_STA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	277;"	d
IOE_REG_CHP_ID	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	242;"	d
IOE_REG_FIFO_SIZE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	301;"	d
IOE_REG_FIFO_STA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	300;"	d
IOE_REG_FIFO_TH	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	299;"	d
IOE_REG_GPIO_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	271;"	d
IOE_REG_GPIO_CLR_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	265;"	d
IOE_REG_GPIO_DIR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	267;"	d
IOE_REG_GPIO_ED	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	268;"	d
IOE_REG_GPIO_FE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	270;"	d
IOE_REG_GPIO_INT_EN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	258;"	d
IOE_REG_GPIO_INT_STA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	259;"	d
IOE_REG_GPIO_MP_STA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	266;"	d
IOE_REG_GPIO_RE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	269;"	d
IOE_REG_GPIO_SET_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	264;"	d
IOE_REG_ID_VER	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	243;"	d
IOE_REG_INT_CTRL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	255;"	d
IOE_REG_INT_EN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	256;"	d
IOE_REG_INT_STA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	257;"	d
IOE_REG_SPI_CFG	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	250;"	d
IOE_REG_SYS_CTRL1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	248;"	d
IOE_REG_SYS_CTRL2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	249;"	d
IOE_REG_TP_CFG	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	294;"	d
IOE_REG_TP_CTRL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	293;"	d
IOE_REG_TP_DATA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	307;"	d
IOE_REG_TP_DATA_X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	302;"	d
IOE_REG_TP_DATA_XYZ	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	305;"	d
IOE_REG_TP_DATA_Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	303;"	d
IOE_REG_TP_DATA_Z	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	304;"	d
IOE_REG_TP_FRACT_XYZ	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	306;"	d
IOE_REG_TP_I_DRIVE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	308;"	d
IOE_REG_TP_SHIELD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	309;"	d
IOE_REG_WDM_BL_X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	297;"	d
IOE_REG_WDM_BL_Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	298;"	d
IOE_REG_WDM_TR_X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	295;"	d
IOE_REG_WDM_TR_Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	296;"	d
IOE_Status_TypDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^}IOE_Status_TypDef;$/;"	t	typeref:enum:__anon4
IOE_TIMEOUT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  IOE_TIMEOUT,$/;"	e	enum:__anon4
IOE_TP_FCT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	216;"	d
IOE_TP_IT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	364;"	d
IO_IT_0	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	355;"	d
IO_IT_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	356;"	d
IO_IT_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	357;"	d
IO_IT_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	358;"	d
IO_IT_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	359;"	d
IO_IT_5	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	360;"	d
IO_IT_6	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	361;"	d
IO_IT_7	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	362;"	d
IO_Pin_0	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	328;"	d
IO_Pin_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	329;"	d
IO_Pin_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	330;"	d
IO_Pin_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	331;"	d
IO_Pin_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	332;"	d
IO_Pin_5	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	333;"	d
IO_Pin_6	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	334;"	d
IO_Pin_7	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	335;"	d
IO_Pin_ALL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	336;"	d
PARAM_ERROR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  PARAM_ERROR,$/;"	e	enum:__anon4
Polarity_High	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	348;"	d
Polarity_Low	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	347;"	d
STMPE811_ID	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	206;"	d
TOUCH_IO_ALL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	323;"	d
TOUCH_XD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	320;"	d
TOUCH_XU	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	322;"	d
TOUCH_YD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	319;"	d
TOUCH_YU	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	321;"	d
TP_STATE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^}TP_STATE; $/;"	t	typeref:struct:__anon3
TouchDetected	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  uint16_t TouchDetected;$/;"	m	struct:__anon3
Type_Edge	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	350;"	d
Type_Level	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	349;"	d
X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  uint16_t X;$/;"	m	struct:__anon3
Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  uint16_t Y;$/;"	m	struct:__anon3
Z	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	/^  uint16_t Z;$/;"	m	struct:__anon3
__STM32F429I_DISCOVERY_IOE_H	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	31;"	d
_delay_	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	135;"	d
_delay_	Utilities/STM32F429I-Discovery/stm32f429i_discovery_ioe.h	138;"	d
L3GD20Timeout	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^__IO uint32_t  L3GD20Timeout = L3GD20_FLAG_TIMEOUT;  $/;"	v
L3GD20_FilterCmd	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_FilterCmd(uint8_t HighPassFilterState)$/;"	f
L3GD20_FilterConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_FilterConfig(L3GD20_FilterConfigTypeDef *L3GD20_FilterStruct) $/;"	f
L3GD20_GetDataStatus	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^uint8_t L3GD20_GetDataStatus(void)$/;"	f
L3GD20_INT1InterruptCmd	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_INT1InterruptCmd(uint8_t InterruptState)$/;"	f
L3GD20_INT1InterruptConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_INT1InterruptConfig(L3GD20_InterruptConfigTypeDef *L3GD20_IntConfigStruct)$/;"	f
L3GD20_INT2InterruptCmd	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_INT2InterruptCmd(uint8_t InterruptState)$/;"	f
L3GD20_Init	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_Init(L3GD20_InitTypeDef *L3GD20_InitStruct)$/;"	f
L3GD20_LowLevel_Init	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^static void L3GD20_LowLevel_Init(void)$/;"	f	file:
L3GD20_Read	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)$/;"	f
L3GD20_RebootCmd	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_RebootCmd(void)$/;"	f
L3GD20_SendByte	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^static uint8_t L3GD20_SendByte(uint8_t byte)$/;"	f	file:
L3GD20_TIMEOUT_UserCallback	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^uint32_t L3GD20_TIMEOUT_UserCallback(void)$/;"	f
L3GD20_Write	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.c	/^void L3GD20_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)$/;"	f
Axes_Enable	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Axes_Enable;                        \/* Axes enable *\/$/;"	m	struct:__anon11
Band_Width	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Band_Width;                         \/* Bandwidth selection *\/$/;"	m	struct:__anon11
BlockData_Update	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t BlockData_Update;                   \/* Block Data Update *\/$/;"	m	struct:__anon11
DUMMY_BYTE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	108;"	d
Endianness	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Endianness;                         \/* Endian Data selection *\/$/;"	m	struct:__anon11
Full_Scale	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Full_Scale;                         \/* Full Scale selection *\/$/;"	m	struct:__anon11
HighPassFilter_CutOff_Frequency	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t HighPassFilter_CutOff_Frequency;    \/* High pass filter cut-off frequency *\/$/;"	m	struct:__anon12
HighPassFilter_Mode_Selection	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t HighPassFilter_Mode_Selection;      \/* Internal filter mode *\/$/;"	m	struct:__anon12
I_AM_L3GD20	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	203;"	d
Interrupt_ActiveEdge	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Interrupt_ActiveEdge;               \/*  Interrupt Active edge *\/$/;"	m	struct:__anon13
Interrupt_Axes	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Interrupt_Axes;                     \/* X, Y, Z Axes Interrupts *\/ $/;"	m	struct:__anon13
L3GD20_AXES_DISABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	232;"	d
L3GD20_AXES_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	231;"	d
L3GD20_BANDWIDTH_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	240;"	d
L3GD20_BANDWIDTH_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	241;"	d
L3GD20_BANDWIDTH_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	242;"	d
L3GD20_BANDWIDTH_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	243;"	d
L3GD20_BLE_LSB	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	270;"	d
L3GD20_BLE_MSB	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	271;"	d
L3GD20_BOOT_NORMALMODE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	315;"	d
L3GD20_BOOT_REBOOTMEMORY	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	316;"	d
L3GD20_BlockDataUpdate_Continous	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	261;"	d
L3GD20_BlockDataUpdate_Single	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	262;"	d
L3GD20_CS_HIGH	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	354;"	d
L3GD20_CS_LOW	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	353;"	d
L3GD20_CTRL_REG1_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	172;"	d
L3GD20_CTRL_REG2_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	173;"	d
L3GD20_CTRL_REG3_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	174;"	d
L3GD20_CTRL_REG4_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	175;"	d
L3GD20_CTRL_REG5_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	176;"	d
L3GD20_FIFO_CTRL_REG_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	186;"	d
L3GD20_FIFO_SRC_REG_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	187;"	d
L3GD20_FLAG_TIMEOUT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	122;"	d
L3GD20_FULLSCALE_2000	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	253;"	d
L3GD20_FULLSCALE_250	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	251;"	d
L3GD20_FULLSCALE_500	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	252;"	d
L3GD20_FilterConfigTypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^}L3GD20_FilterConfigTypeDef;$/;"	t	typeref:struct:__anon12
L3GD20_HIGHPASSFILTER_DISABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	279;"	d
L3GD20_HIGHPASSFILTER_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	280;"	d
L3GD20_HPFCF_0	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	335;"	d
L3GD20_HPFCF_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	336;"	d
L3GD20_HPFCF_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	337;"	d
L3GD20_HPFCF_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	338;"	d
L3GD20_HPFCF_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	339;"	d
L3GD20_HPFCF_5	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	340;"	d
L3GD20_HPFCF_6	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	341;"	d
L3GD20_HPFCF_7	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	342;"	d
L3GD20_HPFCF_8	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	343;"	d
L3GD20_HPFCF_9	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	344;"	d
L3GD20_HPM_AUTORESET_INT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	327;"	d
L3GD20_HPM_NORMAL_MODE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	326;"	d
L3GD20_HPM_NORMAL_MODE_RES	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	324;"	d
L3GD20_HPM_REF_SIGNAL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	325;"	d
L3GD20_INT1INTERRUPT_DISABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	288;"	d
L3GD20_INT1INTERRUPT_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	289;"	d
L3GD20_INT1INTERRUPT_HIGH_EDGE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	307;"	d
L3GD20_INT1INTERRUPT_LOW_EDGE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	306;"	d
L3GD20_INT1_CFG_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	189;"	d
L3GD20_INT1_DURATION_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	197;"	d
L3GD20_INT1_SRC_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	190;"	d
L3GD20_INT1_TSH_XH_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	191;"	d
L3GD20_INT1_TSH_XL_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	192;"	d
L3GD20_INT1_TSH_YH_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	193;"	d
L3GD20_INT1_TSH_YL_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	194;"	d
L3GD20_INT1_TSH_ZH_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	195;"	d
L3GD20_INT1_TSH_ZL_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	196;"	d
L3GD20_INT2INTERRUPT_DISABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	297;"	d
L3GD20_INT2INTERRUPT_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	298;"	d
L3GD20_InitTypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^}L3GD20_InitTypeDef;$/;"	t	typeref:struct:__anon11
L3GD20_InterruptConfigTypeDef	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^}L3GD20_InterruptConfigTypeDef;  $/;"	t	typeref:struct:__anon13
L3GD20_MODE_ACTIVE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	209;"	d
L3GD20_MODE_POWERDOWN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	208;"	d
L3GD20_OUTPUT_DATARATE_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	217;"	d
L3GD20_OUTPUT_DATARATE_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	218;"	d
L3GD20_OUTPUT_DATARATE_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	219;"	d
L3GD20_OUTPUT_DATARATE_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	220;"	d
L3GD20_OUT_TEMP_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	178;"	d
L3GD20_OUT_X_H_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	181;"	d
L3GD20_OUT_X_L_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	180;"	d
L3GD20_OUT_Y_H_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	183;"	d
L3GD20_OUT_Y_L_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	182;"	d
L3GD20_OUT_Z_H_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	185;"	d
L3GD20_OUT_Z_L_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	184;"	d
L3GD20_REFERENCE_REG_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	177;"	d
L3GD20_SPI	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	127;"	d
L3GD20_SPI_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	128;"	d
L3GD20_SPI_CS_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	150;"	d
L3GD20_SPI_CS_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	149;"	d
L3GD20_SPI_CS_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	148;"	d
L3GD20_SPI_INT1_EXTI_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	158;"	d
L3GD20_SPI_INT1_EXTI_LINE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	155;"	d
L3GD20_SPI_INT1_EXTI_PIN_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	157;"	d
L3GD20_SPI_INT1_EXTI_PORT_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	156;"	d
L3GD20_SPI_INT1_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	154;"	d
L3GD20_SPI_INT1_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	153;"	d
L3GD20_SPI_INT1_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	152;"	d
L3GD20_SPI_INT2_EXTI_IRQn	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	166;"	d
L3GD20_SPI_INT2_EXTI_LINE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	163;"	d
L3GD20_SPI_INT2_EXTI_PIN_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	165;"	d
L3GD20_SPI_INT2_EXTI_PORT_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	164;"	d
L3GD20_SPI_INT2_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	162;"	d
L3GD20_SPI_INT2_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	161;"	d
L3GD20_SPI_INT2_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	160;"	d
L3GD20_SPI_MISO_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	140;"	d
L3GD20_SPI_MISO_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	138;"	d
L3GD20_SPI_MISO_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	137;"	d
L3GD20_SPI_MISO_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	136;"	d
L3GD20_SPI_MISO_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	139;"	d
L3GD20_SPI_MOSI_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	146;"	d
L3GD20_SPI_MOSI_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	144;"	d
L3GD20_SPI_MOSI_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	143;"	d
L3GD20_SPI_MOSI_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	142;"	d
L3GD20_SPI_MOSI_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	145;"	d
L3GD20_SPI_SCK_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	134;"	d
L3GD20_SPI_SCK_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	132;"	d
L3GD20_SPI_SCK_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	131;"	d
L3GD20_SPI_SCK_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	130;"	d
L3GD20_SPI_SCK_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	133;"	d
L3GD20_STATUS_REG_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	179;"	d
L3GD20_WHO_AM_I_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	171;"	d
L3GD20_X_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	228;"	d
L3GD20_Y_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	229;"	d
L3GD20_Z_ENABLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	230;"	d
Latch_Request	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Latch_Request;                      \/* Latch interrupt request into CLICK_SRC register *\/$/;"	m	struct:__anon13
MULTIPLEBYTE_CMD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	106;"	d
Output_DataRate	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Output_DataRate;                    \/* OUT data rate *\/$/;"	m	struct:__anon11
Power_Mode	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	/^  uint8_t Power_Mode;                         \/* Power-down\/Sleep\/Normal Mode *\/$/;"	m	struct:__anon11
READWRITE_CMD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	104;"	d
__STM32F429I_DISCOVERY_L3GD20_H	Utilities/STM32F429I-Discovery/stm32f429i_discovery_l3gd20.h	32;"	d
ABS	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	71;"	d	file:
CurrentBackColor	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static uint16_t CurrentBackColor   = 0xFFFF;$/;"	v	file:
CurrentFrameBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static uint32_t CurrentFrameBuffer = LCD_FRAME_BUFFER;$/;"	v	file:
CurrentLayer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static uint32_t CurrentLayer = LCD_BACKGROUND_LAYER;$/;"	v	file:
CurrentTextColor	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static uint16_t CurrentTextColor   = 0x0000;$/;"	v	file:
LCD_AF_GPIOConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static void LCD_AF_GPIOConfig(void)$/;"	f	file:
LCD_ChipSelect	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_ChipSelect(FunctionalState NewState)$/;"	f
LCD_Clear	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_Clear(uint16_t Color)$/;"	f
LCD_ClearLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_ClearLine(uint16_t Line)$/;"	f
LCD_ClosedPolyLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_ClosedPolyLine(pPoint Points, uint16_t PointCount)$/;"	f
LCD_ClosedPolyLineRelative	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_ClosedPolyLineRelative(pPoint Points, uint16_t PointCount)$/;"	f
LCD_CtrlLinesConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_CtrlLinesConfig(void)$/;"	f
LCD_CtrlLinesWrite	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_CtrlLinesWrite(GPIO_TypeDef* GPIOx, uint16_t CtrlPins, BitAction BitVal)$/;"	f
LCD_Currentfonts	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static sFONT *LCD_Currentfonts;$/;"	v	file:
LCD_DeInit	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DeInit(void)$/;"	f
LCD_DisplayChar	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DisplayChar(uint16_t Line, uint16_t Column, uint8_t Ascii)$/;"	f
LCD_DisplayOff	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DisplayOff(void)$/;"	f
LCD_DisplayOn	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DisplayOn(void)$/;"	f
LCD_DisplayStringLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DisplayStringLine(uint16_t Line, uint8_t *ptr)$/;"	f
LCD_DrawChar	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawChar(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)$/;"	f
LCD_DrawCircle	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)$/;"	f
LCD_DrawEllipse	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawEllipse(int Xpos, int Ypos, int Radius, int Radius2)$/;"	f
LCD_DrawFullCircle	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawFullCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)$/;"	f
LCD_DrawFullEllipse	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawFullEllipse(int Xpos, int Ypos, int Radius, int Radius2)$/;"	f
LCD_DrawFullRect	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawFullRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)$/;"	f
LCD_DrawLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length, uint8_t Direction)$/;"	f
LCD_DrawMonoPict	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawMonoPict(const uint32_t *Pict)$/;"	f
LCD_DrawRect	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Height, uint16_t Width)$/;"	f
LCD_DrawUniLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_DrawUniLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)$/;"	f
LCD_FillPolyLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_FillPolyLine(pPoint Points, uint16_t PointCount)$/;"	f
LCD_FillTriangle	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_FillTriangle(uint16_t x1, uint16_t x2, uint16_t x3, uint16_t y1, uint16_t y2, uint16_t y3)$/;"	f
LCD_GetColors	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_GetColors(uint16_t *TextColor, uint16_t *BackColor)$/;"	f
LCD_GetFont	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^sFONT *LCD_GetFont(void)$/;"	f
LCD_Init	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_Init(void)$/;"	f
LCD_LayerInit	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_LayerInit(void)$/;"	f
LCD_PolyLine	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_PolyLine(pPoint Points, uint16_t PointCount)$/;"	f
LCD_PolyLineRelative	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_PolyLineRelative(pPoint Points, uint16_t PointCount)$/;"	f
LCD_PolyLineRelativeClosed	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static void LCD_PolyLineRelativeClosed(pPoint Points, uint16_t PointCount, uint16_t Closed)$/;"	f	file:
LCD_PowerOn	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_PowerOn(void)$/;"	f
LCD_ReSetColorKeying	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_ReSetColorKeying(void)$/;"	f
LCD_SPIConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SPIConfig(void)$/;"	f
LCD_SetBackColor	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetBackColor(uint16_t Color)$/;"	f
LCD_SetColorKeying	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetColorKeying(uint32_t RGBValue)$/;"	f
LCD_SetColors	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetColors(uint16_t TextColor, uint16_t BackColor)$/;"	f
LCD_SetCursor	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^uint32_t LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)$/;"	f
LCD_SetDisplayWindow	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Height, uint16_t Width)$/;"	f
LCD_SetFont	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetFont(sFONT *fonts)$/;"	f
LCD_SetLayer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetLayer(uint32_t Layerx)$/;"	f
LCD_SetTextColor	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetTextColor(uint16_t Color)$/;"	f
LCD_SetTransparency	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_SetTransparency(uint8_t transparency)$/;"	f
LCD_Triangle	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_Triangle(pPoint Points, uint16_t PointCount)$/;"	f
LCD_WindowModeDisable	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_WindowModeDisable(void)$/;"	f
LCD_WriteBMP	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_WriteBMP(uint32_t BmpAddress)$/;"	f
LCD_WriteCommand	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_WriteCommand(uint8_t LCD_Reg)$/;"	f
LCD_WriteData	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^void LCD_WriteData(uint8_t value)$/;"	f
POLY_X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	63;"	d	file:
POLY_Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	62;"	d	file:
PutPixel	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static void PutPixel(int16_t x, int16_t y)$/;"	f	file:
delay	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.c	/^static void delay(__IO uint32_t nCount)$/;"	f	file:
ASSEMBLE_RGB	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	252;"	d
BUFFER_OFFSET	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	81;"	d
LCD_3GAMMA_EN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	162;"	d
LCD_BACKGROUND_LAYER	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	242;"	d
LCD_BPC	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	149;"	d
LCD_COLOR_BLACK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	170;"	d
LCD_COLOR_BLUE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	172;"	d
LCD_COLOR_BLUE2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	173;"	d
LCD_COLOR_CYAN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	177;"	d
LCD_COLOR_GREEN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	176;"	d
LCD_COLOR_GREY	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	171;"	d
LCD_COLOR_MAGENTA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	175;"	d
LCD_COLOR_RED	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	174;"	d
LCD_COLOR_WHITE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	169;"	d
LCD_COLOR_YELLOW	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	178;"	d
LCD_COLUMN_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	140;"	d
LCD_DEFAULT_FONT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	227;"	d
LCD_DFC	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	150;"	d
LCD_DIR_HORIZONTAL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	232;"	d
LCD_DIR_VERTICAL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	233;"	d
LCD_DISPLAY_OFF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	138;"	d
LCD_DISPLAY_ON	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	139;"	d
LCD_DTCA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	159;"	d
LCD_DTCB	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	160;"	d
LCD_FOREGROUND_LAYER	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	243;"	d
LCD_FRAME_BUFFER	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	80;"	d
LCD_FRC	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	148;"	d
LCD_GAMMA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	137;"	d
LCD_GRAM	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	142;"	d
LCD_INTERFACE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	163;"	d
LCD_LINE_0	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	183;"	d
LCD_LINE_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	184;"	d
LCD_LINE_10	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	193;"	d
LCD_LINE_11	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	194;"	d
LCD_LINE_12	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	195;"	d
LCD_LINE_13	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	196;"	d
LCD_LINE_14	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	197;"	d
LCD_LINE_15	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	198;"	d
LCD_LINE_16	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	199;"	d
LCD_LINE_17	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	200;"	d
LCD_LINE_18	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	201;"	d
LCD_LINE_19	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	202;"	d
LCD_LINE_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	185;"	d
LCD_LINE_20	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	203;"	d
LCD_LINE_21	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	204;"	d
LCD_LINE_22	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	205;"	d
LCD_LINE_23	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	206;"	d
LCD_LINE_24	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	207;"	d
LCD_LINE_25	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	208;"	d
LCD_LINE_26	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	209;"	d
LCD_LINE_27	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	210;"	d
LCD_LINE_28	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	211;"	d
LCD_LINE_29	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	212;"	d
LCD_LINE_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	186;"	d
LCD_LINE_30	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	213;"	d
LCD_LINE_31	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	214;"	d
LCD_LINE_32	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	215;"	d
LCD_LINE_33	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	216;"	d
LCD_LINE_34	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	217;"	d
LCD_LINE_35	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	218;"	d
LCD_LINE_36	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	219;"	d
LCD_LINE_37	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	220;"	d
LCD_LINE_38	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	221;"	d
LCD_LINE_39	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	222;"	d
LCD_LINE_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	187;"	d
LCD_LINE_5	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	188;"	d
LCD_LINE_6	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	189;"	d
LCD_LINE_7	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	190;"	d
LCD_LINE_8	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	191;"	d
LCD_LINE_9	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	192;"	d
LCD_MAC	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	143;"	d
LCD_NCS_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	103;"	d
LCD_NCS_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	102;"	d
LCD_NCS_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	101;"	d
LCD_NGAMMA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	158;"	d
LCD_PAGE_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	141;"	d
LCD_PGAMMA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	157;"	d
LCD_PIXEL_FORMAT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	144;"	d
LCD_PIXEL_HEIGHT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	78;"	d
LCD_PIXEL_WIDTH	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	77;"	d
LCD_POWER1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	151;"	d
LCD_POWER2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	152;"	d
LCD_POWERA	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	155;"	d
LCD_POWERB	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	156;"	d
LCD_POWER_SEQ	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	161;"	d
LCD_PRC	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	164;"	d
LCD_RGB_INTERFACE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	147;"	d
LCD_SLEEP_OUT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	136;"	d
LCD_SPI	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	130;"	d
LCD_SPI_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	131;"	d
LCD_SPI_MISO_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	124;"	d
LCD_SPI_MISO_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	122;"	d
LCD_SPI_MISO_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	121;"	d
LCD_SPI_MISO_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	120;"	d
LCD_SPI_MISO_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	123;"	d
LCD_SPI_MOSI_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	129;"	d
LCD_SPI_MOSI_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	127;"	d
LCD_SPI_MOSI_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	126;"	d
LCD_SPI_MOSI_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	125;"	d
LCD_SPI_MOSI_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	128;"	d
LCD_SPI_SCK_AF	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	119;"	d
LCD_SPI_SCK_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	117;"	d
LCD_SPI_SCK_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	116;"	d
LCD_SPI_SCK_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	115;"	d
LCD_SPI_SCK_SOURCE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	118;"	d
LCD_VCOM1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	153;"	d
LCD_VCOM2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	154;"	d
LCD_WCD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	146;"	d
LCD_WDB	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	145;"	d
LCD_WRX_GPIO_CLK	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	110;"	d
LCD_WRX_GPIO_PORT	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	109;"	d
LCD_WRX_PIN	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	108;"	d
Point	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	/^} Point, * pPoint;   $/;"	t	typeref:struct:__anon7
X	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	/^  int16_t X;$/;"	m	struct:__anon7
Y	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	/^  int16_t Y;$/;"	m	struct:__anon7
__STM32F429I_DISCOVERY_LCD_H	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	31;"	d
_delay_	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	91;"	d
_delay_	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	94;"	d
pPoint	Utilities/STM32F429I-Discovery/stm32f429i_discovery_lcd.h	/^} Point, * pPoint;   $/;"	t	typeref:struct:__anon7
SDRAM_GPIOConfig	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c	/^void SDRAM_GPIOConfig(void)$/;"	f
SDRAM_Init	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c	/^void SDRAM_Init(void)$/;"	f
SDRAM_InitSequence	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c	/^void SDRAM_InitSequence(void)$/;"	f
SDRAM_ReadBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c	/^void SDRAM_ReadBuffer(uint32_t* pBuffer, uint32_t uwReadAddress, uint32_t uwBufferSize)$/;"	f
SDRAM_WriteBuffer	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c	/^void SDRAM_WriteBuffer(uint32_t* pBuffer, uint32_t uwWriteAddress, uint32_t uwBufferSize)$/;"	f
delay	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.c	/^static void delay(__IO uint32_t nCount)$/;"	f	file:
SDCLOCK_PERIOD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	80;"	d
SDRAM_BANK_ADDR	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	63;"	d
SDRAM_CAS_LATENCY	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	75;"	d
SDRAM_MEMORY_WIDTH	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	69;"	d
SDRAM_MODEREG_BURST_LENGTH_1	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	114;"	d
SDRAM_MODEREG_BURST_LENGTH_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	115;"	d
SDRAM_MODEREG_BURST_LENGTH_4	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	116;"	d
SDRAM_MODEREG_BURST_LENGTH_8	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	117;"	d
SDRAM_MODEREG_BURST_TYPE_INTERLEAVED	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	119;"	d
SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	118;"	d
SDRAM_MODEREG_CAS_LATENCY_2	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	120;"	d
SDRAM_MODEREG_CAS_LATENCY_3	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	121;"	d
SDRAM_MODEREG_OPERATING_MODE_STANDARD	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	122;"	d
SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	123;"	d
SDRAM_MODEREG_WRITEBURST_MODE_SINGLE	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	124;"	d
SDRAM_READBURST	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	86;"	d
__Delay	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	105;"	d
__Delay	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	108;"	d
__STM32429I_DISCO_SDRAM_H	Utilities/STM32F429I-Discovery/stm32f429i_discovery_sdram.h	31;"	d
ATA_GET_MODEL	Utilities/Third_Party/fat_fs/inc/diskio.h	72;"	d
ATA_GET_REV	Utilities/Third_Party/fat_fs/inc/diskio.h	71;"	d
ATA_GET_SN	Utilities/Third_Party/fat_fs/inc/diskio.h	73;"	d
CTRL_EJECT	Utilities/Third_Party/fat_fs/inc/diskio.h	60;"	d
CTRL_ERASE_SECTOR	Utilities/Third_Party/fat_fs/inc/diskio.h	55;"	d
CTRL_FORMAT	Utilities/Third_Party/fat_fs/inc/diskio.h	61;"	d
CTRL_LOCK	Utilities/Third_Party/fat_fs/inc/diskio.h	59;"	d
CTRL_POWER	Utilities/Third_Party/fat_fs/inc/diskio.h	58;"	d
CTRL_SYNC	Utilities/Third_Party/fat_fs/inc/diskio.h	51;"	d
CT_BLOCK	Utilities/Third_Party/fat_fs/inc/diskio.h	81;"	d
CT_MMC	Utilities/Third_Party/fat_fs/inc/diskio.h	77;"	d
CT_SD1	Utilities/Third_Party/fat_fs/inc/diskio.h	78;"	d
CT_SD2	Utilities/Third_Party/fat_fs/inc/diskio.h	79;"	d
CT_SDC	Utilities/Third_Party/fat_fs/inc/diskio.h	80;"	d
DRESULT	Utilities/Third_Party/fat_fs/inc/diskio.h	/^} DRESULT;$/;"	t	typeref:enum:__anon21
DSTATUS	Utilities/Third_Party/fat_fs/inc/diskio.h	/^typedef BYTE	DSTATUS;$/;"	t
GET_BLOCK_SIZE	Utilities/Third_Party/fat_fs/inc/diskio.h	54;"	d
GET_SECTOR_COUNT	Utilities/Third_Party/fat_fs/inc/diskio.h	52;"	d
GET_SECTOR_SIZE	Utilities/Third_Party/fat_fs/inc/diskio.h	53;"	d
MMC_GET_CID	Utilities/Third_Party/fat_fs/inc/diskio.h	66;"	d
MMC_GET_CSD	Utilities/Third_Party/fat_fs/inc/diskio.h	65;"	d
MMC_GET_OCR	Utilities/Third_Party/fat_fs/inc/diskio.h	67;"	d
MMC_GET_SDSTAT	Utilities/Third_Party/fat_fs/inc/diskio.h	68;"	d
MMC_GET_TYPE	Utilities/Third_Party/fat_fs/inc/diskio.h	64;"	d
RES_ERROR	Utilities/Third_Party/fat_fs/inc/diskio.h	/^	RES_ERROR,		\/* 1: R\/W Error *\/$/;"	e	enum:__anon21
RES_NOTRDY	Utilities/Third_Party/fat_fs/inc/diskio.h	/^	RES_NOTRDY,		\/* 3: Not Ready *\/$/;"	e	enum:__anon21
RES_OK	Utilities/Third_Party/fat_fs/inc/diskio.h	/^	RES_OK = 0,		\/* 0: Successful *\/$/;"	e	enum:__anon21
RES_PARERR	Utilities/Third_Party/fat_fs/inc/diskio.h	/^	RES_PARERR		\/* 4: Invalid Parameter *\/$/;"	e	enum:__anon21
RES_WRPRT	Utilities/Third_Party/fat_fs/inc/diskio.h	/^	RES_WRPRT,		\/* 2: Write Protected *\/$/;"	e	enum:__anon21
STA_NODISK	Utilities/Third_Party/fat_fs/inc/diskio.h	44;"	d
STA_NOINIT	Utilities/Third_Party/fat_fs/inc/diskio.h	43;"	d
STA_PROTECT	Utilities/Third_Party/fat_fs/inc/diskio.h	45;"	d
_DISKIO_DEFINED	Utilities/Third_Party/fat_fs/inc/diskio.h	6;"	d
_USE_IOCTL	Utilities/Third_Party/fat_fs/inc/diskio.h	13;"	d
_USE_WRITE	Utilities/Third_Party/fat_fs/inc/diskio.h	12;"	d
AM_ARC	Utilities/Third_Party/fat_fs/inc/ff.h	312;"	d
AM_DIR	Utilities/Third_Party/fat_fs/inc/ff.h	311;"	d
AM_HID	Utilities/Third_Party/fat_fs/inc/ff.h	307;"	d
AM_LFN	Utilities/Third_Party/fat_fs/inc/ff.h	310;"	d
AM_MASK	Utilities/Third_Party/fat_fs/inc/ff.h	313;"	d
AM_RDO	Utilities/Third_Party/fat_fs/inc/ff.h	306;"	d
AM_SYS	Utilities/Third_Party/fat_fs/inc/ff.h	308;"	d
AM_VOL	Utilities/Third_Party/fat_fs/inc/ff.h	309;"	d
CREATE_LINKMAP	Utilities/Third_Party/fat_fs/inc/ff.h	317;"	d
DIR	Utilities/Third_Party/fat_fs/inc/ff.h	/^} DIR;$/;"	t	typeref:struct:__anon18
EOF	Utilities/Third_Party/fat_fs/inc/ff.h	242;"	d
FATFS	Utilities/Third_Party/fat_fs/inc/ff.h	/^} FATFS;$/;"	t	typeref:struct:__anon16
FA_CREATE_ALWAYS	Utilities/Third_Party/fat_fs/inc/ff.h	290;"	d
FA_CREATE_NEW	Utilities/Third_Party/fat_fs/inc/ff.h	289;"	d
FA_OPEN_ALWAYS	Utilities/Third_Party/fat_fs/inc/ff.h	291;"	d
FA_OPEN_EXISTING	Utilities/Third_Party/fat_fs/inc/ff.h	284;"	d
FA_READ	Utilities/Third_Party/fat_fs/inc/ff.h	283;"	d
FA_WRITE	Utilities/Third_Party/fat_fs/inc/ff.h	288;"	d
FA__DIRTY	Utilities/Third_Party/fat_fs/inc/ff.h	293;"	d
FA__ERROR	Utilities/Third_Party/fat_fs/inc/ff.h	285;"	d
FA__WRITTEN	Utilities/Third_Party/fat_fs/inc/ff.h	292;"	d
FIL	Utilities/Third_Party/fat_fs/inc/ff.h	/^} FIL;$/;"	t	typeref:struct:__anon17
FILINFO	Utilities/Third_Party/fat_fs/inc/ff.h	/^} FILINFO;$/;"	t	typeref:struct:__anon19
FRESULT	Utilities/Third_Party/fat_fs/inc/ff.h	/^} FRESULT;$/;"	t	typeref:enum:__anon20
FR_DENIED	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_DENIED,				\/* (7) Access denied due to prohibited access or directory full *\/$/;"	e	enum:__anon20
FR_DISK_ERR	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_DISK_ERR,			\/* (1) A hard error occurred in the low level disk I\/O layer *\/$/;"	e	enum:__anon20
FR_EXIST	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_EXIST,				\/* (8) Access denied due to prohibited access *\/$/;"	e	enum:__anon20
FR_INT_ERR	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_INT_ERR,				\/* (2) Assertion failed *\/$/;"	e	enum:__anon20
FR_INVALID_DRIVE	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_INVALID_DRIVE,		\/* (11) The logical drive number is invalid *\/$/;"	e	enum:__anon20
FR_INVALID_NAME	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_INVALID_NAME,		\/* (6) The path name format is invalid *\/$/;"	e	enum:__anon20
FR_INVALID_OBJECT	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_INVALID_OBJECT,		\/* (9) The file\/directory object is invalid *\/$/;"	e	enum:__anon20
FR_INVALID_PARAMETER	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_INVALID_PARAMETER	\/* (19) Given parameter is invalid *\/$/;"	e	enum:__anon20
FR_LOCKED	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_LOCKED,				\/* (16) The operation is rejected according to the file sharing policy *\/$/;"	e	enum:__anon20
FR_MKFS_ABORTED	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_MKFS_ABORTED,		\/* (14) The f_mkfs() aborted due to any parameter error *\/$/;"	e	enum:__anon20
FR_NOT_ENABLED	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_NOT_ENABLED,			\/* (12) The volume has no work area *\/$/;"	e	enum:__anon20
FR_NOT_ENOUGH_CORE	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_NOT_ENOUGH_CORE,		\/* (17) LFN working buffer could not be allocated *\/$/;"	e	enum:__anon20
FR_NOT_READY	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_NOT_READY,			\/* (3) The physical drive cannot work *\/$/;"	e	enum:__anon20
FR_NO_FILE	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_NO_FILE,				\/* (4) Could not find the file *\/$/;"	e	enum:__anon20
FR_NO_FILESYSTEM	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_NO_FILESYSTEM,		\/* (13) There is no valid FAT volume *\/$/;"	e	enum:__anon20
FR_NO_PATH	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_NO_PATH,				\/* (5) Could not find the path *\/$/;"	e	enum:__anon20
FR_OK	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_OK = 0,				\/* (0) Succeeded *\/$/;"	e	enum:__anon20
FR_TIMEOUT	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_TIMEOUT,				\/* (15) Could not get a grant to access the volume within defined period *\/$/;"	e	enum:__anon20
FR_TOO_MANY_OPEN_FILES	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_TOO_MANY_OPEN_FILES,	\/* (18) Number of open files > _FS_SHARE *\/$/;"	e	enum:__anon20
FR_WRITE_PROTECTED	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FR_WRITE_PROTECTED,		\/* (10) The physical drive is write protected *\/$/;"	e	enum:__anon20
FS_FAT12	Utilities/Third_Party/fat_fs/inc/ff.h	299;"	d
FS_FAT16	Utilities/Third_Party/fat_fs/inc/ff.h	300;"	d
FS_FAT32	Utilities/Third_Party/fat_fs/inc/ff.h	301;"	d
LD2PD	Utilities/Third_Party/fat_fs/inc/ff.h	41;"	d
LD2PD	Utilities/Third_Party/fat_fs/inc/ff.h	45;"	d
LD2PT	Utilities/Third_Party/fat_fs/inc/ff.h	42;"	d
LD2PT	Utilities/Third_Party/fat_fs/inc/ff.h	46;"	d
LD_DWORD	Utilities/Third_Party/fat_fs/inc/ff.h	326;"	d
LD_DWORD	Utilities/Third_Party/fat_fs/inc/ff.h	331;"	d
LD_WORD	Utilities/Third_Party/fat_fs/inc/ff.h	325;"	d
LD_WORD	Utilities/Third_Party/fat_fs/inc/ff.h	330;"	d
PARTITION	Utilities/Third_Party/fat_fs/inc/ff.h	/^} PARTITION;$/;"	t	typeref:struct:__anon15
ST_DWORD	Utilities/Third_Party/fat_fs/inc/ff.h	328;"	d
ST_DWORD	Utilities/Third_Party/fat_fs/inc/ff.h	333;"	d
ST_WORD	Utilities/Third_Party/fat_fs/inc/ff.h	327;"	d
ST_WORD	Utilities/Third_Party/fat_fs/inc/ff.h	332;"	d
TCHAR	Utilities/Third_Party/fat_fs/inc/ff.h	/^typedef WCHAR TCHAR;$/;"	t
TCHAR	Utilities/Third_Party/fat_fs/inc/ff.h	/^typedef char TCHAR;$/;"	t
_FATFS	Utilities/Third_Party/fat_fs/inc/ff.h	18;"	d
_T	Utilities/Third_Party/fat_fs/inc/ff.h	60;"	d
_T	Utilities/Third_Party/fat_fs/inc/ff.h	67;"	d
_TEXT	Utilities/Third_Party/fat_fs/inc/ff.h	61;"	d
_TEXT	Utilities/Third_Party/fat_fs/inc/ff.h	68;"	d
buf	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	buf[_MAX_SS];	\/* File data read\/write buffer *\/$/;"	m	struct:__anon17
cdir	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	cdir;			\/* Current directory start cluster (0:root) *\/$/;"	m	struct:__anon16
cltbl	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD*	cltbl;			\/* Pointer to the cluster link map table (null on file open) *\/$/;"	m	struct:__anon17
clust	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	clust;			\/* Current cluster *\/$/;"	m	struct:__anon18
clust	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	clust;			\/* Current cluster of fpter *\/$/;"	m	struct:__anon17
csize	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	csize;			\/* Sectors per cluster (1,2,4...128) *\/$/;"	m	struct:__anon16
database	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	database;		\/* Data start sector *\/$/;"	m	struct:__anon16
dir	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE*	dir;			\/* Pointer to the current SFN entry in the win[] *\/$/;"	m	struct:__anon18
dir_ptr	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE*	dir_ptr;		\/* Pointer to the directory entry in the window *\/$/;"	m	struct:__anon17
dir_sect	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	dir_sect;		\/* Sector containing the directory entry *\/$/;"	m	struct:__anon17
dirbase	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	dirbase;		\/* Root directory start sector (FAT32:Cluster#) *\/$/;"	m	struct:__anon16
drv	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	drv;			\/* Physical drive number *\/$/;"	m	struct:__anon16
dsect	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	dsect;			\/* Current data sector of fpter *\/$/;"	m	struct:__anon17
f_eof	Utilities/Third_Party/fat_fs/inc/ff.h	236;"	d
f_error	Utilities/Third_Party/fat_fs/inc/ff.h	237;"	d
f_size	Utilities/Third_Party/fat_fs/inc/ff.h	239;"	d
f_tell	Utilities/Third_Party/fat_fs/inc/ff.h	238;"	d
fatbase	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	fatbase;		\/* FAT start sector *\/$/;"	m	struct:__anon16
fattrib	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	fattrib;		\/* Attribute *\/$/;"	m	struct:__anon19
fdate	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	fdate;			\/* Last modified date *\/$/;"	m	struct:__anon19
flag	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	flag;			\/* File status flags *\/$/;"	m	struct:__anon17
fn	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE*	fn;				\/* Pointer to the SFN (in\/out) {file[8],ext[3],status[1]} *\/$/;"	m	struct:__anon18
fname	Utilities/Third_Party/fat_fs/inc/ff.h	/^	TCHAR	fname[13];		\/* Short file name (8.3 format) *\/$/;"	m	struct:__anon19
fptr	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	fptr;			\/* File read\/write pointer (0ed on file open) *\/$/;"	m	struct:__anon17
free_clust	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	free_clust;		\/* Number of free clusters *\/$/;"	m	struct:__anon16
fs	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FATFS*	fs;				\/* Pointer to the owner file system object (**do not change order**) *\/$/;"	m	struct:__anon18
fs	Utilities/Third_Party/fat_fs/inc/ff.h	/^	FATFS*	fs;				\/* Pointer to the related file system object (**do not change order**) *\/$/;"	m	struct:__anon17
fs_type	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	fs_type;		\/* FAT sub-type (0:Not mounted) *\/$/;"	m	struct:__anon16
fsi_flag	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	fsi_flag;		\/* fsinfo dirty flag (1:must be written back) *\/$/;"	m	struct:__anon16
fsi_sector	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	fsi_sector;		\/* fsinfo sector (FAT32) *\/$/;"	m	struct:__anon16
fsize	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	fsize;			\/* File size *\/$/;"	m	struct:__anon17
fsize	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	fsize;			\/* File size *\/$/;"	m	struct:__anon19
fsize	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	fsize;			\/* Sectors per FAT *\/$/;"	m	struct:__anon16
ftime	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	ftime;			\/* Last modified time *\/$/;"	m	struct:__anon19
id	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	id;				\/* File system mount ID *\/$/;"	m	struct:__anon16
id	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	id;				\/* Owner file system mount ID (**do not change order**) *\/$/;"	m	struct:__anon17
id	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	id;				\/* Owner file system mount ID (**do not change order**) *\/$/;"	m	struct:__anon18
index	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	index;			\/* Current read\/write index number *\/$/;"	m	struct:__anon18
last_clust	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	last_clust;		\/* Last allocated cluster *\/$/;"	m	struct:__anon16
lfn	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WCHAR*	lfn;			\/* Pointer to the LFN working buffer *\/$/;"	m	struct:__anon18
lfn_idx	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	lfn_idx;		\/* Last matched LFN index number (0xFFFF:No LFN) *\/$/;"	m	struct:__anon18
lfname	Utilities/Third_Party/fat_fs/inc/ff.h	/^	TCHAR*	lfname;			\/* Pointer to the LFN buffer *\/$/;"	m	struct:__anon19
lfsize	Utilities/Third_Party/fat_fs/inc/ff.h	/^	UINT 	lfsize;			\/* Size of LFN buffer in TCHAR *\/$/;"	m	struct:__anon19
lockid	Utilities/Third_Party/fat_fs/inc/ff.h	/^	UINT	lockid;			\/* File lock ID (index of file semaphore table Files[]) *\/$/;"	m	struct:__anon17
n_fatent	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	n_fatent;		\/* Number of FAT entries (= number of clusters + 2) *\/$/;"	m	struct:__anon16
n_fats	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	n_fats;			\/* Number of FAT copies (1,2) *\/$/;"	m	struct:__anon16
n_rootdir	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	n_rootdir;		\/* Number of root directory entries (FAT12\/16) *\/$/;"	m	struct:__anon16
pad1	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	pad1;$/;"	m	struct:__anon17
pd	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE pd;	\/* Physical drive number *\/$/;"	m	struct:__anon15
pt	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE pt;	\/* Partition: 0:Auto detect, 1-4:Forced partition) *\/$/;"	m	struct:__anon15
sclust	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	sclust;			\/* File data start cluster (0:no data cluster, always 0 when fsize is 0) *\/$/;"	m	struct:__anon17
sclust	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	sclust;			\/* Table start cluster (0:Root dir) *\/$/;"	m	struct:__anon18
sect	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	sect;			\/* Current sector *\/$/;"	m	struct:__anon18
sobj	Utilities/Third_Party/fat_fs/inc/ff.h	/^	_SYNC_t	sobj;			\/* Identifier of sync object *\/$/;"	m	struct:__anon16
ssize	Utilities/Third_Party/fat_fs/inc/ff.h	/^	WORD	ssize;			\/* Bytes per sector (512, 1024, 2048 or 4096) *\/$/;"	m	struct:__anon16
volbase	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	volbase;		\/* Volume start sector *\/$/;"	m	struct:__anon16
wflag	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	wflag;			\/* win[] dirty flag (1:must be written back) *\/$/;"	m	struct:__anon16
win	Utilities/Third_Party/fat_fs/inc/ff.h	/^	BYTE	win[_MAX_SS];	\/* Disk access window for Directory, FAT (and Data on tiny cfg) *\/$/;"	m	struct:__anon16
winsect	Utilities/Third_Party/fat_fs/inc/ff.h	/^	DWORD	winsect;		\/* Current sector appearing in the win[] *\/$/;"	m	struct:__anon16
BYTE	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned char	BYTE;$/;"	t
CHAR	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef char			CHAR;$/;"	t
DWORD	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned long	DWORD;$/;"	t
INT	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef int				INT;$/;"	t
LONG	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef long			LONG;$/;"	t
SHORT	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef short			SHORT;$/;"	t
UCHAR	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned char	UCHAR;$/;"	t
UINT	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned int	UINT;$/;"	t
ULONG	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned long	ULONG;$/;"	t
USHORT	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned short	USHORT;$/;"	t
WCHAR	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned short	WCHAR;$/;"	t
WORD	Utilities/Third_Party/fat_fs/inc/integer.h	/^typedef unsigned short	WORD;$/;"	t
_INTEGER	Utilities/Third_Party/fat_fs/inc/integer.h	6;"	d
ATA	Utilities/Third_Party/fat_fs/src/diskio.c	13;"	d	file:
MMC	Utilities/Third_Party/fat_fs/src/diskio.c	14;"	d	file:
USB	Utilities/Third_Party/fat_fs/src/diskio.c	15;"	d	file:
disk_initialize	Utilities/Third_Party/fat_fs/src/diskio.c	/^DSTATUS disk_initialize (BYTE drv)    \/* Physical drive nmuber (0..) *\/$/;"	f
disk_ioctl	Utilities/Third_Party/fat_fs/src/diskio.c	/^DRESULT disk_ioctl ($/;"	f
disk_read	Utilities/Third_Party/fat_fs/src/diskio.c	/^DRESULT disk_read ($/;"	f
disk_status	Utilities/Third_Party/fat_fs/src/diskio.c	/^DSTATUS disk_status ($/;"	f
disk_write	Utilities/Third_Party/fat_fs/src/diskio.c	/^DRESULT disk_write ($/;"	f
ABORT	Utilities/Third_Party/fat_fs/src/ff.c	137;"	d	file:
BPB_BkBootSec	Utilities/Third_Party/fat_fs/src/ff.c	423;"	d	file:
BPB_BytsPerSec	Utilities/Third_Party/fat_fs/src/ff.c	401;"	d	file:
BPB_ExtFlags	Utilities/Third_Party/fat_fs/src/ff.c	419;"	d	file:
BPB_FATSz16	Utilities/Third_Party/fat_fs/src/ff.c	408;"	d	file:
BPB_FATSz32	Utilities/Third_Party/fat_fs/src/ff.c	418;"	d	file:
BPB_FSInfo	Utilities/Third_Party/fat_fs/src/ff.c	422;"	d	file:
BPB_FSVer	Utilities/Third_Party/fat_fs/src/ff.c	420;"	d	file:
BPB_HiddSec	Utilities/Third_Party/fat_fs/src/ff.c	411;"	d	file:
BPB_Media	Utilities/Third_Party/fat_fs/src/ff.c	407;"	d	file:
BPB_NumFATs	Utilities/Third_Party/fat_fs/src/ff.c	404;"	d	file:
BPB_NumHeads	Utilities/Third_Party/fat_fs/src/ff.c	410;"	d	file:
BPB_RootClus	Utilities/Third_Party/fat_fs/src/ff.c	421;"	d	file:
BPB_RootEntCnt	Utilities/Third_Party/fat_fs/src/ff.c	405;"	d	file:
BPB_RsvdSecCnt	Utilities/Third_Party/fat_fs/src/ff.c	403;"	d	file:
BPB_SecPerClus	Utilities/Third_Party/fat_fs/src/ff.c	402;"	d	file:
BPB_SecPerTrk	Utilities/Third_Party/fat_fs/src/ff.c	409;"	d	file:
BPB_TotSec16	Utilities/Third_Party/fat_fs/src/ff.c	406;"	d	file:
BPB_TotSec32	Utilities/Third_Party/fat_fs/src/ff.c	412;"	d	file:
BS_55AA	Utilities/Third_Party/fat_fs/src/ff.c	435;"	d	file:
BS_BootSig	Utilities/Third_Party/fat_fs/src/ff.c	414;"	d	file:
BS_BootSig32	Utilities/Third_Party/fat_fs/src/ff.c	425;"	d	file:
BS_DrvNum	Utilities/Third_Party/fat_fs/src/ff.c	413;"	d	file:
BS_DrvNum32	Utilities/Third_Party/fat_fs/src/ff.c	424;"	d	file:
BS_FilSysType	Utilities/Third_Party/fat_fs/src/ff.c	417;"	d	file:
BS_FilSysType32	Utilities/Third_Party/fat_fs/src/ff.c	428;"	d	file:
BS_OEMName	Utilities/Third_Party/fat_fs/src/ff.c	400;"	d	file:
BS_VolID	Utilities/Third_Party/fat_fs/src/ff.c	415;"	d	file:
BS_VolID32	Utilities/Third_Party/fat_fs/src/ff.c	426;"	d	file:
BS_VolLab	Utilities/Third_Party/fat_fs/src/ff.c	416;"	d	file:
BS_VolLab32	Utilities/Third_Party/fat_fs/src/ff.c	427;"	d	file:
BS_jmpBoot	Utilities/Third_Party/fat_fs/src/ff.c	399;"	d	file:
CurrVol	Utilities/Third_Party/fat_fs/src/ff.c	/^BYTE CurrVol;			\/* Current drive *\/$/;"	v	file:
DDE	Utilities/Third_Party/fat_fs/src/ff.c	456;"	d	file:
DEF_NAMEBUF	Utilities/Third_Party/fat_fs/src/ff.c	489;"	d	file:
DEF_NAMEBUF	Utilities/Third_Party/fat_fs/src/ff.c	495;"	d	file:
DEF_NAMEBUF	Utilities/Third_Party/fat_fs/src/ff.c	500;"	d	file:
DEF_NAMEBUF	Utilities/Third_Party/fat_fs/src/ff.c	505;"	d	file:
DIR_Attr	Utilities/Third_Party/fat_fs/src/ff.c	438;"	d	file:
DIR_CrtDate	Utilities/Third_Party/fat_fs/src/ff.c	442;"	d	file:
DIR_CrtTime	Utilities/Third_Party/fat_fs/src/ff.c	441;"	d	file:
DIR_CrtTimeTenth	Utilities/Third_Party/fat_fs/src/ff.c	440;"	d	file:
DIR_FileSize	Utilities/Third_Party/fat_fs/src/ff.c	448;"	d	file:
DIR_FstClusHI	Utilities/Third_Party/fat_fs/src/ff.c	444;"	d	file:
DIR_FstClusLO	Utilities/Third_Party/fat_fs/src/ff.c	447;"	d	file:
DIR_LstAccDate	Utilities/Third_Party/fat_fs/src/ff.c	443;"	d	file:
DIR_NTres	Utilities/Third_Party/fat_fs/src/ff.c	439;"	d	file:
DIR_Name	Utilities/Third_Party/fat_fs/src/ff.c	437;"	d	file:
DIR_WrtDate	Utilities/Third_Party/fat_fs/src/ff.c	446;"	d	file:
DIR_WrtTime	Utilities/Third_Party/fat_fs/src/ff.c	445;"	d	file:
ENTER_FF	Utilities/Third_Party/fat_fs/src/ff.c	130;"	d	file:
ENTER_FF	Utilities/Third_Party/fat_fs/src/ff.c	133;"	d	file:
ExCvt	Utilities/Third_Party/fat_fs/src/ff.c	/^const BYTE ExCvt[] = _EXCVT;	\/* Upper conversion table for extended chars *\/$/;"	v	file:
FILESEM	Utilities/Third_Party/fat_fs/src/ff.c	/^} FILESEM;$/;"	t	typeref:struct:__anon14	file:
FREE_BUF	Utilities/Third_Party/fat_fs/src/ff.c	491;"	d	file:
FREE_BUF	Utilities/Third_Party/fat_fs/src/ff.c	497;"	d	file:
FREE_BUF	Utilities/Third_Party/fat_fs/src/ff.c	502;"	d	file:
FREE_BUF	Utilities/Third_Party/fat_fs/src/ff.c	509;"	d	file:
FSI_Free_Count	Utilities/Third_Party/fat_fs/src/ff.c	431;"	d	file:
FSI_LeadSig	Utilities/Third_Party/fat_fs/src/ff.c	429;"	d	file:
FSI_Nxt_Free	Utilities/Third_Party/fat_fs/src/ff.c	432;"	d	file:
FSI_StrucSig	Utilities/Third_Party/fat_fs/src/ff.c	430;"	d	file:
FatFs	Utilities/Third_Party/fat_fs/src/ff.c	/^FATFS *FatFs[_VOLUMES];	\/* Pointer to the file system objects (logical drives) *\/$/;"	v	file:
Files	Utilities/Third_Party/fat_fs/src/ff.c	/^FILESEM	Files[_FS_LOCK];	\/* File lock semaphores *\/$/;"	v	file:
Fsid	Utilities/Third_Party/fat_fs/src/ff.c	/^WORD Fsid;				\/* File system mount ID *\/$/;"	v	file:
INIT_BUF	Utilities/Third_Party/fat_fs/src/ff.c	490;"	d	file:
INIT_BUF	Utilities/Third_Party/fat_fs/src/ff.c	496;"	d	file:
INIT_BUF	Utilities/Third_Party/fat_fs/src/ff.c	501;"	d	file:
INIT_BUF	Utilities/Third_Party/fat_fs/src/ff.c	506;"	d	file:
IsDBCS1	Utilities/Third_Party/fat_fs/src/ff.c	360;"	d	file:
IsDBCS1	Utilities/Third_Party/fat_fs/src/ff.c	362;"	d	file:
IsDBCS1	Utilities/Third_Party/fat_fs/src/ff.c	373;"	d	file:
IsDBCS2	Utilities/Third_Party/fat_fs/src/ff.c	366;"	d	file:
IsDBCS2	Utilities/Third_Party/fat_fs/src/ff.c	368;"	d	file:
IsDBCS2	Utilities/Third_Party/fat_fs/src/ff.c	374;"	d	file:
IsDigit	Utilities/Third_Party/fat_fs/src/ff.c	355;"	d	file:
IsLower	Utilities/Third_Party/fat_fs/src/ff.c	354;"	d	file:
IsUpper	Utilities/Third_Party/fat_fs/src/ff.c	353;"	d	file:
LDIR_Attr	Utilities/Third_Party/fat_fs/src/ff.c	450;"	d	file:
LDIR_Chksum	Utilities/Third_Party/fat_fs/src/ff.c	452;"	d	file:
LDIR_FstClusLO	Utilities/Third_Party/fat_fs/src/ff.c	453;"	d	file:
LDIR_Ord	Utilities/Third_Party/fat_fs/src/ff.c	449;"	d	file:
LDIR_Type	Utilities/Third_Party/fat_fs/src/ff.c	451;"	d	file:
LEAVE_FF	Utilities/Third_Party/fat_fs/src/ff.c	131;"	d	file:
LEAVE_FF	Utilities/Third_Party/fat_fs/src/ff.c	134;"	d	file:
LLE	Utilities/Third_Party/fat_fs/src/ff.c	455;"	d	file:
LfnBuf	Utilities/Third_Party/fat_fs/src/ff.c	/^static WCHAR LfnBuf[_MAX_LFN+1];$/;"	v	file:
LfnOfs	Utilities/Third_Party/fat_fs/src/ff.c	/^const BYTE LfnOfs[] = {1,3,5,7,9,14,16,18,20,22,24,28,30};	\/* Offset of LFN chars in the directory entry *\/$/;"	v	file:
MBR_Table	Utilities/Third_Party/fat_fs/src/ff.c	433;"	d	file:
MIN_FAT16	Utilities/Third_Party/fat_fs/src/ff.c	391;"	d	file:
MIN_FAT32	Utilities/Third_Party/fat_fs/src/ff.c	392;"	d	file:
NDDE	Utilities/Third_Party/fat_fs/src/ff.c	457;"	d	file:
NS	Utilities/Third_Party/fat_fs/src/ff.c	380;"	d	file:
NS_BODY	Utilities/Third_Party/fat_fs/src/ff.c	384;"	d	file:
NS_DOT	Utilities/Third_Party/fat_fs/src/ff.c	386;"	d	file:
NS_EXT	Utilities/Third_Party/fat_fs/src/ff.c	385;"	d	file:
NS_LAST	Utilities/Third_Party/fat_fs/src/ff.c	383;"	d	file:
NS_LFN	Utilities/Third_Party/fat_fs/src/ff.c	382;"	d	file:
NS_LOSS	Utilities/Third_Party/fat_fs/src/ff.c	381;"	d	file:
N_FATS	Utilities/Third_Party/fat_fs/src/ff.c	3797;"	d	file:
N_ROOTDIR	Utilities/Third_Party/fat_fs/src/ff.c	3796;"	d	file:
SS	Utilities/Third_Party/fat_fs/src/ff.c	119;"	d	file:
SS	Utilities/Third_Party/fat_fs/src/ff.c	121;"	d	file:
SZ_DIR	Utilities/Third_Party/fat_fs/src/ff.c	454;"	d	file:
SZ_PTE	Utilities/Third_Party/fat_fs/src/ff.c	434;"	d	file:
_DF1E	Utilities/Third_Party/fat_fs/src/ff.c	159;"	d	file:
_DF1E	Utilities/Third_Party/fat_fs/src/ff.c	169;"	d	file:
_DF1E	Utilities/Third_Party/fat_fs/src/ff.c	177;"	d	file:
_DF1E	Utilities/Third_Party/fat_fs/src/ff.c	187;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	158;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	168;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	176;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	186;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	194;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	201;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	208;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	215;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	222;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	229;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	236;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	243;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	250;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	257;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	264;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	271;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	278;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	285;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	292;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	299;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	306;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	313;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	320;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	327;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	334;"	d	file:
_DF1S	Utilities/Third_Party/fat_fs/src/ff.c	344;"	d	file:
_DF2E	Utilities/Third_Party/fat_fs/src/ff.c	161;"	d	file:
_DF2S	Utilities/Third_Party/fat_fs/src/ff.c	160;"	d	file:
_DS1E	Utilities/Third_Party/fat_fs/src/ff.c	163;"	d	file:
_DS1E	Utilities/Third_Party/fat_fs/src/ff.c	171;"	d	file:
_DS1E	Utilities/Third_Party/fat_fs/src/ff.c	179;"	d	file:
_DS1E	Utilities/Third_Party/fat_fs/src/ff.c	189;"	d	file:
_DS1S	Utilities/Third_Party/fat_fs/src/ff.c	162;"	d	file:
_DS1S	Utilities/Third_Party/fat_fs/src/ff.c	170;"	d	file:
_DS1S	Utilities/Third_Party/fat_fs/src/ff.c	178;"	d	file:
_DS1S	Utilities/Third_Party/fat_fs/src/ff.c	188;"	d	file:
_DS2E	Utilities/Third_Party/fat_fs/src/ff.c	165;"	d	file:
_DS2E	Utilities/Third_Party/fat_fs/src/ff.c	173;"	d	file:
_DS2E	Utilities/Third_Party/fat_fs/src/ff.c	181;"	d	file:
_DS2E	Utilities/Third_Party/fat_fs/src/ff.c	191;"	d	file:
_DS2S	Utilities/Third_Party/fat_fs/src/ff.c	164;"	d	file:
_DS2S	Utilities/Third_Party/fat_fs/src/ff.c	172;"	d	file:
_DS2S	Utilities/Third_Party/fat_fs/src/ff.c	180;"	d	file:
_DS2S	Utilities/Third_Party/fat_fs/src/ff.c	190;"	d	file:
_DS3E	Utilities/Third_Party/fat_fs/src/ff.c	183;"	d	file:
_DS3S	Utilities/Third_Party/fat_fs/src/ff.c	182;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	195;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	202;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	209;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	216;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	223;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	230;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	237;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	244;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	251;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	258;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	265;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	272;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	279;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	286;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	293;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	300;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	307;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	314;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	321;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	328;"	d	file:
_EXCVT	Utilities/Third_Party/fat_fs/src/ff.c	335;"	d	file:
check_fs	Utilities/Third_Party/fat_fs/src/ff.c	/^BYTE check_fs (	\/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error *\/$/;"	f	file:
chk_chr	Utilities/Third_Party/fat_fs/src/ff.c	/^int chk_chr (const char* str, int chr) {$/;"	f	file:
chk_lock	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT chk_lock (	\/* Check if the file can be accessed *\/$/;"	f	file:
chk_mounted	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT chk_mounted (	\/* FR_OK(0): successful, !=0: any error occurred *\/$/;"	f	file:
clear_lock	Utilities/Third_Party/fat_fs/src/ff.c	/^void clear_lock (	\/* Clear lock entries of the volume *\/$/;"	f	file:
clmt_clust	Utilities/Third_Party/fat_fs/src/ff.c	/^DWORD clmt_clust (	\/* <2:Error, >=2:Cluster number *\/$/;"	f	file:
clu	Utilities/Third_Party/fat_fs/src/ff.c	/^	DWORD clu;				\/* File ID 2, directory *\/$/;"	m	struct:__anon14	file:
clust2sect	Utilities/Third_Party/fat_fs/src/ff.c	/^DWORD clust2sect (	\/* !=0: Sector number, 0: Failed - invalid cluster# *\/$/;"	f
cmp_lfn	Utilities/Third_Party/fat_fs/src/ff.c	/^int cmp_lfn (			\/* 1:Matched, 0:Not matched *\/$/;"	f	file:
create_chain	Utilities/Third_Party/fat_fs/src/ff.c	/^DWORD create_chain (	\/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# *\/$/;"	f	file:
create_name	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT create_name ($/;"	f	file:
ctr	Utilities/Third_Party/fat_fs/src/ff.c	/^	WORD ctr;				\/* File open counter, 0:none, 0x01..0xFF:read open count, 0x100:write mode *\/$/;"	m	struct:__anon14	file:
dec_lock	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dec_lock (	\/* Decrement file open counter *\/$/;"	f	file:
dir_alloc	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_alloc ($/;"	f	file:
dir_find	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_find ($/;"	f	file:
dir_next	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_next (	\/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch *\/$/;"	f	file:
dir_read	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_read ($/;"	f	file:
dir_register	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_register (	\/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error *\/$/;"	f	file:
dir_remove	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_remove (	\/* FR_OK: Successful, FR_DISK_ERR: A disk error *\/$/;"	f	file:
dir_sdi	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT dir_sdi ($/;"	f	file:
enq_lock	Utilities/Third_Party/fat_fs/src/ff.c	/^int enq_lock (void)	\/* Check if an entry is available for a new file *\/$/;"	f	file:
f_chdir	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_chdir ($/;"	f
f_chdrive	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_chdrive ($/;"	f
f_chmod	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_chmod ($/;"	f
f_close	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_close ($/;"	f
f_fdisk	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_fdisk ($/;"	f
f_forward	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_forward ($/;"	f
f_getcwd	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_getcwd ($/;"	f
f_getfree	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_getfree ($/;"	f
f_getlabel	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_getlabel ($/;"	f
f_gets	Utilities/Third_Party/fat_fs/src/ff.c	/^TCHAR* f_gets ($/;"	f
f_lseek	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_lseek ($/;"	f
f_mkdir	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_mkdir ($/;"	f
f_mkfs	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_mkfs ($/;"	f
f_mount	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_mount ($/;"	f
f_open	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_open ($/;"	f
f_opendir	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_opendir ($/;"	f
f_printf	Utilities/Third_Party/fat_fs/src/ff.c	/^int f_printf ($/;"	f
f_putc	Utilities/Third_Party/fat_fs/src/ff.c	/^int f_putc ($/;"	f
f_puts	Utilities/Third_Party/fat_fs/src/ff.c	/^int f_puts ($/;"	f
f_read	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_read ($/;"	f
f_readdir	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_readdir ($/;"	f
f_rename	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_rename ($/;"	f
f_setlabel	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_setlabel ($/;"	f
f_stat	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_stat ($/;"	f
f_sync	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_sync ($/;"	f
f_truncate	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_truncate ($/;"	f
f_unlink	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_unlink ($/;"	f
f_utime	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_utime ($/;"	f
f_write	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT f_write ($/;"	f
fit_lfn	Utilities/Third_Party/fat_fs/src/ff.c	/^void fit_lfn ($/;"	f	file:
follow_path	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT follow_path (	\/* FR_OK(0): successful, !=0: error code *\/$/;"	f	file:
fs	Utilities/Third_Party/fat_fs/src/ff.c	/^	FATFS *fs;				\/* File ID 1, volume (NULL:blank entry) *\/$/;"	m	struct:__anon14	file:
gen_numname	Utilities/Third_Party/fat_fs/src/ff.c	/^void gen_numname ($/;"	f
get_fat	Utilities/Third_Party/fat_fs/src/ff.c	/^DWORD get_fat (	\/* 0xFFFFFFFF:Disk error, 1:Internal error, Else:Cluster status *\/$/;"	f
get_fileinfo	Utilities/Third_Party/fat_fs/src/ff.c	/^void get_fileinfo (		\/* No return code *\/$/;"	f	file:
idx	Utilities/Third_Party/fat_fs/src/ff.c	/^	WORD idx;				\/* File ID 3, directory index *\/$/;"	m	struct:__anon14	file:
inc_lock	Utilities/Third_Party/fat_fs/src/ff.c	/^UINT inc_lock (	\/* Increment file open counter and returns its index (0:int error) *\/$/;"	f	file:
ld_clust	Utilities/Third_Party/fat_fs/src/ff.c	/^DWORD ld_clust ($/;"	f	file:
lock_fs	Utilities/Third_Party/fat_fs/src/ff.c	/^int lock_fs ($/;"	f	file:
mem_cmp	Utilities/Third_Party/fat_fs/src/ff.c	/^int mem_cmp (const void* dst, const void* src, UINT cnt) {$/;"	f	file:
mem_cpy	Utilities/Third_Party/fat_fs/src/ff.c	/^void mem_cpy (void* dst, const void* src, UINT cnt) {$/;"	f	file:
mem_set	Utilities/Third_Party/fat_fs/src/ff.c	/^void mem_set (void* dst, int val, UINT cnt) {$/;"	f	file:
move_window	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT move_window ($/;"	f	file:
pick_lfn	Utilities/Third_Party/fat_fs/src/ff.c	/^int pick_lfn (			\/* 1:Succeeded, 0:Buffer overflow *\/$/;"	f	file:
put_fat	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT put_fat ($/;"	f
remove_chain	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT remove_chain ($/;"	f	file:
st_clust	Utilities/Third_Party/fat_fs/src/ff.c	/^void st_clust ($/;"	f	file:
sum_sfn	Utilities/Third_Party/fat_fs/src/ff.c	/^BYTE sum_sfn ($/;"	f	file:
sync_fs	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT sync_fs (	\/* FR_OK: successful, FR_DISK_ERR: failed *\/$/;"	f	file:
sync_window	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT sync_window ($/;"	f	file:
unlock_fs	Utilities/Third_Party/fat_fs/src/ff.c	/^void unlock_fs ($/;"	f	file:
validate	Utilities/Third_Party/fat_fs/src/ff.c	/^FRESULT validate (	\/* FR_OK(0): The object is valid, !=0: Invalid *\/$/;"	f	file:
_TINY_TABLE	Utilities/Third_Party/fat_fs/src/option/cc932.c	9;"	d	file:
ff_convert	Utilities/Third_Party/fat_fs/src/option/cc932.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f
ff_wtoupper	Utilities/Third_Party/fat_fs/src/option/cc932.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f
sjis2uni	Utilities/Third_Party/fat_fs/src/option/cc932.c	/^const WCHAR sjis2uni[] = {$/;"	v	file:
uni2sjis	Utilities/Third_Party/fat_fs/src/option/cc932.c	/^const WCHAR uni2sjis[] = {$/;"	v	file:
ff_convert	Utilities/Third_Party/fat_fs/src/option/cc936.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f
ff_wtoupper	Utilities/Third_Party/fat_fs/src/option/cc936.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f
oem2uni	Utilities/Third_Party/fat_fs/src/option/cc936.c	/^const WCHAR oem2uni[] = {$/;"	v	file:
uni2oem	Utilities/Third_Party/fat_fs/src/option/cc936.c	/^const WCHAR uni2oem[] = {$/;"	v	file:
ff_convert	Utilities/Third_Party/fat_fs/src/option/cc949.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f
ff_wtoupper	Utilities/Third_Party/fat_fs/src/option/cc949.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f
oem2uni	Utilities/Third_Party/fat_fs/src/option/cc949.c	/^const WCHAR oem2uni[] = {$/;"	v	file:
uni2oem	Utilities/Third_Party/fat_fs/src/option/cc949.c	/^const WCHAR uni2oem[] = {$/;"	v	file:
ff_convert	Utilities/Third_Party/fat_fs/src/option/cc950.c	/^WCHAR ff_convert (	\/* Converted code, 0 means conversion error *\/$/;"	f
ff_wtoupper	Utilities/Third_Party/fat_fs/src/option/cc950.c	/^WCHAR ff_wtoupper (	\/* Upper converted character *\/$/;"	f
oem2uni	Utilities/Third_Party/fat_fs/src/option/cc950.c	/^const WCHAR oem2uni[] = {$/;"	v	file:
uni2oem	Utilities/Third_Party/fat_fs/src/option/cc950.c	/^const WCHAR uni2oem[] = {$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1250(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1251(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1252(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1253(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1254(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP1255(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP437(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP720(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP737(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP775(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP850(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP852(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP855(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP857(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP858(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP862(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP866(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
Tbl	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	/^const WCHAR Tbl[] = {	\/*  CP874(0x80-0xFF) to Unicode conversion table *\/$/;"	v	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	120;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	142;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	164;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	186;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	208;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	230;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	252;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	274;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	296;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	318;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	32;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	340;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	362;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	384;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	406;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	428;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	54;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	76;"	d	file:
_TBLDEF	Utilities/Third_Party/fat_fs/src/option/ccsbcs.c	98;"	d	file:
ff_cre_syncobj	Utilities/Third_Party/fat_fs/src/option/syscall.c	/^int ff_cre_syncobj (	\/* TRUE:Function succeeded, FALSE:Could not create due to any error *\/$/;"	f
ff_del_syncobj	Utilities/Third_Party/fat_fs/src/option/syscall.c	/^int ff_del_syncobj (	\/* TRUE:Function succeeded, FALSE:Could not delete due to any error *\/$/;"	f
ff_memalloc	Utilities/Third_Party/fat_fs/src/option/syscall.c	/^void* ff_memalloc (	\/* Returns pointer to the allocated memory block *\/$/;"	f
ff_memfree	Utilities/Third_Party/fat_fs/src/option/syscall.c	/^void ff_memfree($/;"	f
ff_rel_grant	Utilities/Third_Party/fat_fs/src/option/syscall.c	/^void ff_rel_grant ($/;"	f
ff_req_grant	Utilities/Third_Party/fat_fs/src/option/syscall.c	/^int ff_req_grant (	\/* TRUE:Got a grant to access the volume, FALSE:Could not get a grant *\/$/;"	f
corINITIAL_STATE	croutine.c	93;"	d	file:
prvAddCoRoutineToReadyQueue	croutine.c	102;"	d	file:
prvCheckDelayedList	croutine.c	/^static void prvCheckDelayedList( void )$/;"	f	file:
prvCheckPendingReadyList	croutine.c	/^static void prvCheckPendingReadyList( void )$/;"	f	file:
prvInitialiseCoRoutineLists	croutine.c	/^static void prvInitialiseCoRoutineLists( void )$/;"	f	file:
pxCurrentCoRoutine	croutine.c	/^CRCB_t * pxCurrentCoRoutine = NULL;$/;"	v
pxDelayedCoRoutineList	croutine.c	/^static List_t * pxDelayedCoRoutineList;									\/*< Points to the delayed co-routine list currently being used. *\/$/;"	v	file:
pxOverflowDelayedCoRoutineList	croutine.c	/^static List_t * pxOverflowDelayedCoRoutineList;							\/*< Points to the delayed co-routine list currently being used to hold co-routines that have overflowed the current tick count. *\/$/;"	v	file:
pxReadyCoRoutineLists	croutine.c	/^static List_t pxReadyCoRoutineLists[ configMAX_CO_ROUTINE_PRIORITIES ];	\/*< Prioritised ready co-routines. *\/$/;"	v	file:
static	croutine.c	75;"	d	file:
uxTopCoRoutineReadyPriority	croutine.c	/^static UBaseType_t uxTopCoRoutineReadyPriority = 0;$/;"	v	file:
vCoRoutineAddToDelayedList	croutine.c	/^void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )$/;"	f
vCoRoutineSchedule	croutine.c	/^void vCoRoutineSchedule( void )$/;"	f
xCoRoutineCreate	croutine.c	/^BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )$/;"	f
xCoRoutineRemoveFromEventList	croutine.c	/^BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )$/;"	f
xCoRoutineTickCount	croutine.c	/^static TickType_t xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	file:
xDelayedCoRoutineList1	croutine.c	/^static List_t xDelayedCoRoutineList1;									\/*< Delayed co-routines. *\/$/;"	v	file:
xDelayedCoRoutineList2	croutine.c	/^static List_t xDelayedCoRoutineList2;									\/*< Delayed co-routines (two lists are used - one for delays that have overflowed the current tick count. *\/$/;"	v	file:
xLastTickCount	croutine.c	/^static TickType_t xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	file:
xPassedTicks	croutine.c	/^static TickType_t xCoRoutineTickCount = 0, xLastTickCount = 0, xPassedTicks = 0;$/;"	v	file:
xPendingReadyCoRoutineList	croutine.c	/^static List_t xPendingReadyCoRoutineList;								\/*< Holds co-routines that have been readied by an external event.  They cannot be added directly to the ready lists as the ready lists cannot be accessed by interrupts. *\/$/;"	v	file:
EventGroup_t	event_groups.c	/^} EventGroup_t;$/;"	t	typeref:struct:xEventGroupDefinition	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	event_groups.c	72;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	event_groups.c	84;"	d	file:
eventCLEAR_EVENTS_ON_EXIT_BIT	event_groups.c	103;"	d	file:
eventCLEAR_EVENTS_ON_EXIT_BIT	event_groups.c	98;"	d	file:
eventEVENT_BITS_CONTROL_BYTES	event_groups.c	101;"	d	file:
eventEVENT_BITS_CONTROL_BYTES	event_groups.c	106;"	d	file:
eventUNBLOCKED_DUE_TO_BIT_SET	event_groups.c	104;"	d	file:
eventUNBLOCKED_DUE_TO_BIT_SET	event_groups.c	99;"	d	file:
eventWAIT_FOR_ALL_BITS	event_groups.c	100;"	d	file:
eventWAIT_FOR_ALL_BITS	event_groups.c	105;"	d	file:
prvTestWaitCondition	event_groups.c	/^static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )$/;"	f	file:
uxEventBits	event_groups.c	/^	EventBits_t uxEventBits;$/;"	m	struct:xEventGroupDefinition	file:
uxEventGroupGetNumber	event_groups.c	/^	UBaseType_t uxEventGroupGetNumber( void* xEventGroup )$/;"	f
uxEventGroupNumber	event_groups.c	/^		UBaseType_t uxEventGroupNumber;$/;"	m	struct:xEventGroupDefinition	file:
vEventGroupDelete	event_groups.c	/^void vEventGroupDelete( EventGroupHandle_t xEventGroup )$/;"	f
vEventGroupSetBitsCallback	event_groups.c	/^void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )$/;"	f
xEventGroupClearBits	event_groups.c	/^EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )$/;"	f
xEventGroupClearBitsFromISR	event_groups.c	/^EventBits_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )$/;"	f
xEventGroupCreate	event_groups.c	/^EventGroupHandle_t xEventGroupCreate( void )$/;"	f
xEventGroupDefinition	event_groups.c	/^typedef struct xEventGroupDefinition$/;"	s	file:
xEventGroupSetBits	event_groups.c	/^EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )$/;"	f
xEventGroupSetBitsFromISR	event_groups.c	/^	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )$/;"	f
xEventGroupSync	event_groups.c	/^EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )$/;"	f
xEventGroupWaitBits	event_groups.c	/^EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )$/;"	f
xTasksWaitingForBits	event_groups.c	/^	List_t xTasksWaitingForBits;		\/*< List of tasks waiting for a bit to be set. *\/$/;"	m	struct:xEventGroupDefinition	file:
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
INCLUDE_eTaskGetState	include/FreeRTOS.h	205;"	d
INCLUDE_pcTaskGetTaskName	include/FreeRTOS.h	193;"	d
INCLUDE_uxTaskGetStackHighWaterMark	include/FreeRTOS.h	201;"	d
INCLUDE_xEventGroupSetBitFromISR	include/FreeRTOS.h	249;"	d
INCLUDE_xQueueGetMutexHolder	include/FreeRTOS.h	185;"	d
INCLUDE_xSemaphoreGetMutexHolder	include/FreeRTOS.h	189;"	d
INCLUDE_xTaskGetCurrentTaskHandle	include/FreeRTOS.h	285;"	d
INCLUDE_xTaskGetIdleTaskHandle	include/FreeRTOS.h	177;"	d
INCLUDE_xTaskGetSchedulerState	include/FreeRTOS.h	281;"	d
INCLUDE_xTaskResumeFromISR	include/FreeRTOS.h	245;"	d
INCLUDE_xTimerGetTimerDaemonTaskHandle	include/FreeRTOS.h	181;"	d
INCLUDE_xTimerPendFunctionCall	include/FreeRTOS.h	253;"	d
INC_FREERTOS_H	include/FreeRTOS.h	67;"	d
configASSERT	include/FreeRTOS.h	257;"	d
configASSERT_DEFINED	include/FreeRTOS.h	258;"	d
configASSERT_DEFINED	include/FreeRTOS.h	260;"	d
configCHECK_FOR_STACK_OVERFLOW	include/FreeRTOS.h	397;"	d
configENABLE_BACKWARD_COMPATIBILITY	include/FreeRTOS.h	723;"	d
configEXPECTED_IDLE_TIME_BEFORE_SLEEP	include/FreeRTOS.h	665;"	d
configGENERATE_RUN_TIME_STATS	include/FreeRTOS.h	619;"	d
configIDLE_SHOULD_YIELD	include/FreeRTOS.h	237;"	d
configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS	include/FreeRTOS.h	697;"	d
configMAX_TASK_NAME_LEN	include/FreeRTOS.h	233;"	d
configPOST_SLEEP_PROCESSING	include/FreeRTOS.h	681;"	d
configPRE_SLEEP_PROCESSING	include/FreeRTOS.h	677;"	d
configQUEUE_REGISTRY_SIZE	include/FreeRTOS.h	310;"	d
configUSE_ALTERNATIVE_API	include/FreeRTOS.h	225;"	d
configUSE_APPLICATION_TASK_TAG	include/FreeRTOS.h	197;"	d
configUSE_COUNTING_SEMAPHORES	include/FreeRTOS.h	221;"	d
configUSE_MALLOC_FAILED_HOOK	include/FreeRTOS.h	641;"	d
configUSE_MUTEXES	include/FreeRTOS.h	213;"	d
configUSE_NEWLIB_REENTRANT	include/FreeRTOS.h	701;"	d
configUSE_PORT_OPTIMISED_TASK_SELECTION	include/FreeRTOS.h	102;"	d
configUSE_QUEUE_SETS	include/FreeRTOS.h	685;"	d
configUSE_RECURSIVE_MUTEXES	include/FreeRTOS.h	209;"	d
configUSE_STATS_FORMATTING_FUNCTIONS	include/FreeRTOS.h	705;"	d
configUSE_TICKLESS_IDLE	include/FreeRTOS.h	673;"	d
configUSE_TIMERS	include/FreeRTOS.h	217;"	d
configUSE_TIME_SLICING	include/FreeRTOS.h	693;"	d
configUSE_TRACE_FACILITY	include/FreeRTOS.h	713;"	d
eTaskStateGet	include/FreeRTOS.h	727;"	d
mtCOVERAGE_TEST_MARKER	include/FreeRTOS.h	717;"	d
pdTASK_CODE	include/FreeRTOS.h	746;"	d
pdTASK_HOOK_CODE	include/FreeRTOS.h	740;"	d
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	include/FreeRTOS.h	709;"	d
portCLEAN_UP_TCB	include/FreeRTOS.h	298;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	include/FreeRTOS.h	294;"	d
portCONFIGURE_TIMER_FOR_RUN_TIME_STATS	include/FreeRTOS.h	637;"	d
portCRITICAL_NESTING_IN_TCB	include/FreeRTOS.h	229;"	d
portPOINTER_SIZE_TYPE	include/FreeRTOS.h	319;"	d
portPRE_TASK_DELETE_HOOK	include/FreeRTOS.h	302;"	d
portPRIVILEGE_BIT	include/FreeRTOS.h	645;"	d
portSETUP_TCB	include/FreeRTOS.h	306;"	d
portSET_INTERRUPT_MASK_FROM_ISR	include/FreeRTOS.h	290;"	d
portSUPPRESS_TICKS_AND_SLEEP	include/FreeRTOS.h	661;"	d
portTASK_USES_FLOATING_POINT	include/FreeRTOS.h	689;"	d
portTICK_RATE_MS	include/FreeRTOS.h	741;"	d
portTickType	include/FreeRTOS.h	728;"	d
portYIELD_WITHIN_API	include/FreeRTOS.h	649;"	d
pvPortMallocAligned	include/FreeRTOS.h	653;"	d
tmrTIMER_CALLBACK	include/FreeRTOS.h	745;"	d
traceBLOCKING_ON_QUEUE_RECEIVE	include/FreeRTOS.h	385;"	d
traceBLOCKING_ON_QUEUE_SEND	include/FreeRTOS.h	393;"	d
traceCREATE_COUNTING_SEMAPHORE	include/FreeRTOS.h	439;"	d
traceCREATE_COUNTING_SEMAPHORE_FAILED	include/FreeRTOS.h	443;"	d
traceCREATE_MUTEX	include/FreeRTOS.h	415;"	d
traceCREATE_MUTEX_FAILED	include/FreeRTOS.h	419;"	d
traceEND	include/FreeRTOS.h	332;"	d
traceEVENT_GROUP_CLEAR_BITS	include/FreeRTOS.h	587;"	d
traceEVENT_GROUP_CLEAR_BITS_FROM_ISR	include/FreeRTOS.h	591;"	d
traceEVENT_GROUP_CREATE	include/FreeRTOS.h	563;"	d
traceEVENT_GROUP_CREATE_FAILED	include/FreeRTOS.h	567;"	d
traceEVENT_GROUP_DELETE	include/FreeRTOS.h	603;"	d
traceEVENT_GROUP_SET_BITS	include/FreeRTOS.h	595;"	d
traceEVENT_GROUP_SET_BITS_FROM_ISR	include/FreeRTOS.h	599;"	d
traceEVENT_GROUP_SYNC_BLOCK	include/FreeRTOS.h	571;"	d
traceEVENT_GROUP_SYNC_END	include/FreeRTOS.h	575;"	d
traceEVENT_GROUP_WAIT_BITS_BLOCK	include/FreeRTOS.h	579;"	d
traceEVENT_GROUP_WAIT_BITS_END	include/FreeRTOS.h	583;"	d
traceFREE	include/FreeRTOS.h	559;"	d
traceGIVE_MUTEX_RECURSIVE	include/FreeRTOS.h	423;"	d
traceGIVE_MUTEX_RECURSIVE_FAILED	include/FreeRTOS.h	427;"	d
traceINCREASE_TICK_COUNT	include/FreeRTOS.h	344;"	d
traceLOW_POWER_IDLE_BEGIN	include/FreeRTOS.h	349;"	d
traceLOW_POWER_IDLE_END	include/FreeRTOS.h	354;"	d
traceMALLOC	include/FreeRTOS.h	555;"	d
traceMOVED_TASK_TO_READY_STATE	include/FreeRTOS.h	403;"	d
tracePEND_FUNC_CALL	include/FreeRTOS.h	607;"	d
tracePEND_FUNC_CALL_FROM_ISR	include/FreeRTOS.h	611;"	d
traceQUEUE_CREATE	include/FreeRTOS.h	407;"	d
traceQUEUE_CREATE_FAILED	include/FreeRTOS.h	411;"	d
traceQUEUE_DELETE	include/FreeRTOS.h	491;"	d
traceQUEUE_PEEK	include/FreeRTOS.h	459;"	d
traceQUEUE_PEEK_FROM_ISR	include/FreeRTOS.h	463;"	d
traceQUEUE_PEEK_FROM_ISR_FAILED	include/FreeRTOS.h	487;"	d
traceQUEUE_RECEIVE	include/FreeRTOS.h	455;"	d
traceQUEUE_RECEIVE_FAILED	include/FreeRTOS.h	467;"	d
traceQUEUE_RECEIVE_FROM_ISR	include/FreeRTOS.h	479;"	d
traceQUEUE_RECEIVE_FROM_ISR_FAILED	include/FreeRTOS.h	483;"	d
traceQUEUE_REGISTRY_ADD	include/FreeRTOS.h	615;"	d
traceQUEUE_SEND	include/FreeRTOS.h	447;"	d
traceQUEUE_SEND_FAILED	include/FreeRTOS.h	451;"	d
traceQUEUE_SEND_FROM_ISR	include/FreeRTOS.h	471;"	d
traceQUEUE_SEND_FROM_ISR_FAILED	include/FreeRTOS.h	475;"	d
traceSTART	include/FreeRTOS.h	326;"	d
traceTAKE_MUTEX_RECURSIVE	include/FreeRTOS.h	431;"	d
traceTAKE_MUTEX_RECURSIVE_FAILED	include/FreeRTOS.h	435;"	d
traceTASK_CREATE	include/FreeRTOS.h	495;"	d
traceTASK_CREATE_FAILED	include/FreeRTOS.h	499;"	d
traceTASK_DELAY	include/FreeRTOS.h	511;"	d
traceTASK_DELAY_UNTIL	include/FreeRTOS.h	507;"	d
traceTASK_DELETE	include/FreeRTOS.h	503;"	d
traceTASK_INCREMENT_TICK	include/FreeRTOS.h	531;"	d
traceTASK_PRIORITY_DISINHERIT	include/FreeRTOS.h	377;"	d
traceTASK_PRIORITY_INHERIT	include/FreeRTOS.h	369;"	d
traceTASK_PRIORITY_SET	include/FreeRTOS.h	515;"	d
traceTASK_RESUME	include/FreeRTOS.h	523;"	d
traceTASK_RESUME_FROM_ISR	include/FreeRTOS.h	527;"	d
traceTASK_SUSPEND	include/FreeRTOS.h	519;"	d
traceTASK_SWITCHED_IN	include/FreeRTOS.h	338;"	d
traceTASK_SWITCHED_OUT	include/FreeRTOS.h	360;"	d
traceTIMER_COMMAND_RECEIVED	include/FreeRTOS.h	551;"	d
traceTIMER_COMMAND_SEND	include/FreeRTOS.h	543;"	d
traceTIMER_CREATE	include/FreeRTOS.h	535;"	d
traceTIMER_CREATE_FAILED	include/FreeRTOS.h	539;"	d
traceTIMER_EXPIRED	include/FreeRTOS.h	547;"	d
vPortFreeAligned	include/FreeRTOS.h	657;"	d
vQueueAddToRegistry	include/FreeRTOS.h	314;"	d
vQueueUnregisterQueue	include/FreeRTOS.h	315;"	d
xCoRoutineHandle	include/FreeRTOS.h	739;"	d
xList	include/FreeRTOS.h	748;"	d
xListItem	include/FreeRTOS.h	747;"	d
xMemoryRegion	include/FreeRTOS.h	735;"	d
xQueueHandle	include/FreeRTOS.h	730;"	d
xQueueSetHandle	include/FreeRTOS.h	732;"	d
xQueueSetMemberHandle	include/FreeRTOS.h	733;"	d
xSemaphoreHandle	include/FreeRTOS.h	731;"	d
xTaskHandle	include/FreeRTOS.h	729;"	d
xTaskParameters	include/FreeRTOS.h	736;"	d
xTaskStatusType	include/FreeRTOS.h	737;"	d
xTimeOutType	include/FreeRTOS.h	734;"	d
xTimerHandle	include/FreeRTOS.h	738;"	d
STACK_MACROS_H	include/StackMacros.h	67;"	d
taskFIRST_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	106;"	d
taskFIRST_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	121;"	d
taskFIRST_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	88;"	d
taskSECOND_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	136;"	d
taskSECOND_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	157;"	d
taskSECOND_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	89;"	d
taskSECOND_CHECK_FOR_STACK_OVERFLOW	include/StackMacros.h	98;"	d
CO_ROUTINE_H	include/croutine.h	67;"	d
CRCB_t	include/croutine.h	/^} CRCB_t; \/* Co-routine control block.  Note must be identical in size down to uxPriority with TCB_t. *\/$/;"	t	typeref:struct:corCoRoutineControlBlock
CoRoutineHandle_t	include/croutine.h	/^typedef void * CoRoutineHandle_t;$/;"	t
corCoRoutineControlBlock	include/croutine.h	/^typedef struct corCoRoutineControlBlock$/;"	s
crCOROUTINE_CODE	include/croutine.h	/^typedef void (*crCOROUTINE_CODE)( CoRoutineHandle_t, UBaseType_t );$/;"	t
crDELAY	include/croutine.h	328;"	d
crEND	include/croutine.h	273;"	d
crQUEUE_RECEIVE	include/croutine.h	510;"	d
crQUEUE_RECEIVE_FROM_ISR	include/croutine.h	732;"	d
crQUEUE_SEND	include/croutine.h	418;"	d
crQUEUE_SEND_FROM_ISR	include/croutine.h	619;"	d
crSET_STATE0	include/croutine.h	279;"	d
crSET_STATE1	include/croutine.h	280;"	d
crSTART	include/croutine.h	242;"	d
pxCoRoutineFunction	include/croutine.h	/^	crCOROUTINE_CODE 	pxCoRoutineFunction;$/;"	m	struct:corCoRoutineControlBlock
uxIndex	include/croutine.h	/^	UBaseType_t 		uxIndex;			\/*< Used to distinguish between co-routines when multiple co-routines use the same co-routine function. *\/$/;"	m	struct:corCoRoutineControlBlock
uxPriority	include/croutine.h	/^	UBaseType_t 		uxPriority;			\/*< The priority of the co-routine in relation to other co-routines. *\/$/;"	m	struct:corCoRoutineControlBlock
uxState	include/croutine.h	/^	uint16_t 			uxState;			\/*< Used internally by the co-routine implementation. *\/$/;"	m	struct:corCoRoutineControlBlock
xEventListItem	include/croutine.h	/^	ListItem_t			xEventListItem;		\/*< List item used to place the CRCB in event lists. *\/$/;"	m	struct:corCoRoutineControlBlock
xGenericListItem	include/croutine.h	/^	ListItem_t			xGenericListItem;	\/*< List item used to place the CRCB in ready and blocked queues. *\/$/;"	m	struct:corCoRoutineControlBlock
EVENT_GROUPS_H	include/event_groups.h	67;"	d
EventBits_t	include/event_groups.h	/^typedef TickType_t EventBits_t;$/;"	t
EventGroupHandle_t	include/event_groups.h	/^typedef void * EventGroupHandle_t;$/;"	t
xEventGroupGetBits	include/event_groups.h	634;"	d
xEventGroupGetBitsFromISR	include/event_groups.h	651;"	d
xEventGroupSetBitsFromISR	include/event_groups.h	488;"	d
LIST_H	include/list.h	96;"	d
ListItem_t	include/list.h	/^typedef struct xLIST_ITEM ListItem_t;					\/* For some reason lint wants this as two separate definitions. *\/$/;"	t	typeref:struct:xLIST_ITEM
List_t	include/list.h	/^} List_t;$/;"	t	typeref:struct:xLIST
MiniListItem_t	include/list.h	/^typedef struct xMINI_LIST_ITEM MiniListItem_t;$/;"	t	typeref:struct:xMINI_LIST_ITEM
configLIST_VOLATILE	include/list.h	127;"	d
listCURRENT_LIST_LENGTH	include/list.h	246;"	d
listGET_END_MARKER	include/list.h	232;"	d
listGET_HEAD_ENTRY	include/list.h	216;"	d
listGET_ITEM_VALUE_OF_HEAD_ENTRY	include/list.h	208;"	d
listGET_LIST_ITEM_OWNER	include/list.h	180;"	d
listGET_LIST_ITEM_VALUE	include/list.h	199;"	d
listGET_NEXT	include/list.h	224;"	d
listGET_OWNER_OF_HEAD_ENTRY	include/list.h	298;"	d
listGET_OWNER_OF_NEXT_ENTRY	include/list.h	268;"	d
listIS_CONTAINED_WITHIN	include/list.h	309;"	d
listLIST_IS_EMPTY	include/list.h	241;"	d
listLIST_IS_INITIALISED	include/list.h	324;"	d
listLIST_ITEM_CONTAINER	include/list.h	317;"	d
listSET_LIST_ITEM_OWNER	include/list.h	171;"	d
listSET_LIST_ITEM_VALUE	include/list.h	189;"	d
pvContainer	include/list.h	/^	void * configLIST_VOLATILE pvContainer;				\/*< Pointer to the list in which this list item is placed (if any). *\/$/;"	m	struct:xLIST_ITEM
pvOwner	include/list.h	/^	void * pvOwner;										\/*< Pointer to the object (normally a TCB) that contains the list item.  There is therefore a two way link between the object containing the list item and the list item itself. *\/$/;"	m	struct:xLIST_ITEM
pxIndex	include/list.h	/^	ListItem_t * configLIST_VOLATILE pxIndex;		\/*< Used to walk through the list.  Points to the last item returned by a call to listGET_OWNER_OF_NEXT_ENTRY (). *\/$/;"	m	struct:xLIST
pxNext	include/list.h	/^	struct xLIST_ITEM * configLIST_VOLATILE pxNext;		\/*< Pointer to the next ListItem_t in the list. *\/$/;"	m	struct:xLIST_ITEM	typeref:struct:xLIST_ITEM::configLIST_VOLATILE
pxNext	include/list.h	/^	struct xLIST_ITEM * configLIST_VOLATILE pxNext;$/;"	m	struct:xMINI_LIST_ITEM	typeref:struct:xMINI_LIST_ITEM::configLIST_VOLATILE
pxPrevious	include/list.h	/^	struct xLIST_ITEM * configLIST_VOLATILE pxPrevious;	\/*< Pointer to the previous ListItem_t in the list. *\/$/;"	m	struct:xLIST_ITEM	typeref:struct:xLIST_ITEM::configLIST_VOLATILE
pxPrevious	include/list.h	/^	struct xLIST_ITEM * configLIST_VOLATILE pxPrevious;$/;"	m	struct:xMINI_LIST_ITEM	typeref:struct:xMINI_LIST_ITEM::configLIST_VOLATILE
uxNumberOfItems	include/list.h	/^	configLIST_VOLATILE UBaseType_t uxNumberOfItems;$/;"	m	struct:xLIST
xItemValue	include/list.h	/^	configLIST_VOLATILE TickType_t xItemValue;			\/*< The value being listed.  In most cases this is used to sort the list in descending order. *\/$/;"	m	struct:xLIST_ITEM
xItemValue	include/list.h	/^	configLIST_VOLATILE TickType_t xItemValue;$/;"	m	struct:xMINI_LIST_ITEM
xLIST	include/list.h	/^typedef struct xLIST$/;"	s
xLIST_ITEM	include/list.h	/^struct xLIST_ITEM$/;"	s
xListEnd	include/list.h	/^	MiniListItem_t xListEnd;						\/*< List item that contains the maximum possible item value meaning it is always at the end of the list and is therefore used as a marker. *\/$/;"	m	struct:xLIST
xMINI_LIST_ITEM	include/list.h	/^struct xMINI_LIST_ITEM$/;"	s
MPU_WRAPPERS_H	include/mpu_wrappers.h	67;"	d
PRIVILEGED_DATA	include/mpu_wrappers.h	138;"	d
PRIVILEGED_DATA	include/mpu_wrappers.h	145;"	d
PRIVILEGED_FUNCTION	include/mpu_wrappers.h	132;"	d
PRIVILEGED_FUNCTION	include/mpu_wrappers.h	137;"	d
PRIVILEGED_FUNCTION	include/mpu_wrappers.h	144;"	d
eTaskGetState	include/mpu_wrappers.h	85;"	d
portUSING_MPU_WRAPPERS	include/mpu_wrappers.h	146;"	d
pvPortMalloc	include/mpu_wrappers.h	121;"	d
uxQueueMessagesWaiting	include/mpu_wrappers.h	112;"	d
uxTaskGetNumberOfTasks	include/mpu_wrappers.h	91;"	d
uxTaskGetStackHighWaterMark	include/mpu_wrappers.h	97;"	d
uxTaskGetSystemState	include/mpu_wrappers.h	101;"	d
uxTaskPriorityGet	include/mpu_wrappers.h	83;"	d
vPortFree	include/mpu_wrappers.h	122;"	d
vPortInitialiseBlocks	include/mpu_wrappers.h	124;"	d
vQueueAddToRegistry	include/mpu_wrappers.h	127;"	d
vQueueDelete	include/mpu_wrappers.h	113;"	d
vQueueUnregisterQueue	include/mpu_wrappers.h	128;"	d
vTaskAllocateMPURegions	include/mpu_wrappers.h	79;"	d
vTaskDelay	include/mpu_wrappers.h	82;"	d
vTaskDelayUntil	include/mpu_wrappers.h	81;"	d
vTaskDelete	include/mpu_wrappers.h	80;"	d
vTaskGetRunTimeStats	include/mpu_wrappers.h	93;"	d
vTaskList	include/mpu_wrappers.h	92;"	d
vTaskPrioritySet	include/mpu_wrappers.h	84;"	d
vTaskResume	include/mpu_wrappers.h	87;"	d
vTaskSetApplicationTaskTag	include/mpu_wrappers.h	94;"	d
vTaskSuspend	include/mpu_wrappers.h	86;"	d
vTaskSuspendAll	include/mpu_wrappers.h	88;"	d
xPortGetFreeHeapSize	include/mpu_wrappers.h	123;"	d
xQueueAddToSet	include/mpu_wrappers.h	117;"	d
xQueueAltGenericReceive	include/mpu_wrappers.h	110;"	d
xQueueAltGenericSend	include/mpu_wrappers.h	109;"	d
xQueueCreateCountingSemaphore	include/mpu_wrappers.h	107;"	d
xQueueCreateMutex	include/mpu_wrappers.h	104;"	d
xQueueCreateSet	include/mpu_wrappers.h	115;"	d
xQueueGenericCreate	include/mpu_wrappers.h	103;"	d
xQueueGenericReceive	include/mpu_wrappers.h	111;"	d
xQueueGenericReset	include/mpu_wrappers.h	114;"	d
xQueueGenericSend	include/mpu_wrappers.h	108;"	d
xQueueGiveMutexRecursive	include/mpu_wrappers.h	105;"	d
xQueuePeekFromISR	include/mpu_wrappers.h	119;"	d
xQueueRemoveFromSet	include/mpu_wrappers.h	118;"	d
xQueueSelectFromSet	include/mpu_wrappers.h	116;"	d
xQueueTakeMutexRecursive	include/mpu_wrappers.h	106;"	d
xTaskCallApplicationTaskHook	include/mpu_wrappers.h	96;"	d
xTaskGenericCreate	include/mpu_wrappers.h	78;"	d
xTaskGetApplicationTaskTag	include/mpu_wrappers.h	95;"	d
xTaskGetCurrentTaskHandle	include/mpu_wrappers.h	98;"	d
xTaskGetIdleTaskHandle	include/mpu_wrappers.h	100;"	d
xTaskGetSchedulerState	include/mpu_wrappers.h	99;"	d
xTaskGetTickCount	include/mpu_wrappers.h	90;"	d
xTaskResumeAll	include/mpu_wrappers.h	89;"	d
PORTABLE_H	include/portable.h	71;"	d
portBYTE_ALIGNMENT_MASK	include/portable.h	325;"	d
portBYTE_ALIGNMENT_MASK	include/portable.h	329;"	d
portBYTE_ALIGNMENT_MASK	include/portable.h	333;"	d
portBYTE_ALIGNMENT_MASK	include/portable.h	337;"	d
portNUM_CONFIGURABLE_REGIONS	include/portable.h	345;"	d
pxISR	include/portable.h	/^	typedef void ( __interrupt __far *pxISR )();$/;"	t
pxISR	include/portable.h	/^    typedef void ( __interrupt __far *pxISR )();$/;"	t
PROJDEFS_H	include/projdefs.h	67;"	d
TaskFunction_t	include/projdefs.h	/^typedef void (*TaskFunction_t)( void * );$/;"	t
errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY	include/projdefs.h	84;"	d
errQUEUE_BLOCKED	include/projdefs.h	85;"	d
errQUEUE_EMPTY	include/projdefs.h	80;"	d
errQUEUE_FULL	include/projdefs.h	81;"	d
errQUEUE_YIELD	include/projdefs.h	86;"	d
pdFAIL	include/projdefs.h	79;"	d
pdFALSE	include/projdefs.h	75;"	d
pdPASS	include/projdefs.h	78;"	d
pdTRUE	include/projdefs.h	76;"	d
QUEUE_H	include/queue.h	68;"	d
QueueHandle_t	include/queue.h	/^typedef void * QueueHandle_t;$/;"	t
QueueSetHandle_t	include/queue.h	/^typedef void * QueueSetHandle_t;$/;"	t
QueueSetMemberHandle_t	include/queue.h	/^typedef void * QueueSetMemberHandle_t;$/;"	t
queueOVERWRITE	include/queue.h	103;"	d
queueQUEUE_TYPE_BASE	include/queue.h	106;"	d
queueQUEUE_TYPE_BINARY_SEMAPHORE	include/queue.h	110;"	d
queueQUEUE_TYPE_COUNTING_SEMAPHORE	include/queue.h	109;"	d
queueQUEUE_TYPE_MUTEX	include/queue.h	108;"	d
queueQUEUE_TYPE_RECURSIVE_MUTEX	include/queue.h	111;"	d
queueQUEUE_TYPE_SET	include/queue.h	107;"	d
queueSEND_TO_BACK	include/queue.h	101;"	d
queueSEND_TO_FRONT	include/queue.h	102;"	d
xQueueAltPeek	include/queue.h	1454;"	d
xQueueAltReceive	include/queue.h	1453;"	d
xQueueAltSendToBack	include/queue.h	1452;"	d
xQueueAltSendToFront	include/queue.h	1451;"	d
xQueueCreate	include/queue.h	169;"	d
xQueueOverwrite	include/queue.h	500;"	d
xQueueOverwriteFromISR	include/queue.h	1183;"	d
xQueuePeek	include/queue.h	684;"	d
xQueueReceive	include/queue.h	810;"	d
xQueueReset	include/queue.h	1492;"	d
xQueueSend	include/queue.h	417;"	d
xQueueSendFromISR	include/queue.h	1257;"	d
xQueueSendToBack	include/queue.h	333;"	d
xQueueSendToBackFromISR	include/queue.h	1096;"	d
xQueueSendToFront	include/queue.h	251;"	d
xQueueSendToFrontFromISR	include/queue.h	1025;"	d
SEMAPHORE_H	include/semphr.h	67;"	d
SemaphoreHandle_t	include/semphr.h	/^typedef QueueHandle_t SemaphoreHandle_t;$/;"	t
semBINARY_SEMAPHORE_QUEUE_LENGTH	include/semphr.h	77;"	d
semGIVE_BLOCK_TIME	include/semphr.h	79;"	d
semSEMAPHORE_QUEUE_ITEM_LENGTH	include/semphr.h	78;"	d
vSemaphoreCreateBinary	include/semphr.h	127;"	d
vSemaphoreDelete	include/semphr.h	821;"	d
xSemaphoreAltGive	include/semphr.h	517;"	d
xSemaphoreAltTake	include/semphr.h	356;"	d
xSemaphoreCreateBinary	include/semphr.h	181;"	d
xSemaphoreCreateCounting	include/semphr.h	807;"	d
xSemaphoreCreateMutex	include/semphr.h	689;"	d
xSemaphoreCreateRecursiveMutex	include/semphr.h	744;"	d
xSemaphoreGetMutexHolder	include/semphr.h	836;"	d
xSemaphoreGive	include/semphr.h	419;"	d
xSemaphoreGiveFromISR	include/semphr.h	608;"	d
xSemaphoreGiveRecursive	include/semphr.h	503;"	d
xSemaphoreTake	include/semphr.h	248;"	d
xSemaphoreTakeFromISR	include/semphr.h	642;"	d
xSemaphoreTakeRecursive	include/semphr.h	341;"	d
INC_TASK_H	include/task.h	68;"	d
MemoryRegion_t	include/task.h	/^} MemoryRegion_t;$/;"	t	typeref:struct:xMEMORY_REGION
TaskHandle_t	include/task.h	/^typedef void * TaskHandle_t;$/;"	t
TaskHookFunction_t	include/task.h	/^typedef BaseType_t (*TaskHookFunction_t)( void * );$/;"	t
TaskParameters_t	include/task.h	/^} TaskParameters_t;$/;"	t	typeref:struct:xTASK_PARAMETERS
TaskStatus_t	include/task.h	/^} TaskStatus_t;$/;"	t	typeref:struct:xTASK_STATUS
TimeOut_t	include/task.h	/^} TimeOut_t;$/;"	t	typeref:struct:xTIME_OUT
eAbortSleep	include/task.h	/^	eAbortSleep = 0,		\/* A task has been made ready or a context switch pended since portSUPPORESS_TICKS_AND_SLEEP() was called - abort entering a sleep mode. *\/$/;"	e	enum:__anon320
eBlocked	include/task.h	/^	eBlocked,		\/* The task being queried is in the Blocked state. *\/$/;"	e	enum:__anon319
eCurrentState	include/task.h	/^	eTaskState eCurrentState;		\/* The state in which the task existed when the structure was populated. *\/$/;"	m	struct:xTASK_STATUS
eDeleted	include/task.h	/^	eDeleted		\/* The task being queried has been deleted, but its TCB has not yet been freed. *\/$/;"	e	enum:__anon319
eNoTasksWaitingTimeout	include/task.h	/^	eNoTasksWaitingTimeout	\/* No tasks are waiting for a timeout so it is safe to enter a sleep mode that can only be exited by an external interrupt. *\/$/;"	e	enum:__anon320
eReady	include/task.h	/^	eReady,			\/* The task being queried is in a read or pending ready list. *\/$/;"	e	enum:__anon319
eRunning	include/task.h	/^	eRunning = 0,	\/* A task is querying the state of itself, so must be running. *\/$/;"	e	enum:__anon319
eSleepModeStatus	include/task.h	/^} eSleepModeStatus;$/;"	t	typeref:enum:__anon320
eStandardSleep	include/task.h	/^	eStandardSleep,			\/* Enter a sleep mode that will not last any longer than the expected idle time. *\/$/;"	e	enum:__anon320
eSuspended	include/task.h	/^	eSuspended,		\/* The task being queried is in the Suspended state, or is in the Blocked state with an infinite time out. *\/$/;"	e	enum:__anon319
eTaskState	include/task.h	/^} eTaskState;$/;"	t	typeref:enum:__anon319
pcName	include/task.h	/^	const char * const pcName;	\/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	m	struct:xTASK_PARAMETERS
pcTaskName	include/task.h	/^	const char *pcTaskName;			\/* A pointer to the task's name.  This value will be invalid if the task was deleted since the structure was populated! *\/ \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	m	struct:xTASK_STATUS
puxStackBuffer	include/task.h	/^	StackType_t *puxStackBuffer;$/;"	m	struct:xTASK_PARAMETERS
pvBaseAddress	include/task.h	/^	void *pvBaseAddress;$/;"	m	struct:xMEMORY_REGION
pvParameters	include/task.h	/^	void *pvParameters;$/;"	m	struct:xTASK_PARAMETERS
pvTaskCode	include/task.h	/^	TaskFunction_t pvTaskCode;$/;"	m	struct:xTASK_PARAMETERS
taskDISABLE_INTERRUPTS	include/task.h	226;"	d
taskENABLE_INTERRUPTS	include/task.h	236;"	d
taskENTER_CRITICAL	include/task.h	202;"	d
taskEXIT_CRITICAL	include/task.h	216;"	d
taskSCHEDULER_NOT_STARTED	include/task.h	242;"	d
taskSCHEDULER_RUNNING	include/task.h	243;"	d
taskSCHEDULER_SUSPENDED	include/task.h	241;"	d
taskYIELD	include/task.h	188;"	d
tskIDLE_PRIORITY	include/task.h	178;"	d
tskKERNEL_VERSION_BUILD	include/task.h	87;"	d
tskKERNEL_VERSION_MAJOR	include/task.h	85;"	d
tskKERNEL_VERSION_MINOR	include/task.h	86;"	d
tskKERNEL_VERSION_NUMBER	include/task.h	84;"	d
ulLengthInBytes	include/task.h	/^	uint32_t ulLengthInBytes;$/;"	m	struct:xMEMORY_REGION
ulParameters	include/task.h	/^	uint32_t ulParameters;$/;"	m	struct:xMEMORY_REGION
ulRunTimeCounter	include/task.h	/^	uint32_t ulRunTimeCounter;		\/* The total run time allocated to the task so far, as defined by the run time stats clock.  See http:\/\/www.freertos.org\/rtos-run-time-stats.html.  Only valid when configGENERATE_RUN_TIME_STATS is defined as 1 in FreeRTOSConfig.h. *\/$/;"	m	struct:xTASK_STATUS
usStackDepth	include/task.h	/^	uint16_t usStackDepth;$/;"	m	struct:xTASK_PARAMETERS
usStackHighWaterMark	include/task.h	/^	uint16_t usStackHighWaterMark;	\/* The minimum amount of stack space that has remained for the task since the task was created.  The closer this value is to zero the closer the task has come to overflowing its stack. *\/$/;"	m	struct:xTASK_STATUS
uxBasePriority	include/task.h	/^	UBaseType_t uxBasePriority;		\/* The priority to which the task will return if the task's current priority has been inherited to avoid unbounded priority inversion when obtaining a mutex.  Only valid if configUSE_MUTEXES is defined as 1 in FreeRTOSConfig.h. *\/$/;"	m	struct:xTASK_STATUS
uxCurrentPriority	include/task.h	/^	UBaseType_t uxCurrentPriority;	\/* The priority at which the task was running (may be inherited) when the structure was populated. *\/$/;"	m	struct:xTASK_STATUS
uxPriority	include/task.h	/^	UBaseType_t uxPriority;$/;"	m	struct:xTASK_PARAMETERS
xHandle	include/task.h	/^	TaskHandle_t xHandle;			\/* The handle of the task to which the rest of the information in the structure relates. *\/$/;"	m	struct:xTASK_STATUS
xMEMORY_REGION	include/task.h	/^typedef struct xMEMORY_REGION$/;"	s
xOverflowCount	include/task.h	/^	BaseType_t xOverflowCount;$/;"	m	struct:xTIME_OUT
xRegions	include/task.h	/^	MemoryRegion_t xRegions[ portNUM_CONFIGURABLE_REGIONS ];$/;"	m	struct:xTASK_PARAMETERS
xTASK_PARAMETERS	include/task.h	/^typedef struct xTASK_PARAMETERS$/;"	s
xTASK_STATUS	include/task.h	/^typedef struct xTASK_STATUS$/;"	s
xTIME_OUT	include/task.h	/^typedef struct xTIME_OUT$/;"	s
xTaskCreate	include/task.h	330;"	d
xTaskCreateRestricted	include/task.h	399;"	d
xTaskNumber	include/task.h	/^	UBaseType_t xTaskNumber;		\/* A number unique to the task. *\/$/;"	m	struct:xTASK_STATUS
xTimeOnEntering	include/task.h	/^	TickType_t  xTimeOnEntering;$/;"	m	struct:xTIME_OUT
PendedFunction_t	include/timers.h	/^typedef void (*PendedFunction_t)( void *, uint32_t );$/;"	t
TIMERS_H	include/timers.h	68;"	d
TimerCallbackFunction_t	include/timers.h	/^typedef void (*TimerCallbackFunction_t)( TimerHandle_t xTimer );$/;"	t
TimerHandle_t	include/timers.h	/^typedef void * TimerHandle_t;$/;"	t
tmrCOMMAND_CHANGE_PERIOD	include/timers.h	98;"	d
tmrCOMMAND_CHANGE_PERIOD_FROM_ISR	include/timers.h	105;"	d
tmrCOMMAND_DELETE	include/timers.h	99;"	d
tmrCOMMAND_EXECUTE_CALLBACK	include/timers.h	93;"	d
tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR	include/timers.h	92;"	d
tmrCOMMAND_RESET	include/timers.h	96;"	d
tmrCOMMAND_RESET_FROM_ISR	include/timers.h	103;"	d
tmrCOMMAND_START	include/timers.h	95;"	d
tmrCOMMAND_START_DONT_TRACE	include/timers.h	94;"	d
tmrCOMMAND_START_FROM_ISR	include/timers.h	102;"	d
tmrCOMMAND_STOP	include/timers.h	97;"	d
tmrCOMMAND_STOP_FROM_ISR	include/timers.h	104;"	d
tmrFIRST_FROM_ISR_COMMAND	include/timers.h	101;"	d
xTimerChangePeriod	include/timers.h	500;"	d
xTimerChangePeriodFromISR	include/timers.h	884;"	d
xTimerDelete	include/timers.h	538;"	d
xTimerReset	include/timers.h	662;"	d
xTimerResetFromISR	include/timers.h	970;"	d
xTimerStart	include/timers.h	378;"	d
xTimerStartFromISR	include/timers.h	748;"	d
xTimerStop	include/timers.h	420;"	d
xTimerStopFromISR	include/timers.h	811;"	d
uxListRemove	list.c	/^UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )$/;"	f
vListInitialise	list.c	/^void vListInitialise( List_t * const pxList )$/;"	f
vListInitialiseItem	list.c	/^void vListInitialiseItem( ListItem_t * const pxItem )$/;"	f
vListInsert	list.c	/^void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )$/;"	f
vListInsertEnd	list.c	/^void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )$/;"	f
portRESET_PIC	portable/BCC/16BitDOS/Flsh186/port.c	95;"	d	file:
portTIMER_0_CONTROL_REGISTER	portable/BCC/16BitDOS/Flsh186/port.c	99;"	d	file:
portTIMER_1_CONTROL_REGISTER	portable/BCC/16BitDOS/Flsh186/port.c	98;"	d	file:
portTIMER_EOI_TYPE	portable/BCC/16BitDOS/Flsh186/port.c	94;"	d	file:
portTIMER_INTERRUPT_ENABLE	portable/BCC/16BitDOS/Flsh186/port.c	100;"	d	file:
portTIMER_INT_NUMBER	portable/BCC/16BitDOS/Flsh186/port.c	96;"	d	file:
prvExitFunction	portable/BCC/16BitDOS/Flsh186/port.c	/^static void prvExitFunction( void )$/;"	f	file:
prvNonPreemptiveTick	portable/BCC/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	file:
prvPreemptiveTick	portable/BCC/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	file:
prvSetTickFrequency	portable/BCC/16BitDOS/Flsh186/port.c	/^static void prvSetTickFrequency( uint32_t ulTickRateHz )$/;"	f	file:
prvYieldProcessor	portable/BCC/16BitDOS/Flsh186/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	file:
pxOldSwitchISR	portable/BCC/16BitDOS/Flsh186/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();$/;"	v	file:
vPortEndScheduler	portable/BCC/16BitDOS/Flsh186/port.c	/^void vPortEndScheduler( void )$/;"	f
xJumpBuf	portable/BCC/16BitDOS/Flsh186/port.c	/^static jmp_buf xJumpBuf;$/;"	v	file:
xPortStartScheduler	portable/BCC/16BitDOS/Flsh186/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xSchedulerRunning	portable/BCC/16BitDOS/Flsh186/port.c	/^static BaseType_t xSchedulerRunning = pdFALSE;$/;"	v	file:
BaseType_t	portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/BCC/16BitDOS/Flsh186/prtmacro.h	67;"	d
StackType_t	portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/BCC/16BitDOS/Flsh186/prtmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/BCC/16BitDOS/Flsh186/prtmacro.h	86;"	d
portBYTE_ALIGNMENT	portable/BCC/16BitDOS/Flsh186/prtmacro.h	118;"	d
portCHAR	portable/BCC/16BitDOS/Flsh186/prtmacro.h	80;"	d
portDISABLE_INTERRUPTS	portable/BCC/16BitDOS/Flsh186/prtmacro.h	107;"	d
portDOUBLE	portable/BCC/16BitDOS/Flsh186/prtmacro.h	82;"	d
portENABLE_INTERRUPTS	portable/BCC/16BitDOS/Flsh186/prtmacro.h	109;"	d
portENTER_CRITICAL	portable/BCC/16BitDOS/Flsh186/prtmacro.h	102;"	d
portEXIT_CRITICAL	portable/BCC/16BitDOS/Flsh186/prtmacro.h	105;"	d
portFLOAT	portable/BCC/16BitDOS/Flsh186/prtmacro.h	81;"	d
portINITIAL_SW	portable/BCC/16BitDOS/Flsh186/prtmacro.h	119;"	d
portINPUT_BYTE	portable/BCC/16BitDOS/Flsh186/prtmacro.h	123;"	d
portINPUT_WORD	portable/BCC/16BitDOS/Flsh186/prtmacro.h	125;"	d
portLONG	portable/BCC/16BitDOS/Flsh186/prtmacro.h	83;"	d
portMAX_DELAY	portable/BCC/16BitDOS/Flsh186/prtmacro.h	94;"	d
portMAX_DELAY	portable/BCC/16BitDOS/Flsh186/prtmacro.h	97;"	d
portNOP	portable/BCC/16BitDOS/Flsh186/prtmacro.h	113;"	d
portOUTPUT_BYTE	portable/BCC/16BitDOS/Flsh186/prtmacro.h	124;"	d
portOUTPUT_WORD	portable/BCC/16BitDOS/Flsh186/prtmacro.h	126;"	d
portSHORT	portable/BCC/16BitDOS/Flsh186/prtmacro.h	84;"	d
portSTACK_GROWTH	portable/BCC/16BitDOS/Flsh186/prtmacro.h	114;"	d
portSTACK_TYPE	portable/BCC/16BitDOS/Flsh186/prtmacro.h	85;"	d
portSWITCH_INT_NUMBER	portable/BCC/16BitDOS/Flsh186/prtmacro.h	115;"	d
portTASK_FUNCTION	portable/BCC/16BitDOS/Flsh186/prtmacro.h	132;"	d
portTASK_FUNCTION_PROTO	portable/BCC/16BitDOS/Flsh186/prtmacro.h	131;"	d
portTICK_PERIOD_MS	portable/BCC/16BitDOS/Flsh186/prtmacro.h	117;"	d
portYIELD	portable/BCC/16BitDOS/Flsh186/prtmacro.h	116;"	d
portTIMER_INT_NUMBER	portable/BCC/16BitDOS/PC/port.c	93;"	d	file:
prvExitFunction	portable/BCC/16BitDOS/PC/port.c	/^static void prvExitFunction( void )$/;"	f	file:
prvNonPreemptiveTick	portable/BCC/16BitDOS/PC/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	file:
prvPortResetPIC	portable/BCC/16BitDOS/PC/port.c	/^static void prvPortResetPIC( void )$/;"	f	file:
prvPreemptiveTick	portable/BCC/16BitDOS/PC/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	file:
prvSetTickFrequency	portable/BCC/16BitDOS/PC/port.c	/^static void prvSetTickFrequency( uint32_t ulTickRateHz )$/;"	f	file:
prvSetTickFrequencyDefault	portable/BCC/16BitDOS/PC/port.c	/^static void prvSetTickFrequencyDefault( void )$/;"	f	file:
prvYieldProcessor	portable/BCC/16BitDOS/PC/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	file:
pxOldSwitchISR	portable/BCC/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();		$/;"	v	file:
pxOldSwitchISRPlus1	portable/BCC/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISRPlus1 )();	$/;"	v	file:
sDOSTickCounter	portable/BCC/16BitDOS/PC/port.c	/^static int16_t sDOSTickCounter;$/;"	v	file:
vPortEndScheduler	portable/BCC/16BitDOS/PC/port.c	/^void vPortEndScheduler( void )$/;"	f
xJumpBuf	portable/BCC/16BitDOS/PC/port.c	/^static jmp_buf xJumpBuf;$/;"	v	file:
xPortStartScheduler	portable/BCC/16BitDOS/PC/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xSchedulerRunning	portable/BCC/16BitDOS/PC/port.c	/^static BaseType_t xSchedulerRunning = pdFALSE;				$/;"	v	file:
BaseType_t	portable/BCC/16BitDOS/PC/prtmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/BCC/16BitDOS/PC/prtmacro.h	67;"	d
StackType_t	portable/BCC/16BitDOS/PC/prtmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/BCC/16BitDOS/PC/prtmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/BCC/16BitDOS/PC/prtmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/BCC/16BitDOS/PC/prtmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/BCC/16BitDOS/PC/prtmacro.h	86;"	d
portBYTE_ALIGNMENT	portable/BCC/16BitDOS/PC/prtmacro.h	121;"	d
portCHAR	portable/BCC/16BitDOS/PC/prtmacro.h	80;"	d
portDISABLE_INTERRUPTS	portable/BCC/16BitDOS/PC/prtmacro.h	107;"	d
portDOS_TICK_RATE	portable/BCC/16BitDOS/PC/prtmacro.h	117;"	d
portDOUBLE	portable/BCC/16BitDOS/PC/prtmacro.h	82;"	d
portENABLE_INTERRUPTS	portable/BCC/16BitDOS/PC/prtmacro.h	109;"	d
portENTER_CRITICAL	portable/BCC/16BitDOS/PC/prtmacro.h	102;"	d
portEXIT_CRITICAL	portable/BCC/16BitDOS/PC/prtmacro.h	105;"	d
portFLOAT	portable/BCC/16BitDOS/PC/prtmacro.h	81;"	d
portINITIAL_SW	portable/BCC/16BitDOS/PC/prtmacro.h	120;"	d
portINPUT_BYTE	portable/BCC/16BitDOS/PC/prtmacro.h	125;"	d
portLONG	portable/BCC/16BitDOS/PC/prtmacro.h	83;"	d
portMAX_DELAY	portable/BCC/16BitDOS/PC/prtmacro.h	94;"	d
portMAX_DELAY	portable/BCC/16BitDOS/PC/prtmacro.h	97;"	d
portNOP	portable/BCC/16BitDOS/PC/prtmacro.h	113;"	d
portOUTPUT_BYTE	portable/BCC/16BitDOS/PC/prtmacro.h	126;"	d
portSHORT	portable/BCC/16BitDOS/PC/prtmacro.h	84;"	d
portSTACK_GROWTH	portable/BCC/16BitDOS/PC/prtmacro.h	114;"	d
portSTACK_TYPE	portable/BCC/16BitDOS/PC/prtmacro.h	85;"	d
portSWITCH_INT_NUMBER	portable/BCC/16BitDOS/PC/prtmacro.h	115;"	d
portTASK_FUNCTION	portable/BCC/16BitDOS/PC/prtmacro.h	132;"	d
portTASK_FUNCTION_PROTO	portable/BCC/16BitDOS/PC/prtmacro.h	131;"	d
portTICKS_PER_DOS_TICK	portable/BCC/16BitDOS/PC/prtmacro.h	119;"	d
portTICK_PERIOD_MS	portable/BCC/16BitDOS/PC/prtmacro.h	118;"	d
portYIELD	portable/BCC/16BitDOS/PC/prtmacro.h	116;"	d
PORT_ASM_H	portable/BCC/16BitDOS/common/portasm.h	67;"	d
TCB_t	portable/BCC/16BitDOS/common/portasm.h	/^typedef void TCB_t;$/;"	t
portFIRST_CONTEXT	portable/BCC/16BitDOS/common/portasm.h	106;"	d
portSWITCH_CONTEXT	portable/BCC/16BitDOS/common/portasm.h	93;"	d
pxPortInitialiseStack	portable/BCC/16BitDOS/common/portcomn.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
portINITIAL_FPSCR	portable/CCS/ARM_Cortex-R4/port.c	93;"	d	file:
portINITIAL_SPSR	portable/CCS/ARM_Cortex-R4/port.c	92;"	d	file:
portINSTRUCTION_SIZE	portable/CCS/ARM_Cortex-R4/port.c	94;"	d	file:
portRTI_CLEARINTENA_REG	portable/CCS/ARM_Cortex-R4/port.c	87;"	d	file:
portRTI_CNT0_COMP0_REG	portable/CCS/ARM_Cortex-R4/port.c	84;"	d	file:
portRTI_CNT0_CPUC0_REG	portable/CCS/ARM_Cortex-R4/port.c	83;"	d	file:
portRTI_CNT0_FRC0_REG	portable/CCS/ARM_Cortex-R4/port.c	81;"	d	file:
portRTI_CNT0_UC0_REG	portable/CCS/ARM_Cortex-R4/port.c	82;"	d	file:
portRTI_CNT0_UDCP0_REG	portable/CCS/ARM_Cortex-R4/port.c	85;"	d	file:
portRTI_COMPCTRL_REG	portable/CCS/ARM_Cortex-R4/port.c	80;"	d	file:
portRTI_GCTRL_REG	portable/CCS/ARM_Cortex-R4/port.c	78;"	d	file:
portRTI_INTFLAG_REG	portable/CCS/ARM_Cortex-R4/port.c	88;"	d	file:
portRTI_SETINTENA_REG	portable/CCS/ARM_Cortex-R4/port.c	86;"	d	file:
portRTI_TBCTRL_REG	portable/CCS/ARM_Cortex-R4/port.c	79;"	d	file:
portSPACE_BETWEEN_TOS_AND_PARAMETERS	portable/CCS/ARM_Cortex-R4/port.c	99;"	d	file:
portTHUMB_MODE_BIT	portable/CCS/ARM_Cortex-R4/port.c	95;"	d	file:
prvSetupTimerInterrupt	portable/CCS/ARM_Cortex-R4/port.c	/^static void prvSetupTimerInterrupt(void)$/;"	f	file:
pxPortInitialiseStack	portable/CCS/ARM_Cortex-R4/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/CCS/ARM_Cortex-R4/port.c	/^uint32_t ulCriticalNesting = 9999;$/;"	v
ulTaskHasFPUContext	portable/CCS/ARM_Cortex-R4/port.c	/^uint32_t ulTaskHasFPUContext = 0;$/;"	v
vPortEndScheduler	portable/CCS/ARM_Cortex-R4/port.c	/^void vPortEndScheduler(void)$/;"	f
vPortEnterCritical	portable/CCS/ARM_Cortex-R4/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/CCS/ARM_Cortex-R4/port.c	/^void vPortExitCritical( void )$/;"	f
vPortNonPreemptiveTick	portable/CCS/ARM_Cortex-R4/port.c	/^	__interrupt void vPortNonPreemptiveTick( void )$/;"	f
vPortTaskUsesFPU	portable/CCS/ARM_Cortex-R4/port.c	/^	void vPortTaskUsesFPU( void )$/;"	f
xPortStartScheduler	portable/CCS/ARM_Cortex-R4/port.c	/^BaseType_t xPortStartScheduler(void)$/;"	f
portRESTORE_CONTEXT	portable/CCS/ARM_Cortex-R4/portASM.asm	/^portRESTORE_CONTEXT .macro$/;"	l
portSAVE_CONTEXT	portable/CCS/ARM_Cortex-R4/portASM.asm	/^portSAVE_CONTEXT .macro$/;"	l
pxCurrentTCBConst	portable/CCS/ARM_Cortex-R4/portASM.asm	/^pxCurrentTCBConst	.word	pxCurrentTCB$/;"	l
ulFPUContextConst	portable/CCS/ARM_Cortex-R4/portASM.asm	/^ulFPUContextConst 	.word   ulTaskHasFPUContext$/;"	l
vPortInitialiseFPSCR	portable/CCS/ARM_Cortex-R4/portASM.asm	/^vPortInitialiseFPSCR:$/;"	l
vPortPreemptiveTick	portable/CCS/ARM_Cortex-R4/portASM.asm	/^vPortPreemptiveTick:$/;"	l
vPortStartFirstTask	portable/CCS/ARM_Cortex-R4/portASM.asm	/^vPortStartFirstTask:$/;"	l
vPortYeildWithinAPI	portable/CCS/ARM_Cortex-R4/portASM.asm	/^vPortYeildWithinAPI:$/;"	l
vPortYieldProcessor	portable/CCS/ARM_Cortex-R4/portASM.asm	/^vPortYieldProcessor:$/;"	l
BaseType_t	portable/CCS/ARM_Cortex-R4/portmacro.h	/^typedef long BaseType_t;$/;"	t
StackType_t	portable/CCS/ARM_Cortex-R4/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/CCS/ARM_Cortex-R4/portmacro.h	/^    typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/CCS/ARM_Cortex-R4/portmacro.h	/^    typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/CCS/ARM_Cortex-R4/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
__PORTMACRO_H__	portable/CCS/ARM_Cortex-R4/portmacro.h	67;"	d
portBASE_TYPE	portable/CCS/ARM_Cortex-R4/portmacro.h	86;"	d
portBYTE_ALIGNMENT	portable/CCS/ARM_Cortex-R4/portmacro.h	104;"	d
portCHAR	portable/CCS/ARM_Cortex-R4/portmacro.h	80;"	d
portDISABLE_INTERRUPTS	portable/CCS/ARM_Cortex-R4/portmacro.h	111;"	d
portDOUBLE	portable/CCS/ARM_Cortex-R4/portmacro.h	82;"	d
portENABLE_INTERRUPTS	portable/CCS/ARM_Cortex-R4/portmacro.h	112;"	d
portENTER_CRITICAL	portable/CCS/ARM_Cortex-R4/portmacro.h	109;"	d
portEXIT_CRITICAL	portable/CCS/ARM_Cortex-R4/portmacro.h	110;"	d
portFLOAT	portable/CCS/ARM_Cortex-R4/portmacro.h	81;"	d
portGET_HIGHEST_PRIORITY	portable/CCS/ARM_Cortex-R4/portmacro.h	137;"	d
portLONG	portable/CCS/ARM_Cortex-R4/portmacro.h	83;"	d
portMAX_DELAY	portable/CCS/ARM_Cortex-R4/portmacro.h	94;"	d
portMAX_DELAY	portable/CCS/ARM_Cortex-R4/portmacro.h	97;"	d
portRECORD_READY_PRIORITY	portable/CCS/ARM_Cortex-R4/portmacro.h	132;"	d
portRESET_READY_PRIORITY	portable/CCS/ARM_Cortex-R4/portmacro.h	133;"	d
portSHORT	portable/CCS/ARM_Cortex-R4/portmacro.h	84;"	d
portSTACK_GROWTH	portable/CCS/ARM_Cortex-R4/portmacro.h	102;"	d
portSTACK_TYPE	portable/CCS/ARM_Cortex-R4/portmacro.h	85;"	d
portSYS_SSIR1_REG	portable/CCS/ARM_Cortex-R4/portmacro.h	118;"	d
portSYS_SSIR1_SSKEY	portable/CCS/ARM_Cortex-R4/portmacro.h	119;"	d
portTASK_FUNCTION	portable/CCS/ARM_Cortex-R4/portmacro.h	143;"	d
portTASK_FUNCTION_PROTO	portable/CCS/ARM_Cortex-R4/portmacro.h	144;"	d
portTICK_PERIOD_MS	portable/CCS/ARM_Cortex-R4/portmacro.h	103;"	d
portYIELD	portable/CCS/ARM_Cortex-R4/portmacro.h	117;"	d
portYIELD_FROM_ISR	portable/CCS/ARM_Cortex-R4/portmacro.h	121;"	d
portYIELD_WITHIN_API	portable/CCS/ARM_Cortex-R4/portmacro.h	120;"	d
TCB_t	portable/CCS/MSP430X/port.c	/^typedef void TCB_t;$/;"	t	file:
portACLK_FREQUENCY_HZ	portable/CCS/MSP430X/port.c	76;"	d	file:
portFLAGS_INT_ENABLED	portable/CCS/MSP430X/port.c	78;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/CCS/MSP430X/port.c	77;"	d	file:
pxPortInitialiseStack	portable/CCS/MSP430X/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/CCS/MSP430X/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/CCS/MSP430X/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSetupTimerInterrupt	portable/CCS/MSP430X/port.c	/^void vPortSetupTimerInterrupt( void )$/;"	f
vTickISREntry	portable/CCS/MSP430X/port.c	/^interrupt void vTickISREntry( void )$/;"	f
portRESTORE_CONTEXT	portable/CCS/MSP430X/portext.asm	/^portRESTORE_CONTEXT .macro$/;"	l
portSAVE_CONTEXT	portable/CCS/MSP430X/portext.asm	/^portSAVE_CONTEXT .macro$/;"	l
vPortCooperativeTickISR	portable/CCS/MSP430X/portext.asm	/^vPortCooperativeTickISR: .asmfunc$/;"	l
vPortPreemptiveTickISR	portable/CCS/MSP430X/portext.asm	/^vPortPreemptiveTickISR: .asmfunc$/;"	l
vPortYield	portable/CCS/MSP430X/portext.asm	/^vPortYield: .asmfunc$/;"	l
xPortStartScheduler	portable/CCS/MSP430X/portext.asm	/^xPortStartScheduler: .asmfunc$/;"	l
BaseType_t	portable/CCS/MSP430X/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/CCS/MSP430X/portmacro.h	67;"	d
StackType_t	portable/CCS/MSP430X/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/CCS/MSP430X/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/CCS/MSP430X/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/CCS/MSP430X/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/CCS/MSP430X/portmacro.h	88;"	d
portBYTE_ALIGNMENT	portable/CCS/MSP430X/portmacro.h	160;"	d
portCHAR	portable/CCS/MSP430X/portmacro.h	83;"	d
portDISABLE_INTERRUPTS	portable/CCS/MSP430X/portmacro.h	112;"	d
portDOUBLE	portable/CCS/MSP430X/portmacro.h	85;"	d
portENABLE_INTERRUPTS	portable/CCS/MSP430X/portmacro.h	113;"	d
portENTER_CRITICAL	portable/CCS/MSP430X/portmacro.h	119;"	d
portEXIT_CRITICAL	portable/CCS/MSP430X/portmacro.h	131;"	d
portFLOAT	portable/CCS/MSP430X/portmacro.h	84;"	d
portLONG	portable/CCS/MSP430X/portmacro.h	86;"	d
portLU_PRINTF_SPECIFIER_REQUIRED	portable/CCS/MSP430X/portmacro.h	177;"	d
portMAX_DELAY	portable/CCS/MSP430X/portmacro.h	103;"	d
portMAX_DELAY	portable/CCS/MSP430X/portmacro.h	106;"	d
portNOP	portable/CCS/MSP430X/portmacro.h	163;"	d
portNO_CRITICAL_SECTION_NESTING	portable/CCS/MSP430X/portmacro.h	117;"	d
portSHORT	portable/CCS/MSP430X/portmacro.h	87;"	d
portSTACK_GROWTH	portable/CCS/MSP430X/portmacro.h	161;"	d
portSTACK_TYPE	portable/CCS/MSP430X/portmacro.h	92;"	d
portSTACK_TYPE	portable/CCS/MSP430X/portmacro.h	94;"	d
portTASK_FUNCTION	portable/CCS/MSP430X/portmacro.h	168;"	d
portTASK_FUNCTION_PROTO	portable/CCS/MSP430X/portmacro.h	167;"	d
portTICK_PERIOD_MS	portable/CCS/MSP430X/portmacro.h	162;"	d
portYIELD	portable/CCS/MSP430X/portmacro.h	156;"	d
portYIELD_FROM_ISR	portable/CCS/MSP430X/portmacro.h	171;"	d
portINITIAL_FORMAT_VECTOR	portable/CodeWarrior/ColdFire_V1/port.c	71;"	d	file:
portINITIAL_STATUS_REGISTER	portable/CodeWarrior/ColdFire_V1/port.c	74;"	d	file:
portPRESCALE_VALUE	portable/CodeWarrior/ColdFire_V1/port.c	77;"	d	file:
portRTC_CLOCK_HZ	portable/CodeWarrior/ColdFire_V1/port.c	80;"	d	file:
prvSetupTimerInterrupt	portable/CodeWarrior/ColdFire_V1/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/CodeWarrior/ColdFire_V1/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t * pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/CodeWarrior/ColdFire_V1/port.c	/^static uint32_t ulCriticalNesting = 0x9999UL;$/;"	v	file:
vPortEndScheduler	portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortExitCritical( void )$/;"	f
vPortTickISR	portable/CodeWarrior/ColdFire_V1/port.c	/^void interrupt VectorNumber_Vrtc vPortTickISR( void )$/;"	f
vPortYieldHandler	portable/CodeWarrior/ColdFire_V1/port.c	/^void vPortYieldHandler( void )$/;"	f
xPortStartScheduler	portable/CodeWarrior/ColdFire_V1/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
_mcf5xxx_wr_cacrx	portable/CodeWarrior/ColdFire_V1/portasm.S	/^_mcf5xxx_wr_cacrx:$/;"	l
_ulPortSetIPL	portable/CodeWarrior/ColdFire_V1/portasm.S	/^_ulPortSetIPL:$/;"	l
_vPortStartFirstTask	portable/CodeWarrior/ColdFire_V1/portasm.S	/^_vPortStartFirstTask:$/;"	l
_vPortYieldISR	portable/CodeWarrior/ColdFire_V1/portasm.S	/^_vPortYieldISR:$/;"	l
mcf5xxx_wr_cacrx	portable/CodeWarrior/ColdFire_V1/portasm.S	/^mcf5xxx_wr_cacrx:$/;"	l
ulPortSetIPL	portable/CodeWarrior/ColdFire_V1/portasm.S	/^ulPortSetIPL:$/;"	l
vPortStartFirstTask	portable/CodeWarrior/ColdFire_V1/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortYieldISR	portable/CodeWarrior/ColdFire_V1/portasm.S	/^vPortYieldISR:$/;"	l
BaseType_t	portable/CodeWarrior/ColdFire_V1/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/CodeWarrior/ColdFire_V1/portmacro.h	67;"	d
StackType_t	portable/CodeWarrior/ColdFire_V1/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/CodeWarrior/ColdFire_V1/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/CodeWarrior/ColdFire_V1/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/CodeWarrior/ColdFire_V1/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/CodeWarrior/ColdFire_V1/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/CodeWarrior/ColdFire_V1/portmacro.h	107;"	d
portCHAR	portable/CodeWarrior/ColdFire_V1/portmacro.h	84;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/CodeWarrior/ColdFire_V1/portmacro.h	125;"	d
portDISABLE_INTERRUPTS	portable/CodeWarrior/ColdFire_V1/portmacro.h	113;"	d
portDOUBLE	portable/CodeWarrior/ColdFire_V1/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/CodeWarrior/ColdFire_V1/portmacro.h	114;"	d
portEND_SWITCHING_ISR	portable/CodeWarrior/ColdFire_V1/portmacro.h	142;"	d
portENTER_CRITICAL	portable/CodeWarrior/ColdFire_V1/portmacro.h	119;"	d
portEXIT_CRITICAL	portable/CodeWarrior/ColdFire_V1/portmacro.h	120;"	d
portFLOAT	portable/CodeWarrior/ColdFire_V1/portmacro.h	85;"	d
portLONG	portable/CodeWarrior/ColdFire_V1/portmacro.h	87;"	d
portMAX_DELAY	portable/CodeWarrior/ColdFire_V1/portmacro.h	102;"	d
portMAX_DELAY	portable/CodeWarrior/ColdFire_V1/portmacro.h	99;"	d
portNOP	portable/CodeWarrior/ColdFire_V1/portmacro.h	130;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/CodeWarrior/ColdFire_V1/portmacro.h	124;"	d
portSHORT	portable/CodeWarrior/ColdFire_V1/portmacro.h	88;"	d
portSTACK_GROWTH	portable/CodeWarrior/ColdFire_V1/portmacro.h	108;"	d
portSTACK_TYPE	portable/CodeWarrior/ColdFire_V1/portmacro.h	89;"	d
portTASK_FUNCTION	portable/CodeWarrior/ColdFire_V1/portmacro.h	139;"	d
portTASK_FUNCTION_PROTO	portable/CodeWarrior/ColdFire_V1/portmacro.h	138;"	d
portTICK_PERIOD_MS	portable/CodeWarrior/ColdFire_V1/portmacro.h	109;"	d
portYIELD	portable/CodeWarrior/ColdFire_V1/portmacro.h	133;"	d
portINITIAL_FORMAT_VECTOR	portable/CodeWarrior/ColdFire_V2/port.c	71;"	d	file:
portINITIAL_STATUS_REGISTER	portable/CodeWarrior/ColdFire_V2/port.c	74;"	d	file:
portRESTORE_CONTEXT	portable/CodeWarrior/ColdFire_V2/port.c	87;"	d	file:
portSAVE_CONTEXT	portable/CodeWarrior/ColdFire_V2/port.c	81;"	d	file:
pxPortInitialiseStack	portable/CodeWarrior/ColdFire_V2/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t * pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/CodeWarrior/ColdFire_V2/port.c	/^static uint32_t ulCriticalNesting = 0x9999UL;$/;"	v	file:
vPortEndScheduler	portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortExitCritical( void )$/;"	f
vPortYieldHandler	portable/CodeWarrior/ColdFire_V2/port.c	/^void vPortYieldHandler( void )$/;"	f
xPortStartScheduler	portable/CodeWarrior/ColdFire_V2/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
_mcf5xxx_wr_cacrx	portable/CodeWarrior/ColdFire_V2/portasm.S	/^_mcf5xxx_wr_cacrx:$/;"	l
_ulPortSetIPL	portable/CodeWarrior/ColdFire_V2/portasm.S	/^_ulPortSetIPL:$/;"	l
_vPortStartFirstTask	portable/CodeWarrior/ColdFire_V2/portasm.S	/^_vPortStartFirstTask:$/;"	l
_vPortYieldISR	portable/CodeWarrior/ColdFire_V2/portasm.S	/^_vPortYieldISR:$/;"	l
mcf5xxx_wr_cacrx	portable/CodeWarrior/ColdFire_V2/portasm.S	/^mcf5xxx_wr_cacrx:$/;"	l
ulPortSetIPL	portable/CodeWarrior/ColdFire_V2/portasm.S	/^ulPortSetIPL:$/;"	l
vPortStartFirstTask	portable/CodeWarrior/ColdFire_V2/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortYieldISR	portable/CodeWarrior/ColdFire_V2/portasm.S	/^vPortYieldISR:$/;"	l
BaseType_t	portable/CodeWarrior/ColdFire_V2/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/CodeWarrior/ColdFire_V2/portmacro.h	67;"	d
StackType_t	portable/CodeWarrior/ColdFire_V2/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/CodeWarrior/ColdFire_V2/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/CodeWarrior/ColdFire_V2/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/CodeWarrior/ColdFire_V2/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/CodeWarrior/ColdFire_V2/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/CodeWarrior/ColdFire_V2/portmacro.h	106;"	d
portCHAR	portable/CodeWarrior/ColdFire_V2/portmacro.h	84;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/CodeWarrior/ColdFire_V2/portmacro.h	123;"	d
portDISABLE_INTERRUPTS	portable/CodeWarrior/ColdFire_V2/portmacro.h	111;"	d
portDOUBLE	portable/CodeWarrior/ColdFire_V2/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/CodeWarrior/ColdFire_V2/portmacro.h	112;"	d
portEND_SWITCHING_ISR	portable/CodeWarrior/ColdFire_V2/portmacro.h	141;"	d
portENTER_CRITICAL	portable/CodeWarrior/ColdFire_V2/portmacro.h	117;"	d
portEXIT_CRITICAL	portable/CodeWarrior/ColdFire_V2/portmacro.h	118;"	d
portFLOAT	portable/CodeWarrior/ColdFire_V2/portmacro.h	85;"	d
portLONG	portable/CodeWarrior/ColdFire_V2/portmacro.h	87;"	d
portMAX_DELAY	portable/CodeWarrior/ColdFire_V2/portmacro.h	101;"	d
portMAX_DELAY	portable/CodeWarrior/ColdFire_V2/portmacro.h	98;"	d
portNOP	portable/CodeWarrior/ColdFire_V2/portmacro.h	129;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/CodeWarrior/ColdFire_V2/portmacro.h	122;"	d
portSHORT	portable/CodeWarrior/ColdFire_V2/portmacro.h	88;"	d
portSTACK_GROWTH	portable/CodeWarrior/ColdFire_V2/portmacro.h	107;"	d
portSTACK_TYPE	portable/CodeWarrior/ColdFire_V2/portmacro.h	89;"	d
portTASK_FUNCTION	portable/CodeWarrior/ColdFire_V2/portmacro.h	138;"	d
portTASK_FUNCTION_PROTO	portable/CodeWarrior/ColdFire_V2/portmacro.h	137;"	d
portTICK_PERIOD_MS	portable/CodeWarrior/ColdFire_V2/portmacro.h	108;"	d
portYIELD	portable/CodeWarrior/ColdFire_V2/portmacro.h	132;"	d
prvSetupTimerInterrupt	portable/CodeWarrior/HCS12/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/CodeWarrior/HCS12/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
uxCriticalNesting	portable/CodeWarrior/HCS12/port.c	/^volatile UBaseType_t uxCriticalNesting = 0xff;$/;"	v
vPortEndScheduler	portable/CodeWarrior/HCS12/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortTickInterrupt	portable/CodeWarrior/HCS12/port.c	/^void interrupt vPortTickInterrupt( void )$/;"	f
vPortYield	portable/CodeWarrior/HCS12/port.c	/^void interrupt vPortYield( void )$/;"	f
xBankedStartScheduler	portable/CodeWarrior/HCS12/port.c	/^static BaseType_t xBankedStartScheduler( void )$/;"	f	file:
xPortStartScheduler	portable/CodeWarrior/HCS12/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/CodeWarrior/HCS12/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/CodeWarrior/HCS12/portmacro.h	68;"	d
StackType_t	portable/CodeWarrior/HCS12/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/CodeWarrior/HCS12/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/CodeWarrior/HCS12/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/CodeWarrior/HCS12/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
portBASE_TYPE	portable/CodeWarrior/HCS12/portmacro.h	87;"	d
portBYTE_ALIGNMENT	portable/CodeWarrior/HCS12/portmacro.h	103;"	d
portCHAR	portable/CodeWarrior/HCS12/portmacro.h	81;"	d
portDISABLE_INTERRUPTS	portable/CodeWarrior/HCS12/portmacro.h	112;"	d
portDOUBLE	portable/CodeWarrior/HCS12/portmacro.h	83;"	d
portENABLE_INTERRUPTS	portable/CodeWarrior/HCS12/portmacro.h	111;"	d
portENTER_CRITICAL	portable/CodeWarrior/HCS12/portmacro.h	120;"	d
portEXIT_CRITICAL	portable/CodeWarrior/HCS12/portmacro.h	133;"	d
portFLOAT	portable/CodeWarrior/HCS12/portmacro.h	82;"	d
portLONG	portable/CodeWarrior/HCS12/portmacro.h	84;"	d
portMAX_DELAY	portable/CodeWarrior/HCS12/portmacro.h	95;"	d
portMAX_DELAY	portable/CodeWarrior/HCS12/portmacro.h	98;"	d
portNOP	portable/CodeWarrior/HCS12/portmacro.h	107;"	d
portRESTORE_CONTEXT	portable/CodeWarrior/HCS12/portmacro.h	163;"	d
portRESTORE_CONTEXT	portable/CodeWarrior/HCS12/portmacro.h	200;"	d
portSAVE_CONTEXT	portable/CodeWarrior/HCS12/portmacro.h	181;"	d
portSAVE_CONTEXT	portable/CodeWarrior/HCS12/portmacro.h	211;"	d
portSHORT	portable/CodeWarrior/HCS12/portmacro.h	85;"	d
portSTACK_GROWTH	portable/CodeWarrior/HCS12/portmacro.h	104;"	d
portSTACK_TYPE	portable/CodeWarrior/HCS12/portmacro.h	86;"	d
portTASK_FUNCTION	portable/CodeWarrior/HCS12/portmacro.h	237;"	d
portTASK_FUNCTION_PROTO	portable/CodeWarrior/HCS12/portmacro.h	236;"	d
portTASK_SWITCH_FROM_ISR	portable/CodeWarrior/HCS12/portmacro.h	229;"	d
portTICK_PERIOD_MS	portable/CodeWarrior/HCS12/portmacro.h	105;"	d
portYIELD	portable/CodeWarrior/HCS12/portmacro.h	106;"	d
portINITIAL_SPSR	portable/GCC/ARM7_AT91FR40008/port.c	90;"	d	file:
portINSTRUCTION_SIZE	portable/GCC/ARM7_AT91FR40008/port.c	92;"	d	file:
portNO_CRITICAL_SECTION_NESTING	portable/GCC/ARM7_AT91FR40008/port.c	93;"	d	file:
portTHUMB_MODE_BIT	portable/GCC/ARM7_AT91FR40008/port.c	91;"	d	file:
portTICK_PRIORITY_6	portable/GCC/ARM7_AT91FR40008/port.c	94;"	d	file:
prvSetupTimerInterrupt	portable/GCC/ARM7_AT91FR40008/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM7_AT91FR40008/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/ARM7_AT91FR40008/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM7_AT91FR40008/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
portCLEAR_AIC_INTERRUPT	portable/GCC/ARM7_AT91FR40008/portISR.c	86;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/ARM7_AT91FR40008/portISR.c	89;"	d	file:
ulCriticalNesting	portable/GCC/ARM7_AT91FR40008/portISR.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vNonPreemptiveTick	portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vNonPreemptiveTick( void )$/;"	f
vPortDisableInterruptsFromThumb	portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f
vPortEnableInterruptsFromThumb	portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortExitCritical( void )$/;"	f
vPortISRStartFirstTask	portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f
vPortYieldProcessor	portable/GCC/ARM7_AT91FR40008/portISR.c	/^void vPortYieldProcessor( void )$/;"	f
vPreemptiveTick	portable/GCC/ARM7_AT91FR40008/portISR.c	/^	void vPreemptiveTick( void )$/;"	f
BaseType_t	portable/GCC/ARM7_AT91FR40008/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM7_AT91FR40008/portmacro.h	90;"	d
StackType_t	portable/GCC/ARM7_AT91FR40008/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM7_AT91FR40008/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM7_AT91FR40008/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM7_AT91FR40008/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ARM7_AT91FR40008/portmacro.h	113;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM7_AT91FR40008/portmacro.h	131;"	d
portCHAR	portable/GCC/ARM7_AT91FR40008/portmacro.h	107;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_AT91FR40008/portmacro.h	253;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_AT91FR40008/portmacro.h	258;"	d
portDOUBLE	portable/GCC/ARM7_AT91FR40008/portmacro.h	109;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_AT91FR40008/portmacro.h	254;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_AT91FR40008/portmacro.h	266;"	d
portENTER_CRITICAL	portable/GCC/ARM7_AT91FR40008/portmacro.h	279;"	d
portEXIT_CRITICAL	portable/GCC/ARM7_AT91FR40008/portmacro.h	280;"	d
portFLOAT	portable/GCC/ARM7_AT91FR40008/portmacro.h	108;"	d
portLONG	portable/GCC/ARM7_AT91FR40008/portmacro.h	110;"	d
portMAX_DELAY	portable/GCC/ARM7_AT91FR40008/portmacro.h	121;"	d
portMAX_DELAY	portable/GCC/ARM7_AT91FR40008/portmacro.h	124;"	d
portNOP	portable/GCC/ARM7_AT91FR40008/portmacro.h	133;"	d
portRESTORE_CONTEXT	portable/GCC/ARM7_AT91FR40008/portmacro.h	154;"	d
portSAVE_CONTEXT	portable/GCC/ARM7_AT91FR40008/portmacro.h	191;"	d
portSHORT	portable/GCC/ARM7_AT91FR40008/portmacro.h	111;"	d
portSTACK_GROWTH	portable/GCC/ARM7_AT91FR40008/portmacro.h	129;"	d
portSTACK_TYPE	portable/GCC/ARM7_AT91FR40008/portmacro.h	112;"	d
portTASK_FUNCTION	portable/GCC/ARM7_AT91FR40008/portmacro.h	286;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM7_AT91FR40008/portmacro.h	285;"	d
portTICK_PERIOD_MS	portable/GCC/ARM7_AT91FR40008/portmacro.h	130;"	d
portTIMER_AIC_CHANNEL	portable/GCC/ARM7_AT91FR40008/portmacro.h	142;"	d
portTIMER_CLK_ENABLE_BIT	portable/GCC/ARM7_AT91FR40008/portmacro.h	141;"	d
portTIMER_REG_BASE_PTR	portable/GCC/ARM7_AT91FR40008/portmacro.h	140;"	d
portYIELD	portable/GCC/ARM7_AT91FR40008/portmacro.h	132;"	d
portYIELD_FROM_ISR	portable/GCC/ARM7_AT91FR40008/portmacro.h	237;"	d
ADC_CDR0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC
ADC_CDR1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC
ADC_CDR2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC
ADC_CDR3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC
ADC_CDR4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC
ADC_CDR5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC
ADC_CDR6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC
ADC_CDR7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC
ADC_CHDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC
ADC_CHER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC
ADC_CHSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC
ADC_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC
ADC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC
ADC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC
ADC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC
ADC_LCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC
ADC_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC
ADC_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC
ADC_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC
ADC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC
ADC_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC
AES_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES
AES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES
AES_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES
AES_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES
AES_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES
AES_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES
AES_IVxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES
AES_KEYWxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES
AES_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES
AES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES
AES_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES
AES_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES
AES_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES
AES_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES
AES_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES
AES_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES
AES_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES
AES_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES
AES_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES
AIC_CISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_CISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_DCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC
AIC_DCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS
AIC_EOICR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC
AIC_EOICR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS
AIC_FFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC
AIC_FFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS
AIC_FFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC
AIC_FFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS
AIC_FFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC
AIC_FFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS
AIC_FVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_FVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_ICCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC
AIC_ICCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS
AIC_IDCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IDCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IECR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IECR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC
AIC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
AIC_IPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC
AIC_IPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS
AIC_ISCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC
AIC_ISCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS
AIC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_IVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_IVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC
AIC_SMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS
AIC_SPU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SPU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS
AT91C_ADC_CDR0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2384;"	d
AT91C_ADC_CDR1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2389;"	d
AT91C_ADC_CDR2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2382;"	d
AT91C_ADC_CDR3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2383;"	d
AT91C_ADC_CDR4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2388;"	d
AT91C_ADC_CDR5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2385;"	d
AT91C_ADC_CDR6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2394;"	d
AT91C_ADC_CDR7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2393;"	d
AT91C_ADC_CH0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1666;"	d
AT91C_ADC_CH1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1667;"	d
AT91C_ADC_CH2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1668;"	d
AT91C_ADC_CH3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1669;"	d
AT91C_ADC_CH4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1670;"	d
AT91C_ADC_CH5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1671;"	d
AT91C_ADC_CH6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1672;"	d
AT91C_ADC_CH7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1673;"	d
AT91C_ADC_CHDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2386;"	d
AT91C_ADC_CHER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2396;"	d
AT91C_ADC_CHSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2397;"	d
AT91C_ADC_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2392;"	d
AT91C_ADC_DATA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1703;"	d
AT91C_ADC_DRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1693;"	d
AT91C_ADC_ENDRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1695;"	d
AT91C_ADC_EOC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1677;"	d
AT91C_ADC_EOC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1678;"	d
AT91C_ADC_EOC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1679;"	d
AT91C_ADC_EOC3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1680;"	d
AT91C_ADC_EOC4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1681;"	d
AT91C_ADC_EOC5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1682;"	d
AT91C_ADC_EOC6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1683;"	d
AT91C_ADC_EOC7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1684;"	d
AT91C_ADC_GOVRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1694;"	d
AT91C_ADC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2391;"	d
AT91C_ADC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2395;"	d
AT91C_ADC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2399;"	d
AT91C_ADC_LCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2390;"	d
AT91C_ADC_LDATA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1698;"	d
AT91C_ADC_LOWRES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1656;"	d
AT91C_ADC_LOWRES_10_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1657;"	d
AT91C_ADC_LOWRES_8_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1658;"	d
AT91C_ADC_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2398;"	d
AT91C_ADC_OVRE0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1685;"	d
AT91C_ADC_OVRE1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1686;"	d
AT91C_ADC_OVRE2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1687;"	d
AT91C_ADC_OVRE3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1688;"	d
AT91C_ADC_OVRE4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1689;"	d
AT91C_ADC_OVRE5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1690;"	d
AT91C_ADC_OVRE6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1691;"	d
AT91C_ADC_OVRE7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1692;"	d
AT91C_ADC_PRESCAL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1662;"	d
AT91C_ADC_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2372;"	d
AT91C_ADC_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2371;"	d
AT91C_ADC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2380;"	d
AT91C_ADC_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2376;"	d
AT91C_ADC_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2375;"	d
AT91C_ADC_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2377;"	d
AT91C_ADC_RXBUFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1696;"	d
AT91C_ADC_SHTIM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1664;"	d
AT91C_ADC_SLEEP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1659;"	d
AT91C_ADC_SLEEP_MODE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1661;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1660;"	d
AT91C_ADC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2387;"	d
AT91C_ADC_START	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1643;"	d
AT91C_ADC_STARTUP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1663;"	d
AT91C_ADC_SWRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1642;"	d
AT91C_ADC_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2378;"	d
AT91C_ADC_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2374;"	d
AT91C_ADC_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2373;"	d
AT91C_ADC_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2379;"	d
AT91C_ADC_TRGEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1645;"	d
AT91C_ADC_TRGEN_DIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1646;"	d
AT91C_ADC_TRGEN_EN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1647;"	d
AT91C_ADC_TRGSEL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1648;"	d
AT91C_ADC_TRGSEL_EXT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1655;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1649;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1650;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1651;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1652;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1653;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1654;"	d
AT91C_AES_CFBS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1760;"	d
AT91C_AES_CFBS_128_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1761;"	d
AT91C_AES_CFBS_16_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1764;"	d
AT91C_AES_CFBS_32_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1763;"	d
AT91C_AES_CFBS_64_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1762;"	d
AT91C_AES_CFBS_8_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1765;"	d
AT91C_AES_CIPHER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1747;"	d
AT91C_AES_CKEY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1766;"	d
AT91C_AES_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2417;"	d
AT91C_AES_CTYPE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1767;"	d
AT91C_AES_CTYPE_TYPE1_EN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1768;"	d
AT91C_AES_CTYPE_TYPE2_EN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1769;"	d
AT91C_AES_CTYPE_TYPE3_EN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1770;"	d
AT91C_AES_CTYPE_TYPE4_EN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1771;"	d
AT91C_AES_CTYPE_TYPE5_EN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1772;"	d
AT91C_AES_DATRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1774;"	d
AT91C_AES_ENDRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1775;"	d
AT91C_AES_ENDTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1776;"	d
AT91C_AES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2416;"	d
AT91C_AES_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2418;"	d
AT91C_AES_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2420;"	d
AT91C_AES_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2419;"	d
AT91C_AES_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2422;"	d
AT91C_AES_IVxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2412;"	d
AT91C_AES_KEYWxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2421;"	d
AT91C_AES_LOADSEED	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1745;"	d
AT91C_AES_LOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1759;"	d
AT91C_AES_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2413;"	d
AT91C_AES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2415;"	d
AT91C_AES_OPMOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1753;"	d
AT91C_AES_OPMOD_CBC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1755;"	d
AT91C_AES_OPMOD_CFB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1757;"	d
AT91C_AES_OPMOD_CTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1758;"	d
AT91C_AES_OPMOD_ECB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1754;"	d
AT91C_AES_OPMOD_OFB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1756;"	d
AT91C_AES_PROCDLY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1748;"	d
AT91C_AES_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2402;"	d
AT91C_AES_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2410;"	d
AT91C_AES_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2406;"	d
AT91C_AES_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2407;"	d
AT91C_AES_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2403;"	d
AT91C_AES_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2409;"	d
AT91C_AES_RXBUFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1777;"	d
AT91C_AES_SMOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1749;"	d
AT91C_AES_SMOD_AUTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1751;"	d
AT91C_AES_SMOD_MANUAL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1750;"	d
AT91C_AES_SMOD_PDC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1752;"	d
AT91C_AES_START	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1743;"	d
AT91C_AES_SWRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1744;"	d
AT91C_AES_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2405;"	d
AT91C_AES_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2404;"	d
AT91C_AES_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2408;"	d
AT91C_AES_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2401;"	d
AT91C_AES_TXBUFE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1778;"	d
AT91C_AES_URAD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1779;"	d
AT91C_AES_URAT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1783;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1784;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1786;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1788;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1785;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1787;"	d
AT91C_AES_URAT_WO_REG_READ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1789;"	d
AT91C_AES_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2414;"	d
AT91C_AIC_CISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1883;"	d
AT91C_AIC_DCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1871;"	d
AT91C_AIC_DCR_GMSK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	256;"	d
AT91C_AIC_DCR_PROT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	255;"	d
AT91C_AIC_EOICR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1872;"	d
AT91C_AIC_FFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1882;"	d
AT91C_AIC_FFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1879;"	d
AT91C_AIC_FFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1874;"	d
AT91C_AIC_FVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1870;"	d
AT91C_AIC_ICCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1875;"	d
AT91C_AIC_IDCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1884;"	d
AT91C_AIC_IECR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1880;"	d
AT91C_AIC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1877;"	d
AT91C_AIC_IPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1878;"	d
AT91C_AIC_ISCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1881;"	d
AT91C_AIC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1876;"	d
AT91C_AIC_IVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1868;"	d
AT91C_AIC_NFIQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	252;"	d
AT91C_AIC_NIRQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	253;"	d
AT91C_AIC_PRIOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	241;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	243;"	d
AT91C_AIC_PRIOR_LOWEST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	242;"	d
AT91C_AIC_SMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1869;"	d
AT91C_AIC_SPU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1885;"	d
AT91C_AIC_SRCTYPE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	244;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	246;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	248;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	249;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	245;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	247;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	250;"	d
AT91C_AIC_SVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1873;"	d
AT91C_BASE_ADC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2701;"	d
AT91C_BASE_AES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2703;"	d
AT91C_BASE_AIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2656;"	d
AT91C_BASE_CAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2698;"	d
AT91C_BASE_CAN_MB0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2690;"	d
AT91C_BASE_CAN_MB1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2691;"	d
AT91C_BASE_CAN_MB2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2692;"	d
AT91C_BASE_CAN_MB3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2693;"	d
AT91C_BASE_CAN_MB4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2694;"	d
AT91C_BASE_CAN_MB5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2695;"	d
AT91C_BASE_CAN_MB6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2696;"	d
AT91C_BASE_CAN_MB7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2697;"	d
AT91C_BASE_CKGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2661;"	d
AT91C_BASE_DBGU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2658;"	d
AT91C_BASE_EMAC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2699;"	d
AT91C_BASE_MC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2668;"	d
AT91C_BASE_PDC_ADC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2700;"	d
AT91C_BASE_PDC_AES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2702;"	d
AT91C_BASE_PDC_DBGU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2657;"	d
AT91C_BASE_PDC_SPI0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2671;"	d
AT91C_BASE_PDC_SPI1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2669;"	d
AT91C_BASE_PDC_SSC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2677;"	d
AT91C_BASE_PDC_TDES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2704;"	d
AT91C_BASE_PDC_US0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2675;"	d
AT91C_BASE_PDC_US1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2673;"	d
AT91C_BASE_PIOA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2659;"	d
AT91C_BASE_PIOB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2660;"	d
AT91C_BASE_PITC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2665;"	d
AT91C_BASE_PMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2662;"	d
AT91C_BASE_PWMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2684;"	d
AT91C_BASE_PWMC_CH0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2683;"	d
AT91C_BASE_PWMC_CH1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2682;"	d
AT91C_BASE_PWMC_CH2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2681;"	d
AT91C_BASE_PWMC_CH3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2680;"	d
AT91C_BASE_RSTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2663;"	d
AT91C_BASE_RTTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2664;"	d
AT91C_BASE_SPI0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2672;"	d
AT91C_BASE_SPI1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2670;"	d
AT91C_BASE_SSC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2678;"	d
AT91C_BASE_SYS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2655;"	d
AT91C_BASE_TC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2686;"	d
AT91C_BASE_TC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2687;"	d
AT91C_BASE_TC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2688;"	d
AT91C_BASE_TCB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2689;"	d
AT91C_BASE_TDES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2705;"	d
AT91C_BASE_TWI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2679;"	d
AT91C_BASE_UDP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2685;"	d
AT91C_BASE_US0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2676;"	d
AT91C_BASE_US1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2674;"	d
AT91C_BASE_VREG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2667;"	d
AT91C_BASE_WDTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2666;"	d
AT91C_CAN_ABM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1398;"	d
AT91C_CAN_ACR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2315;"	d
AT91C_CAN_AERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1431;"	d
AT91C_CAN_BERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1433;"	d
AT91C_CAN_BOFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1424;"	d
AT91C_CAN_BR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2318;"	d
AT91C_CAN_BRP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1445;"	d
AT91C_CAN_CANEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1396;"	d
AT91C_CAN_CERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1429;"	d
AT91C_CAN_DRPT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1403;"	d
AT91C_CAN_ECR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2311;"	d
AT91C_CAN_ERRA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1421;"	d
AT91C_CAN_ERRP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1423;"	d
AT91C_CAN_FERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1432;"	d
AT91C_CAN_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2314;"	d
AT91C_CAN_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2310;"	d
AT91C_CAN_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2309;"	d
AT91C_CAN_LPM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1397;"	d
AT91C_CAN_MABT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1350;"	d
AT91C_CAN_MACR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1356;"	d
AT91C_CAN_MB0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1405;"	d
AT91C_CAN_MB0_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2237;"	d
AT91C_CAN_MB0_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2238;"	d
AT91C_CAN_MB0_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2242;"	d
AT91C_CAN_MB0_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2236;"	d
AT91C_CAN_MB0_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2241;"	d
AT91C_CAN_MB0_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2239;"	d
AT91C_CAN_MB0_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2243;"	d
AT91C_CAN_MB0_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2240;"	d
AT91C_CAN_MB1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1406;"	d
AT91C_CAN_MB10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1415;"	d
AT91C_CAN_MB11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1416;"	d
AT91C_CAN_MB12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1417;"	d
AT91C_CAN_MB13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1418;"	d
AT91C_CAN_MB14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1419;"	d
AT91C_CAN_MB15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1420;"	d
AT91C_CAN_MB1_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2249;"	d
AT91C_CAN_MB1_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2251;"	d
AT91C_CAN_MB1_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2250;"	d
AT91C_CAN_MB1_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2245;"	d
AT91C_CAN_MB1_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2252;"	d
AT91C_CAN_MB1_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2246;"	d
AT91C_CAN_MB1_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2247;"	d
AT91C_CAN_MB1_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2248;"	d
AT91C_CAN_MB2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1407;"	d
AT91C_CAN_MB2_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2259;"	d
AT91C_CAN_MB2_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2254;"	d
AT91C_CAN_MB2_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2255;"	d
AT91C_CAN_MB2_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2257;"	d
AT91C_CAN_MB2_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2260;"	d
AT91C_CAN_MB2_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2256;"	d
AT91C_CAN_MB2_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2258;"	d
AT91C_CAN_MB2_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2261;"	d
AT91C_CAN_MB3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1408;"	d
AT91C_CAN_MB3_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2264;"	d
AT91C_CAN_MB3_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2266;"	d
AT91C_CAN_MB3_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2270;"	d
AT91C_CAN_MB3_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2269;"	d
AT91C_CAN_MB3_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2263;"	d
AT91C_CAN_MB3_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2265;"	d
AT91C_CAN_MB3_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2267;"	d
AT91C_CAN_MB3_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2268;"	d
AT91C_CAN_MB4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1409;"	d
AT91C_CAN_MB4_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2279;"	d
AT91C_CAN_MB4_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2277;"	d
AT91C_CAN_MB4_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2274;"	d
AT91C_CAN_MB4_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2278;"	d
AT91C_CAN_MB4_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2275;"	d
AT91C_CAN_MB4_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2272;"	d
AT91C_CAN_MB4_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2273;"	d
AT91C_CAN_MB4_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2276;"	d
AT91C_CAN_MB5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1410;"	d
AT91C_CAN_MB5_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2288;"	d
AT91C_CAN_MB5_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2282;"	d
AT91C_CAN_MB5_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2284;"	d
AT91C_CAN_MB5_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2287;"	d
AT91C_CAN_MB5_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2283;"	d
AT91C_CAN_MB5_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2285;"	d
AT91C_CAN_MB5_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2286;"	d
AT91C_CAN_MB5_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2281;"	d
AT91C_CAN_MB6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1411;"	d
AT91C_CAN_MB6_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2292;"	d
AT91C_CAN_MB6_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2295;"	d
AT91C_CAN_MB6_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2296;"	d
AT91C_CAN_MB6_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2294;"	d
AT91C_CAN_MB6_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2290;"	d
AT91C_CAN_MB6_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2291;"	d
AT91C_CAN_MB6_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2297;"	d
AT91C_CAN_MB6_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2293;"	d
AT91C_CAN_MB7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1412;"	d
AT91C_CAN_MB7_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2305;"	d
AT91C_CAN_MB7_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2299;"	d
AT91C_CAN_MB7_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2300;"	d
AT91C_CAN_MB7_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2302;"	d
AT91C_CAN_MB7_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2301;"	d
AT91C_CAN_MB7_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2303;"	d
AT91C_CAN_MB7_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2304;"	d
AT91C_CAN_MB7_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2306;"	d
AT91C_CAN_MB8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1413;"	d
AT91C_CAN_MB9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1414;"	d
AT91C_CAN_MDLC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1348;"	d
AT91C_CAN_MIDE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1343;"	d
AT91C_CAN_MIDvA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1342;"	d
AT91C_CAN_MIDvB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1341;"	d
AT91C_CAN_MMI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1352;"	d
AT91C_CAN_MOT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1333;"	d
AT91C_CAN_MOT_CONSUMER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1338;"	d
AT91C_CAN_MOT_DIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1334;"	d
AT91C_CAN_MOT_PRODUCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1339;"	d
AT91C_CAN_MOT_RX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1335;"	d
AT91C_CAN_MOT_RXOVERWRITE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1336;"	d
AT91C_CAN_MOT_TX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1337;"	d
AT91C_CAN_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2313;"	d
AT91C_CAN_MRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1351;"	d
AT91C_CAN_MRTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1349;"	d
AT91C_CAN_MTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1357;"	d
AT91C_CAN_MTIMEMARK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1331;"	d
AT91C_CAN_MTIMESTAMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1347;"	d
AT91C_CAN_OVL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1399;"	d
AT91C_CAN_OVLY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1439;"	d
AT91C_CAN_PHASE1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1442;"	d
AT91C_CAN_PHASE2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1441;"	d
AT91C_CAN_PRIOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1332;"	d
AT91C_CAN_PROPAG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1443;"	d
AT91C_CAN_RBSY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1437;"	d
AT91C_CAN_REC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1451;"	d
AT91C_CAN_SERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1430;"	d
AT91C_CAN_SLEEP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1425;"	d
AT91C_CAN_SMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1446;"	d
AT91C_CAN_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2317;"	d
AT91C_CAN_SYNC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1444;"	d
AT91C_CAN_TBSY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1438;"	d
AT91C_CAN_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2308;"	d
AT91C_CAN_TEC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1452;"	d
AT91C_CAN_TEOF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1400;"	d
AT91C_CAN_TIM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2316;"	d
AT91C_CAN_TIMER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1448;"	d
AT91C_CAN_TIMESTP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2312;"	d
AT91C_CAN_TIMFRZ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1402;"	d
AT91C_CAN_TIMRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1454;"	d
AT91C_CAN_TOVF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1427;"	d
AT91C_CAN_TSTP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1428;"	d
AT91C_CAN_TTM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1401;"	d
AT91C_CAN_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2319;"	d
AT91C_CAN_WAKEUP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1426;"	d
AT91C_CAN_WARN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1422;"	d
AT91C_CKGR_DIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	411;"	d
AT91C_CKGR_DIV_0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	412;"	d
AT91C_CKGR_DIV_BYPASS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	413;"	d
AT91C_CKGR_MAINF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	408;"	d
AT91C_CKGR_MAINRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	409;"	d
AT91C_CKGR_MCFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1973;"	d
AT91C_CKGR_MOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1971;"	d
AT91C_CKGR_MOSCEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	404;"	d
AT91C_CKGR_MUL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	420;"	d
AT91C_CKGR_OSCBYPASS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	405;"	d
AT91C_CKGR_OSCOUNT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	406;"	d
AT91C_CKGR_OUT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	415;"	d
AT91C_CKGR_OUT_0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	416;"	d
AT91C_CKGR_OUT_1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	417;"	d
AT91C_CKGR_OUT_2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	418;"	d
AT91C_CKGR_OUT_3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	419;"	d
AT91C_CKGR_PLLCOUNT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	414;"	d
AT91C_CKGR_PLLR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1972;"	d
AT91C_CKGR_USBDIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	421;"	d
AT91C_CKGR_USBDIV_0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	422;"	d
AT91C_CKGR_USBDIV_1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	423;"	d
AT91C_CKGR_USBDIV_2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	424;"	d
AT91C_DBGU_BRGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1899;"	d
AT91C_DBGU_CIDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1902;"	d
AT91C_DBGU_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1905;"	d
AT91C_DBGU_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1901;"	d
AT91C_DBGU_EXID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1898;"	d
AT91C_DBGU_FNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1906;"	d
AT91C_DBGU_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1900;"	d
AT91C_DBGU_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1909;"	d
AT91C_DBGU_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1904;"	d
AT91C_DBGU_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1903;"	d
AT91C_DBGU_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1894;"	d
AT91C_DBGU_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1895;"	d
AT91C_DBGU_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1892;"	d
AT91C_DBGU_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1908;"	d
AT91C_DBGU_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1893;"	d
AT91C_DBGU_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1888;"	d
AT91C_DBGU_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1891;"	d
AT91C_DBGU_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1887;"	d
AT91C_DBGU_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1907;"	d
AT91C_DBGU_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1896;"	d
AT91C_DBGU_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1889;"	d
AT91C_DBGU_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1890;"	d
AT91C_EMAC_ALE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2345;"	d
AT91C_EMAC_ARP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1599;"	d
AT91C_EMAC_BEX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1563;"	d
AT91C_EMAC_BIG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1536;"	d
AT91C_EMAC_BNA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1567;"	d
AT91C_EMAC_BP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1523;"	d
AT91C_EMAC_CAF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1532;"	d
AT91C_EMAC_CLK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1538;"	d
AT91C_EMAC_CLK_HCLK_16	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1540;"	d
AT91C_EMAC_CLK_HCLK_32	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1541;"	d
AT91C_EMAC_CLK_HCLK_64	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1542;"	d
AT91C_EMAC_CLK_HCLK_8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1539;"	d
AT91C_EMAC_CLRSTAT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1520;"	d
AT91C_EMAC_CODE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1589;"	d
AT91C_EMAC_COL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1560;"	d
AT91C_EMAC_COMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1564;"	d
AT91C_EMAC_CSE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2366;"	d
AT91C_EMAC_DATA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1588;"	d
AT91C_EMAC_DRFCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1551;"	d
AT91C_EMAC_DTF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2328;"	d
AT91C_EMAC_EAE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1537;"	d
AT91C_EMAC_ECOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2337;"	d
AT91C_EMAC_EFRHD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1552;"	d
AT91C_EMAC_ELE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2324;"	d
AT91C_EMAC_FCSE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2352;"	d
AT91C_EMAC_FD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1530;"	d
AT91C_EMAC_FRO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2363;"	d
AT91C_EMAC_FTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2355;"	d
AT91C_EMAC_HRB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2339;"	d
AT91C_EMAC_HRESP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1581;"	d
AT91C_EMAC_HRT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2350;"	d
AT91C_EMAC_IDLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1557;"	d
AT91C_EMAC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2335;"	d
AT91C_EMAC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2364;"	d
AT91C_EMAC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2357;"	d
AT91C_EMAC_INCSTAT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1521;"	d
AT91C_EMAC_IP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1597;"	d
AT91C_EMAC_IRXFCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1553;"	d
AT91C_EMAC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2321;"	d
AT91C_EMAC_JFRAME	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1531;"	d
AT91C_EMAC_LB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1515;"	d
AT91C_EMAC_LCOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2325;"	d
AT91C_EMAC_LINK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1579;"	d
AT91C_EMAC_LINKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1555;"	d
AT91C_EMAC_LLB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1516;"	d
AT91C_EMAC_MAG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1598;"	d
AT91C_EMAC_MAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2354;"	d
AT91C_EMAC_MCF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2360;"	d
AT91C_EMAC_MDIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1556;"	d
AT91C_EMAC_MFD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1571;"	d
AT91C_EMAC_MPE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1519;"	d
AT91C_EMAC_MTI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1534;"	d
AT91C_EMAC_NBC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1533;"	d
AT91C_EMAC_NCFGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2349;"	d
AT91C_EMAC_NCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2330;"	d
AT91C_EMAC_NSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2361;"	d
AT91C_EMAC_OVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1569;"	d
AT91C_EMAC_PAE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1544;"	d
AT91C_EMAC_PARTREF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1603;"	d
AT91C_EMAC_PFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2359;"	d
AT91C_EMAC_PFRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1582;"	d
AT91C_EMAC_PHYA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1591;"	d
AT91C_EMAC_PTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2342;"	d
AT91C_EMAC_PTZ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1583;"	d
AT91C_EMAC_RBOF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1545;"	d
AT91C_EMAC_RBOF_OFFSET_0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1546;"	d
AT91C_EMAC_RBOF_OFFSET_1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1547;"	d
AT91C_EMAC_RBOF_OFFSET_2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1548;"	d
AT91C_EMAC_RBOF_OFFSET_3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1549;"	d
AT91C_EMAC_RBQP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2347;"	d
AT91C_EMAC_RCOMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1572;"	d
AT91C_EMAC_RE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1517;"	d
AT91C_EMAC_REC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1568;"	d
AT91C_EMAC_REGA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1590;"	d
AT91C_EMAC_REV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2356;"	d
AT91C_EMAC_REVREF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1602;"	d
AT91C_EMAC_RJA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2346;"	d
AT91C_EMAC_RLCE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1550;"	d
AT91C_EMAC_RLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2326;"	d
AT91C_EMAC_RLES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1561;"	d
AT91C_EMAC_RLEX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1576;"	d
AT91C_EMAC_RMII	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1595;"	d
AT91C_EMAC_ROV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2344;"	d
AT91C_EMAC_ROVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1580;"	d
AT91C_EMAC_RRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2368;"	d
AT91C_EMAC_RSE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2336;"	d
AT91C_EMAC_RSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2332;"	d
AT91C_EMAC_RTY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1543;"	d
AT91C_EMAC_RW	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1592;"	d
AT91C_EMAC_RXUBR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1573;"	d
AT91C_EMAC_SA1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1600;"	d
AT91C_EMAC_SA1H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2365;"	d
AT91C_EMAC_SA1L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2323;"	d
AT91C_EMAC_SA2H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2343;"	d
AT91C_EMAC_SA2L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2362;"	d
AT91C_EMAC_SA3H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2367;"	d
AT91C_EMAC_SA3L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2333;"	d
AT91C_EMAC_SA4H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2322;"	d
AT91C_EMAC_SA4L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2331;"	d
AT91C_EMAC_SCF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2358;"	d
AT91C_EMAC_SOF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1593;"	d
AT91C_EMAC_SPD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1529;"	d
AT91C_EMAC_STE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2369;"	d
AT91C_EMAC_TBQP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2340;"	d
AT91C_EMAC_TCOMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1578;"	d
AT91C_EMAC_TE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1518;"	d
AT91C_EMAC_TGO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1562;"	d
AT91C_EMAC_THALT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1525;"	d
AT91C_EMAC_TID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2338;"	d
AT91C_EMAC_TPF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2348;"	d
AT91C_EMAC_TPFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1526;"	d
AT91C_EMAC_TPQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2353;"	d
AT91C_EMAC_TSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2334;"	d
AT91C_EMAC_TSTART	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1524;"	d
AT91C_EMAC_TUND	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2329;"	d
AT91C_EMAC_TUNDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1575;"	d
AT91C_EMAC_TXERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1577;"	d
AT91C_EMAC_TXUBR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1574;"	d
AT91C_EMAC_TZQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1527;"	d
AT91C_EMAC_UBR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1559;"	d
AT91C_EMAC_UND	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1565;"	d
AT91C_EMAC_UNI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1535;"	d
AT91C_EMAC_USF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2351;"	d
AT91C_EMAC_USRIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2341;"	d
AT91C_EMAC_WESTAT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1522;"	d
AT91C_EMAC_WOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2327;"	d
AT91C_ID_20_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2639;"	d
AT91C_ID_21_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2640;"	d
AT91C_ID_22_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2641;"	d
AT91C_ID_23_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2642;"	d
AT91C_ID_24_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2643;"	d
AT91C_ID_25_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2644;"	d
AT91C_ID_26_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2645;"	d
AT91C_ID_27_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2646;"	d
AT91C_ID_28_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2647;"	d
AT91C_ID_29_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2648;"	d
AT91C_ID_ADC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2636;"	d
AT91C_ID_AES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2637;"	d
AT91C_ID_CAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2634;"	d
AT91C_ID_EMAC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2635;"	d
AT91C_ID_FIQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2619;"	d
AT91C_ID_IRQ0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2649;"	d
AT91C_ID_IRQ1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2650;"	d
AT91C_ID_PIOA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2621;"	d
AT91C_ID_PIOB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2622;"	d
AT91C_ID_PWMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2629;"	d
AT91C_ID_SPI0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2623;"	d
AT91C_ID_SPI1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2624;"	d
AT91C_ID_SSC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2627;"	d
AT91C_ID_SYS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2620;"	d
AT91C_ID_TC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2631;"	d
AT91C_ID_TC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2632;"	d
AT91C_ID_TC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2633;"	d
AT91C_ID_TDES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2638;"	d
AT91C_ID_TWI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2628;"	d
AT91C_ID_UDP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2630;"	d
AT91C_ID_US0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2625;"	d
AT91C_ID_US1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2626;"	d
AT91C_IFLASH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2712;"	d
AT91C_IFLASH_SIZE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2713;"	d
AT91C_ISRAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2710;"	d
AT91C_ISRAM_SIZE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2711;"	d
AT91C_MC_AASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2014;"	d
AT91C_MC_ABTSZ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	619;"	d
AT91C_MC_ABTSZ_BYTE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	620;"	d
AT91C_MC_ABTSZ_HWORD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	621;"	d
AT91C_MC_ABTSZ_WORD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	622;"	d
AT91C_MC_ABTTYP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	623;"	d
AT91C_MC_ABTTYP_DATAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	624;"	d
AT91C_MC_ABTTYP_DATAW	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	625;"	d
AT91C_MC_ABTTYP_FETCH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	626;"	d
AT91C_MC_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2011;"	d
AT91C_MC_FCMD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	643;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	650;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	648;"	d
AT91C_MC_FCMD_LOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	645;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	646;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	649;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	651;"	d
AT91C_MC_FCMD_START_PROG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	644;"	d
AT91C_MC_FCMD_UNLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	647;"	d
AT91C_MC_FCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2013;"	d
AT91C_MC_FMCN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	641;"	d
AT91C_MC_FMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2016;"	d
AT91C_MC_FRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	632;"	d
AT91C_MC_FSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2015;"	d
AT91C_MC_FWS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	636;"	d
AT91C_MC_FWS_0FWS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	637;"	d
AT91C_MC_FWS_1FWS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	638;"	d
AT91C_MC_FWS_2FWS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	639;"	d
AT91C_MC_FWS_3FWS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	640;"	d
AT91C_MC_GPNVM0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	656;"	d
AT91C_MC_GPNVM1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	657;"	d
AT91C_MC_GPNVM2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	658;"	d
AT91C_MC_GPNVM3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	659;"	d
AT91C_MC_GPNVM4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	660;"	d
AT91C_MC_GPNVM5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	661;"	d
AT91C_MC_GPNVM6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	662;"	d
AT91C_MC_GPNVM7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	663;"	d
AT91C_MC_KEY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	653;"	d
AT91C_MC_LOCKE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	633;"	d
AT91C_MC_LOCKS0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	664;"	d
AT91C_MC_LOCKS1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	665;"	d
AT91C_MC_LOCKS10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	674;"	d
AT91C_MC_LOCKS11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	675;"	d
AT91C_MC_LOCKS12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	676;"	d
AT91C_MC_LOCKS13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	677;"	d
AT91C_MC_LOCKS14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	678;"	d
AT91C_MC_LOCKS15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	679;"	d
AT91C_MC_LOCKS2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	666;"	d
AT91C_MC_LOCKS3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	667;"	d
AT91C_MC_LOCKS4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	668;"	d
AT91C_MC_LOCKS5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	669;"	d
AT91C_MC_LOCKS6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	670;"	d
AT91C_MC_LOCKS7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	671;"	d
AT91C_MC_LOCKS8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	672;"	d
AT91C_MC_LOCKS9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	673;"	d
AT91C_MC_MISADD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	618;"	d
AT91C_MC_MST0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	627;"	d
AT91C_MC_MST1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	628;"	d
AT91C_MC_NEBP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	635;"	d
AT91C_MC_PAGEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	652;"	d
AT91C_MC_PROGE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	634;"	d
AT91C_MC_RCB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	615;"	d
AT91C_MC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2012;"	d
AT91C_MC_SECURITY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	655;"	d
AT91C_MC_SVMST0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	629;"	d
AT91C_MC_SVMST1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	630;"	d
AT91C_MC_UNDADD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	617;"	d
AT91C_PA0_RXD0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2453;"	d
AT91C_PA10_TWD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2457;"	d
AT91C_PA11_TWCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2459;"	d
AT91C_PA12_NPCS00	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2461;"	d
AT91C_PA13_NPCS01	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2463;"	d
AT91C_PA13_PCK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2464;"	d
AT91C_PA14_IRQ1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2467;"	d
AT91C_PA14_NPCS02	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2466;"	d
AT91C_PA15_NPCS03	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2469;"	d
AT91C_PA15_TCLK2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2470;"	d
AT91C_PA16_MISO0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2472;"	d
AT91C_PA17_MOSI0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2474;"	d
AT91C_PA18_SPCK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2476;"	d
AT91C_PA19_CANRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2478;"	d
AT91C_PA1_TXD0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2455;"	d
AT91C_PA20_CANTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2483;"	d
AT91C_PA21_NPCS10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2486;"	d
AT91C_PA21_TF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2485;"	d
AT91C_PA22_SPCK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2489;"	d
AT91C_PA22_TK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2488;"	d
AT91C_PA23_MOSI1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2492;"	d
AT91C_PA23_TD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2491;"	d
AT91C_PA24_MISO1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2495;"	d
AT91C_PA24_RD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2494;"	d
AT91C_PA25_NPCS11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2498;"	d
AT91C_PA25_RK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2497;"	d
AT91C_PA26_NPCS12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2501;"	d
AT91C_PA26_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2500;"	d
AT91C_PA27_DRXD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2503;"	d
AT91C_PA27_PCK3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2504;"	d
AT91C_PA28_DTXD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2506;"	d
AT91C_PA29_FIQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2508;"	d
AT91C_PA29_NPCS13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2509;"	d
AT91C_PA2_NPCS11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2481;"	d
AT91C_PA2_SCK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2480;"	d
AT91C_PA30_IRQ0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2514;"	d
AT91C_PA30_PCK2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2515;"	d
AT91C_PA3_NPCS12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2512;"	d
AT91C_PA3_RTS0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2511;"	d
AT91C_PA4_CTS0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2517;"	d
AT91C_PA4_NPCS13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2518;"	d
AT91C_PA5_RXD1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2520;"	d
AT91C_PA6_TXD1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2522;"	d
AT91C_PA7_NPCS01	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2525;"	d
AT91C_PA7_SCK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2524;"	d
AT91C_PA8_NPCS02	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2528;"	d
AT91C_PA8_RTS1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2527;"	d
AT91C_PA9_CTS1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2530;"	d
AT91C_PA9_NPCS03	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2531;"	d
AT91C_PB0_ETXCK_EREFCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2533;"	d
AT91C_PB0_PCK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2534;"	d
AT91C_PB10_ETX2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2538;"	d
AT91C_PB10_NPCS11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2539;"	d
AT91C_PB11_ETX3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2541;"	d
AT91C_PB11_NPCS12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2542;"	d
AT91C_PB12_ETXER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2544;"	d
AT91C_PB12_TCLK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2545;"	d
AT91C_PB13_ERX2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2547;"	d
AT91C_PB13_NPCS01	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2548;"	d
AT91C_PB14_ERX3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2550;"	d
AT91C_PB14_NPCS02	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2551;"	d
AT91C_PB15_ERXDV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2553;"	d
AT91C_PB16_ECOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2555;"	d
AT91C_PB16_NPCS13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2556;"	d
AT91C_PB17_ERXCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2558;"	d
AT91C_PB17_NPCS03	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2559;"	d
AT91C_PB18_ADTRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2562;"	d
AT91C_PB18_EF100	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2561;"	d
AT91C_PB19_PWM0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2564;"	d
AT91C_PB19_TCLK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2565;"	d
AT91C_PB1_ETXEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2536;"	d
AT91C_PB20_PCK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2570;"	d
AT91C_PB20_PWM1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2569;"	d
AT91C_PB21_PCK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2573;"	d
AT91C_PB21_PWM2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2572;"	d
AT91C_PB22_PCK2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2576;"	d
AT91C_PB22_PWM3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2575;"	d
AT91C_PB23_DCD1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2579;"	d
AT91C_PB23_TIOA0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2578;"	d
AT91C_PB24_DSR1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2582;"	d
AT91C_PB24_TIOB0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2581;"	d
AT91C_PB25_DTR1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2585;"	d
AT91C_PB25_TIOA1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2584;"	d
AT91C_PB26_RI1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2588;"	d
AT91C_PB26_TIOB1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2587;"	d
AT91C_PB27_PWM0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2591;"	d
AT91C_PB27_TIOA2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2590;"	d
AT91C_PB28_PWM1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2594;"	d
AT91C_PB28_TIOB2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2593;"	d
AT91C_PB29_PCK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2596;"	d
AT91C_PB29_PWM2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2597;"	d
AT91C_PB2_ETX0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2567;"	d
AT91C_PB30_PCK2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2601;"	d
AT91C_PB30_PWM3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2602;"	d
AT91C_PB3_ETX1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2599;"	d
AT91C_PB4_ECRS_ECRSDV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2604;"	d
AT91C_PB5_ERX0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2606;"	d
AT91C_PB6_ERX1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2608;"	d
AT91C_PB7_ERXER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2610;"	d
AT91C_PB8_EMDC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2612;"	d
AT91C_PB9_EMDIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2614;"	d
AT91C_PDC_RXTDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	276;"	d
AT91C_PDC_RXTEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	275;"	d
AT91C_PDC_TXTDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	278;"	d
AT91C_PDC_TXTEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	277;"	d
AT91C_PIOA_ABSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1914;"	d
AT91C_PIOA_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1932;"	d
AT91C_PIOA_BSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1926;"	d
AT91C_PIOA_CODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1934;"	d
AT91C_PIOA_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1922;"	d
AT91C_PIOA_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1915;"	d
AT91C_PIOA_IFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1919;"	d
AT91C_PIOA_IFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1928;"	d
AT91C_PIOA_IFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1937;"	d
AT91C_PIOA_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1917;"	d
AT91C_PIOA_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1913;"	d
AT91C_PIOA_MDDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1933;"	d
AT91C_PIOA_MDER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1935;"	d
AT91C_PIOA_MDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1921;"	d
AT91C_PIOA_ODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1911;"	d
AT91C_PIOA_ODSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1923;"	d
AT91C_PIOA_OER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1938;"	d
AT91C_PIOA_OSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1931;"	d
AT91C_PIOA_OWDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1920;"	d
AT91C_PIOA_OWER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1927;"	d
AT91C_PIOA_OWSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1925;"	d
AT91C_PIOA_PDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1936;"	d
AT91C_PIOA_PDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1929;"	d
AT91C_PIOA_PER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1918;"	d
AT91C_PIOA_PPUDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1916;"	d
AT91C_PIOA_PPUER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1930;"	d
AT91C_PIOA_PPUSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1924;"	d
AT91C_PIOA_PSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1939;"	d
AT91C_PIOA_SODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1912;"	d
AT91C_PIOB_ABSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1951;"	d
AT91C_PIOB_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1945;"	d
AT91C_PIOB_BSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1966;"	d
AT91C_PIOB_CODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1949;"	d
AT91C_PIOB_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1954;"	d
AT91C_PIOB_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1948;"	d
AT91C_PIOB_IFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1952;"	d
AT91C_PIOB_IFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1965;"	d
AT91C_PIOB_IFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1958;"	d
AT91C_PIOB_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1944;"	d
AT91C_PIOB_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1961;"	d
AT91C_PIOB_MDDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1967;"	d
AT91C_PIOB_MDER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1942;"	d
AT91C_PIOB_MDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1964;"	d
AT91C_PIOB_ODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1957;"	d
AT91C_PIOB_ODSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1962;"	d
AT91C_PIOB_OER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1968;"	d
AT91C_PIOB_OSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1963;"	d
AT91C_PIOB_OWDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1941;"	d
AT91C_PIOB_OWER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1950;"	d
AT91C_PIOB_OWSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1955;"	d
AT91C_PIOB_PDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1956;"	d
AT91C_PIOB_PDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1953;"	d
AT91C_PIOB_PER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1969;"	d
AT91C_PIOB_PPUDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1946;"	d
AT91C_PIOB_PPUER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1959;"	d
AT91C_PIOB_PPUSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1943;"	d
AT91C_PIOB_PSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1947;"	d
AT91C_PIOB_SODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1960;"	d
AT91C_PIO_PA0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2452;"	d
AT91C_PIO_PA1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2454;"	d
AT91C_PIO_PA10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2456;"	d
AT91C_PIO_PA11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2458;"	d
AT91C_PIO_PA12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2460;"	d
AT91C_PIO_PA13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2462;"	d
AT91C_PIO_PA14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2465;"	d
AT91C_PIO_PA15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2468;"	d
AT91C_PIO_PA16	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2471;"	d
AT91C_PIO_PA17	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2473;"	d
AT91C_PIO_PA18	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2475;"	d
AT91C_PIO_PA19	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2477;"	d
AT91C_PIO_PA2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2479;"	d
AT91C_PIO_PA20	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2482;"	d
AT91C_PIO_PA21	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2484;"	d
AT91C_PIO_PA22	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2487;"	d
AT91C_PIO_PA23	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2490;"	d
AT91C_PIO_PA24	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2493;"	d
AT91C_PIO_PA25	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2496;"	d
AT91C_PIO_PA26	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2499;"	d
AT91C_PIO_PA27	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2502;"	d
AT91C_PIO_PA28	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2505;"	d
AT91C_PIO_PA29	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2507;"	d
AT91C_PIO_PA3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2510;"	d
AT91C_PIO_PA30	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2513;"	d
AT91C_PIO_PA4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2516;"	d
AT91C_PIO_PA5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2519;"	d
AT91C_PIO_PA6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2521;"	d
AT91C_PIO_PA7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2523;"	d
AT91C_PIO_PA8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2526;"	d
AT91C_PIO_PA9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2529;"	d
AT91C_PIO_PB0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2532;"	d
AT91C_PIO_PB1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2535;"	d
AT91C_PIO_PB10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2537;"	d
AT91C_PIO_PB11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2540;"	d
AT91C_PIO_PB12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2543;"	d
AT91C_PIO_PB13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2546;"	d
AT91C_PIO_PB14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2549;"	d
AT91C_PIO_PB15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2552;"	d
AT91C_PIO_PB16	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2554;"	d
AT91C_PIO_PB17	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2557;"	d
AT91C_PIO_PB18	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2560;"	d
AT91C_PIO_PB19	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2563;"	d
AT91C_PIO_PB2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2566;"	d
AT91C_PIO_PB20	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2568;"	d
AT91C_PIO_PB21	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2571;"	d
AT91C_PIO_PB22	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2574;"	d
AT91C_PIO_PB23	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2577;"	d
AT91C_PIO_PB24	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2580;"	d
AT91C_PIO_PB25	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2583;"	d
AT91C_PIO_PB26	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2586;"	d
AT91C_PIO_PB27	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2589;"	d
AT91C_PIO_PB28	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2592;"	d
AT91C_PIO_PB29	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2595;"	d
AT91C_PIO_PB3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2598;"	d
AT91C_PIO_PB30	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2600;"	d
AT91C_PIO_PB4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2603;"	d
AT91C_PIO_PB5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2605;"	d
AT91C_PIO_PB6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2607;"	d
AT91C_PIO_PB7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2609;"	d
AT91C_PIO_PB8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2611;"	d
AT91C_PIO_PB9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2613;"	d
AT91C_PITC_CPIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	562;"	d
AT91C_PITC_PICNT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	563;"	d
AT91C_PITC_PIIR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2002;"	d
AT91C_PITC_PIMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2003;"	d
AT91C_PITC_PISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2001;"	d
AT91C_PITC_PITEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	557;"	d
AT91C_PITC_PITIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	558;"	d
AT91C_PITC_PITS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	560;"	d
AT91C_PITC_PIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	556;"	d
AT91C_PITC_PIVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2000;"	d
AT91C_PMC_CSS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	465;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	467;"	d
AT91C_PMC_CSS_PLL_CLK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	468;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	466;"	d
AT91C_PMC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1975;"	d
AT91C_PMC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1988;"	d
AT91C_PMC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1987;"	d
AT91C_PMC_LOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	480;"	d
AT91C_PMC_MCFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1985;"	d
AT91C_PMC_MCKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1980;"	d
AT91C_PMC_MCKRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	481;"	d
AT91C_PMC_MOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1976;"	d
AT91C_PMC_MOSCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	479;"	d
AT91C_PMC_PCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1982;"	d
AT91C_PMC_PCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1978;"	d
AT91C_PMC_PCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	453;"	d
AT91C_PMC_PCK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	455;"	d
AT91C_PMC_PCK0RDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	482;"	d
AT91C_PMC_PCK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	456;"	d
AT91C_PMC_PCK1RDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	483;"	d
AT91C_PMC_PCK2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	457;"	d
AT91C_PMC_PCK2RDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	484;"	d
AT91C_PMC_PCK3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	458;"	d
AT91C_PMC_PCK3RDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	485;"	d
AT91C_PMC_PCKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1979;"	d
AT91C_PMC_PCSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1984;"	d
AT91C_PMC_PLLR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1977;"	d
AT91C_PMC_PRES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	469;"	d
AT91C_PMC_PRES_CLK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	470;"	d
AT91C_PMC_PRES_CLK_16	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	474;"	d
AT91C_PMC_PRES_CLK_2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	471;"	d
AT91C_PMC_PRES_CLK_32	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	475;"	d
AT91C_PMC_PRES_CLK_4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	472;"	d
AT91C_PMC_PRES_CLK_64	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	476;"	d
AT91C_PMC_PRES_CLK_8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	473;"	d
AT91C_PMC_SCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1981;"	d
AT91C_PMC_SCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1986;"	d
AT91C_PMC_SCSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1983;"	d
AT91C_PMC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1989;"	d
AT91C_PMC_UDP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	454;"	d
AT91C_PWMC_CALG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1019;"	d
AT91C_PWMC_CCNT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1027;"	d
AT91C_PWMC_CDTY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1023;"	d
AT91C_PWMC_CH0_CCNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2175;"	d
AT91C_PWMC_CH0_CDTYR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2172;"	d
AT91C_PWMC_CH0_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2173;"	d
AT91C_PWMC_CH0_CPRDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2171;"	d
AT91C_PWMC_CH0_CUPDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2174;"	d
AT91C_PWMC_CH0_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2170;"	d
AT91C_PWMC_CH1_CCNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2166;"	d
AT91C_PWMC_CH1_CDTYR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2167;"	d
AT91C_PWMC_CH1_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2168;"	d
AT91C_PWMC_CH1_CPRDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2165;"	d
AT91C_PWMC_CH1_CUPDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2164;"	d
AT91C_PWMC_CH1_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2163;"	d
AT91C_PWMC_CH2_CCNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2158;"	d
AT91C_PWMC_CH2_CDTYR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2161;"	d
AT91C_PWMC_CH2_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2157;"	d
AT91C_PWMC_CH2_CPRDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2159;"	d
AT91C_PWMC_CH2_CUPDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2160;"	d
AT91C_PWMC_CH2_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2156;"	d
AT91C_PWMC_CH3_CCNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2153;"	d
AT91C_PWMC_CH3_CDTYR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2152;"	d
AT91C_PWMC_CH3_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2154;"	d
AT91C_PWMC_CH3_CPRDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2151;"	d
AT91C_PWMC_CH3_CUPDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2149;"	d
AT91C_PWMC_CH3_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2150;"	d
AT91C_PWMC_CHID0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1057;"	d
AT91C_PWMC_CHID1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1058;"	d
AT91C_PWMC_CHID2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1059;"	d
AT91C_PWMC_CHID3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1060;"	d
AT91C_PWMC_CPD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1021;"	d
AT91C_PWMC_CPOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1020;"	d
AT91C_PWMC_CPRD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1025;"	d
AT91C_PWMC_CPRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1015;"	d
AT91C_PWMC_CPRE_MCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1016;"	d
AT91C_PWMC_CPRE_MCKA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1017;"	d
AT91C_PWMC_CPRE_MCKB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1018;"	d
AT91C_PWMC_CUPD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1029;"	d
AT91C_PWMC_DIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2178;"	d
AT91C_PWMC_DIVA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1050;"	d
AT91C_PWMC_DIVB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1053;"	d
AT91C_PWMC_ENA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2185;"	d
AT91C_PWMC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2177;"	d
AT91C_PWMC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2179;"	d
AT91C_PWMC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2183;"	d
AT91C_PWMC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2181;"	d
AT91C_PWMC_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2184;"	d
AT91C_PWMC_PREA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1051;"	d
AT91C_PWMC_PREA_MCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1052;"	d
AT91C_PWMC_PREB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1054;"	d
AT91C_PWMC_PREB_MCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1055;"	d
AT91C_PWMC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2182;"	d
AT91C_PWMC_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2180;"	d
AT91C_RSTC_BODIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	520;"	d
AT91C_RSTC_BODSTS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	506;"	d
AT91C_RSTC_ERSTL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	519;"	d
AT91C_RSTC_EXTRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	502;"	d
AT91C_RSTC_KEY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	503;"	d
AT91C_RSTC_NRSTL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	514;"	d
AT91C_RSTC_PERRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	501;"	d
AT91C_RSTC_PROCRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	500;"	d
AT91C_RSTC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1991;"	d
AT91C_RSTC_RMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1992;"	d
AT91C_RSTC_RSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1993;"	d
AT91C_RSTC_RSTTYP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	507;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	513;"	d
AT91C_RSTC_RSTTYP_POWERUP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	508;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	511;"	d
AT91C_RSTC_RSTTYP_USER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	512;"	d
AT91C_RSTC_RSTTYP_WAKEUP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	509;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	510;"	d
AT91C_RSTC_SRCMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	515;"	d
AT91C_RSTC_URSTEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	517;"	d
AT91C_RSTC_URSTIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	518;"	d
AT91C_RSTC_URSTS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	505;"	d
AT91C_RTTC_ALMIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	534;"	d
AT91C_RTTC_ALMS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	542;"	d
AT91C_RTTC_ALMV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	538;"	d
AT91C_RTTC_CRTV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	540;"	d
AT91C_RTTC_RTAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1998;"	d
AT91C_RTTC_RTMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1996;"	d
AT91C_RTTC_RTPRES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	533;"	d
AT91C_RTTC_RTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1995;"	d
AT91C_RTTC_RTTINC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	543;"	d
AT91C_RTTC_RTTINCIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	535;"	d
AT91C_RTTC_RTTRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	536;"	d
AT91C_RTTC_RTVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1997;"	d
AT91C_SPI0_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2053;"	d
AT91C_SPI0_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2058;"	d
AT91C_SPI0_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2052;"	d
AT91C_SPI0_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2050;"	d
AT91C_SPI0_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2055;"	d
AT91C_SPI0_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2054;"	d
AT91C_SPI0_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2039;"	d
AT91C_SPI0_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2043;"	d
AT91C_SPI0_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2042;"	d
AT91C_SPI0_RDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2057;"	d
AT91C_SPI0_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2047;"	d
AT91C_SPI0_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2044;"	d
AT91C_SPI0_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2045;"	d
AT91C_SPI0_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2051;"	d
AT91C_SPI0_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2041;"	d
AT91C_SPI0_TDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2056;"	d
AT91C_SPI0_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2046;"	d
AT91C_SPI0_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2048;"	d
AT91C_SPI0_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2040;"	d
AT91C_SPI1_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2036;"	d
AT91C_SPI1_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2037;"	d
AT91C_SPI1_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2033;"	d
AT91C_SPI1_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2030;"	d
AT91C_SPI1_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2029;"	d
AT91C_SPI1_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2031;"	d
AT91C_SPI1_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2018;"	d
AT91C_SPI1_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2027;"	d
AT91C_SPI1_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2024;"	d
AT91C_SPI1_RDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2032;"	d
AT91C_SPI1_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2026;"	d
AT91C_SPI1_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2025;"	d
AT91C_SPI1_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2019;"	d
AT91C_SPI1_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2034;"	d
AT91C_SPI1_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2023;"	d
AT91C_SPI1_TDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2035;"	d
AT91C_SPI1_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2020;"	d
AT91C_SPI1_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2022;"	d
AT91C_SPI1_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2021;"	d
AT91C_SPI_BITS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	749;"	d
AT91C_SPI_BITS_10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	752;"	d
AT91C_SPI_BITS_11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	753;"	d
AT91C_SPI_BITS_12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	754;"	d
AT91C_SPI_BITS_13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	755;"	d
AT91C_SPI_BITS_14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	756;"	d
AT91C_SPI_BITS_15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	757;"	d
AT91C_SPI_BITS_16	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	758;"	d
AT91C_SPI_BITS_8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	750;"	d
AT91C_SPI_BITS_9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	751;"	d
AT91C_SPI_CPOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	746;"	d
AT91C_SPI_CSAAT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	748;"	d
AT91C_SPI_DLYBCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	723;"	d
AT91C_SPI_DLYBCT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	761;"	d
AT91C_SPI_DLYBS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	760;"	d
AT91C_SPI_ENDRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	735;"	d
AT91C_SPI_ENDTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	736;"	d
AT91C_SPI_FDIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	719;"	d
AT91C_SPI_LASTXFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	712;"	d
AT91C_SPI_LLB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	721;"	d
AT91C_SPI_MODF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	733;"	d
AT91C_SPI_MODFDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	720;"	d
AT91C_SPI_MSTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	714;"	d
AT91C_SPI_NCPHA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	747;"	d
AT91C_SPI_NSSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	739;"	d
AT91C_SPI_OVRES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	734;"	d
AT91C_SPI_PCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	722;"	d
AT91C_SPI_PCSDEC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	718;"	d
AT91C_SPI_PS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	715;"	d
AT91C_SPI_PS_FIXED	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	716;"	d
AT91C_SPI_PS_VARIABLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	717;"	d
AT91C_SPI_RD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	725;"	d
AT91C_SPI_RDRF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	731;"	d
AT91C_SPI_RPCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	726;"	d
AT91C_SPI_RXBUFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	737;"	d
AT91C_SPI_SCBR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	759;"	d
AT91C_SPI_SPIDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	710;"	d
AT91C_SPI_SPIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	709;"	d
AT91C_SPI_SPIENS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	741;"	d
AT91C_SPI_SWRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	711;"	d
AT91C_SPI_TD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	728;"	d
AT91C_SPI_TDRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	732;"	d
AT91C_SPI_TPCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	729;"	d
AT91C_SPI_TXBUFE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	738;"	d
AT91C_SPI_TXEMPTY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	740;"	d
AT91C_SSC_CKI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	907;"	d
AT91C_SSC_CKO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	903;"	d
AT91C_SSC_CKO_CONTINOUS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	905;"	d
AT91C_SSC_CKO_DATA_TX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	906;"	d
AT91C_SSC_CKO_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	904;"	d
AT91C_SSC_CKS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	899;"	d
AT91C_SSC_CKS_DIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	900;"	d
AT91C_SSC_CKS_RK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	902;"	d
AT91C_SSC_CKS_TK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	901;"	d
AT91C_SSC_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2132;"	d
AT91C_SSC_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2134;"	d
AT91C_SSC_DATDEF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	936;"	d
AT91C_SSC_DATLEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	921;"	d
AT91C_SSC_DATNB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	924;"	d
AT91C_SSC_ENDRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	945;"	d
AT91C_SSC_ENDTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	941;"	d
AT91C_SSC_FSDEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	937;"	d
AT91C_SSC_FSEDGE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	933;"	d
AT91C_SSC_FSLEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	925;"	d
AT91C_SSC_FSOS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	926;"	d
AT91C_SSC_FSOS_HIGH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	931;"	d
AT91C_SSC_FSOS_LOW	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	930;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	928;"	d
AT91C_SSC_FSOS_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	927;"	d
AT91C_SSC_FSOS_POSITIVE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	929;"	d
AT91C_SSC_FSOS_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	932;"	d
AT91C_SSC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2126;"	d
AT91C_SSC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2129;"	d
AT91C_SSC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2135;"	d
AT91C_SSC_LOOP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	922;"	d
AT91C_SSC_MSBF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	923;"	d
AT91C_SSC_OVRUN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	944;"	d
AT91C_SSC_PERIOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	919;"	d
AT91C_SSC_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2116;"	d
AT91C_SSC_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2121;"	d
AT91C_SSC_RCMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2128;"	d
AT91C_SSC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2118;"	d
AT91C_SSC_RFMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2136;"	d
AT91C_SSC_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2123;"	d
AT91C_SSC_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2114;"	d
AT91C_SSC_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2119;"	d
AT91C_SSC_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2113;"	d
AT91C_SSC_RSHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2124;"	d
AT91C_SSC_RXBUFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	946;"	d
AT91C_SSC_RXDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	894;"	d
AT91C_SSC_RXEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	893;"	d
AT91C_SSC_RXENA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	950;"	d
AT91C_SSC_RXRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	943;"	d
AT91C_SSC_RXSYN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	948;"	d
AT91C_SSC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2131;"	d
AT91C_SSC_START	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	908;"	d
AT91C_SSC_START_0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	917;"	d
AT91C_SSC_START_CONTINOUS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	909;"	d
AT91C_SSC_START_EDGE_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	916;"	d
AT91C_SSC_START_FALL_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	913;"	d
AT91C_SSC_START_HIGH_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	912;"	d
AT91C_SSC_START_LEVEL_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	915;"	d
AT91C_SSC_START_LOW_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	911;"	d
AT91C_SSC_START_RISE_RF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	914;"	d
AT91C_SSC_START_TX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	910;"	d
AT91C_SSC_STTDLY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	918;"	d
AT91C_SSC_SWRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	897;"	d
AT91C_SSC_TCMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2133;"	d
AT91C_SSC_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2117;"	d
AT91C_SSC_TFMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2125;"	d
AT91C_SSC_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2127;"	d
AT91C_SSC_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2112;"	d
AT91C_SSC_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2120;"	d
AT91C_SSC_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2115;"	d
AT91C_SSC_TSHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2130;"	d
AT91C_SSC_TXBUFE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	942;"	d
AT91C_SSC_TXDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	896;"	d
AT91C_SSC_TXEMPTY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	940;"	d
AT91C_SSC_TXEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	895;"	d
AT91C_SSC_TXENA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	949;"	d
AT91C_SSC_TXRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	939;"	d
AT91C_SSC_TXSYN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	947;"	d
AT91C_TC0_CCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2203;"	d
AT91C_TC0_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2204;"	d
AT91C_TC0_CV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2208;"	d
AT91C_TC0_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2207;"	d
AT91C_TC0_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2205;"	d
AT91C_TC0_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2209;"	d
AT91C_TC0_RA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2206;"	d
AT91C_TC0_RB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2202;"	d
AT91C_TC0_RC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2201;"	d
AT91C_TC0_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2200;"	d
AT91C_TC1_CCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2212;"	d
AT91C_TC1_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2216;"	d
AT91C_TC1_CV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2220;"	d
AT91C_TC1_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2214;"	d
AT91C_TC1_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2213;"	d
AT91C_TC1_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2219;"	d
AT91C_TC1_RA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2217;"	d
AT91C_TC1_RB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2211;"	d
AT91C_TC1_RC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2218;"	d
AT91C_TC1_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2215;"	d
AT91C_TC2_CCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2223;"	d
AT91C_TC2_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2222;"	d
AT91C_TC2_CV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2224;"	d
AT91C_TC2_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2227;"	d
AT91C_TC2_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2230;"	d
AT91C_TC2_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2228;"	d
AT91C_TC2_RA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2225;"	d
AT91C_TC2_RB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2226;"	d
AT91C_TC2_RC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2229;"	d
AT91C_TC2_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2231;"	d
AT91C_TCB_BCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2234;"	d
AT91C_TCB_BMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2233;"	d
AT91C_TCB_SYNC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1298;"	d
AT91C_TCB_TC0XC0S	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1300;"	d
AT91C_TCB_TC0XC0S_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1302;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1301;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1303;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1304;"	d
AT91C_TCB_TC1XC1S	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1305;"	d
AT91C_TCB_TC1XC1S_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1307;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1306;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1308;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1309;"	d
AT91C_TCB_TC2XC2S	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1310;"	d
AT91C_TCB_TC2XC2S_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1312;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1311;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1313;"	d
AT91C_TCB_TC2XC2S_TIOA1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1314;"	d
AT91C_TC_ABETRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1208;"	d
AT91C_TC_ACPA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1217;"	d
AT91C_TC_ACPA_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1220;"	d
AT91C_TC_ACPA_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1218;"	d
AT91C_TC_ACPA_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1219;"	d
AT91C_TC_ACPA_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1221;"	d
AT91C_TC_ACPC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1227;"	d
AT91C_TC_ACPC_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1230;"	d
AT91C_TC_ACPC_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1228;"	d
AT91C_TC_ACPC_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1229;"	d
AT91C_TC_ACPC_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1231;"	d
AT91C_TC_AEEVT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1237;"	d
AT91C_TC_AEEVT_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1240;"	d
AT91C_TC_AEEVT_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1238;"	d
AT91C_TC_AEEVT_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1239;"	d
AT91C_TC_AEEVT_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1241;"	d
AT91C_TC_ASWTRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1242;"	d
AT91C_TC_ASWTRG_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1245;"	d
AT91C_TC_ASWTRG_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1243;"	d
AT91C_TC_ASWTRG_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1244;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1246;"	d
AT91C_TC_BCPB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1247;"	d
AT91C_TC_BCPB_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1250;"	d
AT91C_TC_BCPB_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1248;"	d
AT91C_TC_BCPB_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1249;"	d
AT91C_TC_BCPB_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1251;"	d
AT91C_TC_BCPC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1252;"	d
AT91C_TC_BCPC_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1255;"	d
AT91C_TC_BCPC_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1253;"	d
AT91C_TC_BCPC_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1254;"	d
AT91C_TC_BCPC_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1256;"	d
AT91C_TC_BEEVT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1257;"	d
AT91C_TC_BEEVT_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1260;"	d
AT91C_TC_BEEVT_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1258;"	d
AT91C_TC_BEEVT_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1259;"	d
AT91C_TC_BEEVT_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1261;"	d
AT91C_TC_BSWTRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1262;"	d
AT91C_TC_BSWTRG_CLEAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1265;"	d
AT91C_TC_BSWTRG_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1263;"	d
AT91C_TC_BSWTRG_SET	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1264;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1266;"	d
AT91C_TC_BURST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1184;"	d
AT91C_TC_BURST_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1185;"	d
AT91C_TC_BURST_XC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1186;"	d
AT91C_TC_BURST_XC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1187;"	d
AT91C_TC_BURST_XC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1188;"	d
AT91C_TC_CLKDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1171;"	d
AT91C_TC_CLKEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1170;"	d
AT91C_TC_CLKI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1183;"	d
AT91C_TC_CLKS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1174;"	d
AT91C_TC_CLKSTA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1276;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1175;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1176;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1177;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1178;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1179;"	d
AT91C_TC_CLKS_XC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1180;"	d
AT91C_TC_CLKS_XC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1181;"	d
AT91C_TC_CLKS_XC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1182;"	d
AT91C_TC_COVFS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1268;"	d
AT91C_TC_CPAS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1270;"	d
AT91C_TC_CPBS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1271;"	d
AT91C_TC_CPCDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1191;"	d
AT91C_TC_CPCS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1272;"	d
AT91C_TC_CPCSTOP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1189;"	d
AT91C_TC_CPCTRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1215;"	d
AT91C_TC_EEVT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1203;"	d
AT91C_TC_EEVTEDG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1198;"	d
AT91C_TC_EEVTEDG_BOTH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1202;"	d
AT91C_TC_EEVTEDG_FALLING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1201;"	d
AT91C_TC_EEVTEDG_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1199;"	d
AT91C_TC_EEVTEDG_RISING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1200;"	d
AT91C_TC_EEVT_TIOB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1204;"	d
AT91C_TC_EEVT_XC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1205;"	d
AT91C_TC_EEVT_XC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1206;"	d
AT91C_TC_EEVT_XC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1207;"	d
AT91C_TC_ENETRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1209;"	d
AT91C_TC_ETRGEDG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1193;"	d
AT91C_TC_ETRGEDG_BOTH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1197;"	d
AT91C_TC_ETRGEDG_FALLING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1196;"	d
AT91C_TC_ETRGEDG_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1194;"	d
AT91C_TC_ETRGEDG_RISING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1195;"	d
AT91C_TC_ETRGS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1275;"	d
AT91C_TC_LDBDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1192;"	d
AT91C_TC_LDBSTOP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1190;"	d
AT91C_TC_LDRA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1222;"	d
AT91C_TC_LDRAS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1273;"	d
AT91C_TC_LDRA_BOTH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1226;"	d
AT91C_TC_LDRA_FALLING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1225;"	d
AT91C_TC_LDRA_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1223;"	d
AT91C_TC_LDRA_RISING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1224;"	d
AT91C_TC_LDRB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1232;"	d
AT91C_TC_LDRBS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1274;"	d
AT91C_TC_LDRB_BOTH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1236;"	d
AT91C_TC_LDRB_FALLING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1235;"	d
AT91C_TC_LDRB_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1233;"	d
AT91C_TC_LDRB_RISING	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1234;"	d
AT91C_TC_LOVRS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1269;"	d
AT91C_TC_MTIOA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1277;"	d
AT91C_TC_MTIOB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1278;"	d
AT91C_TC_SWTRG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1172;"	d
AT91C_TC_WAVE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1216;"	d
AT91C_TC_WAVESEL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1210;"	d
AT91C_TC_WAVESEL_UP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1211;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1212;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1214;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1213;"	d
AT91C_TDES_CFBS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1842;"	d
AT91C_TDES_CFBS_16_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1845;"	d
AT91C_TDES_CFBS_32_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1844;"	d
AT91C_TDES_CFBS_64_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1843;"	d
AT91C_TDES_CFBS_8_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1846;"	d
AT91C_TDES_CIPHER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1829;"	d
AT91C_TDES_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2443;"	d
AT91C_TDES_DATRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1848;"	d
AT91C_TDES_ENDRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1849;"	d
AT91C_TDES_ENDTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1850;"	d
AT91C_TDES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2446;"	d
AT91C_TDES_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2437;"	d
AT91C_TDES_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2444;"	d
AT91C_TDES_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2441;"	d
AT91C_TDES_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2445;"	d
AT91C_TDES_IVxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2439;"	d
AT91C_TDES_KEY1WxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2447;"	d
AT91C_TDES_KEY2WxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2435;"	d
AT91C_TDES_KEY3WxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2436;"	d
AT91C_TDES_KEYMOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1831;"	d
AT91C_TDES_LOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1841;"	d
AT91C_TDES_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2442;"	d
AT91C_TDES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2440;"	d
AT91C_TDES_OPMOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1836;"	d
AT91C_TDES_OPMOD_CBC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1838;"	d
AT91C_TDES_OPMOD_CFB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1840;"	d
AT91C_TDES_OPMOD_ECB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1837;"	d
AT91C_TDES_OPMOD_OFB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1839;"	d
AT91C_TDES_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2433;"	d
AT91C_TDES_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2432;"	d
AT91C_TDES_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2426;"	d
AT91C_TDES_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2424;"	d
AT91C_TDES_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2428;"	d
AT91C_TDES_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2429;"	d
AT91C_TDES_RXBUFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1851;"	d
AT91C_TDES_SMOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1832;"	d
AT91C_TDES_SMOD_AUTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1834;"	d
AT91C_TDES_SMOD_MANUAL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1833;"	d
AT91C_TDES_SMOD_PDC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1835;"	d
AT91C_TDES_START	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1826;"	d
AT91C_TDES_SWRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1827;"	d
AT91C_TDES_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2425;"	d
AT91C_TDES_TDESMOD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1830;"	d
AT91C_TDES_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2430;"	d
AT91C_TDES_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2427;"	d
AT91C_TDES_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2431;"	d
AT91C_TDES_TXBUFE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1852;"	d
AT91C_TDES_URAD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1853;"	d
AT91C_TDES_URAT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1857;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1858;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1860;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1859;"	d
AT91C_TDES_URAT_WO_REG_READ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1861;"	d
AT91C_TDES_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2438;"	d
AT91C_TWI_CHDIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	989;"	d
AT91C_TWI_CKDIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	990;"	d
AT91C_TWI_CLDIV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	988;"	d
AT91C_TWI_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2139;"	d
AT91C_TWI_CWGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2146;"	d
AT91C_TWI_DADR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	986;"	d
AT91C_TWI_IADR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2144;"	d
AT91C_TWI_IADRSZ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	980;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	982;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	983;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	984;"	d
AT91C_TWI_IADRSZ_NO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	981;"	d
AT91C_TWI_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2143;"	d
AT91C_TWI_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2138;"	d
AT91C_TWI_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2141;"	d
AT91C_TWI_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2145;"	d
AT91C_TWI_MREAD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	985;"	d
AT91C_TWI_MSDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	977;"	d
AT91C_TWI_MSEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	976;"	d
AT91C_TWI_NACK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	997;"	d
AT91C_TWI_OVRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	995;"	d
AT91C_TWI_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2147;"	d
AT91C_TWI_RXRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	993;"	d
AT91C_TWI_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2140;"	d
AT91C_TWI_START	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	974;"	d
AT91C_TWI_STOP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	975;"	d
AT91C_TWI_SWRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	978;"	d
AT91C_TWI_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2142;"	d
AT91C_TWI_TXCOMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	992;"	d
AT91C_TWI_TXRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	994;"	d
AT91C_TWI_UNRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	996;"	d
AT91C_UDP_CONFG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1097;"	d
AT91C_UDP_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2192;"	d
AT91C_UDP_DIR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1136;"	d
AT91C_UDP_DTGLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1145;"	d
AT91C_UDP_ENDBUSRES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1119;"	d
AT91C_UDP_EP0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1122;"	d
AT91C_UDP_EP1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1123;"	d
AT91C_UDP_EP2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1124;"	d
AT91C_UDP_EP3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1125;"	d
AT91C_UDP_EP4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1126;"	d
AT91C_UDP_EP5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1127;"	d
AT91C_UDP_EPEDS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1146;"	d
AT91C_UDP_EPINT0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1105;"	d
AT91C_UDP_EPINT1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1106;"	d
AT91C_UDP_EPINT2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1107;"	d
AT91C_UDP_EPINT3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1108;"	d
AT91C_UDP_EPINT4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1109;"	d
AT91C_UDP_EPINT5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1110;"	d
AT91C_UDP_EPTYPE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1137;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1143;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1140;"	d
AT91C_UDP_EPTYPE_CTRL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1138;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1144;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1141;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1142;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1139;"	d
AT91C_UDP_ESR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1098;"	d
AT91C_UDP_EXTRSM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1113;"	d
AT91C_UDP_FADD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1102;"	d
AT91C_UDP_FADDEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1096;"	d
AT91C_UDP_FADDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2188;"	d
AT91C_UDP_FDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2190;"	d
AT91C_UDP_FEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1103;"	d
AT91C_UDP_FORCESTALL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1134;"	d
AT91C_UDP_FRM_ERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1093;"	d
AT91C_UDP_FRM_NUM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1092;"	d
AT91C_UDP_FRM_OK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1094;"	d
AT91C_UDP_GLBSTATE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2197;"	d
AT91C_UDP_ICR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2194;"	d
AT91C_UDP_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2193;"	d
AT91C_UDP_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2198;"	d
AT91C_UDP_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2187;"	d
AT91C_UDP_ISOERROR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1132;"	d
AT91C_UDP_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2191;"	d
AT91C_UDP_NUM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2189;"	d
AT91C_UDP_PUON	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1150;"	d
AT91C_UDP_RMWUPE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1100;"	d
AT91C_UDP_RSMINPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1099;"	d
AT91C_UDP_RSTEP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2195;"	d
AT91C_UDP_RXBYTECNT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1147;"	d
AT91C_UDP_RXRSM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1112;"	d
AT91C_UDP_RXSETUP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1131;"	d
AT91C_UDP_RXSUSP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1111;"	d
AT91C_UDP_RX_DATA_BK0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1130;"	d
AT91C_UDP_RX_DATA_BK1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1135;"	d
AT91C_UDP_SOFINT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1114;"	d
AT91C_UDP_TXCOMP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1129;"	d
AT91C_UDP_TXPKTRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1133;"	d
AT91C_UDP_TXVC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2196;"	d
AT91C_UDP_TXVDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1149;"	d
AT91C_UDP_WAKEUP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	1115;"	d
AT91C_US0_BRGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2097;"	d
AT91C_US0_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2099;"	d
AT91C_US0_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2105;"	d
AT91C_US0_FIDI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2101;"	d
AT91C_US0_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2107;"	d
AT91C_US0_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2110;"	d
AT91C_US0_IF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2109;"	d
AT91C_US0_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2100;"	d
AT91C_US0_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2103;"	d
AT91C_US0_NER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2098;"	d
AT91C_US0_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2089;"	d
AT91C_US0_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2090;"	d
AT91C_US0_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2093;"	d
AT91C_US0_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2106;"	d
AT91C_US0_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2095;"	d
AT91C_US0_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2087;"	d
AT91C_US0_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2094;"	d
AT91C_US0_RTOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2104;"	d
AT91C_US0_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2088;"	d
AT91C_US0_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2108;"	d
AT91C_US0_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2091;"	d
AT91C_US0_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2086;"	d
AT91C_US0_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2092;"	d
AT91C_US0_TTGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2102;"	d
AT91C_US1_BRGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2080;"	d
AT91C_US1_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2083;"	d
AT91C_US1_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2074;"	d
AT91C_US1_FIDI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2082;"	d
AT91C_US1_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2075;"	d
AT91C_US1_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2076;"	d
AT91C_US1_IF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2071;"	d
AT91C_US1_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2081;"	d
AT91C_US1_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2084;"	d
AT91C_US1_NER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2072;"	d
AT91C_US1_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2061;"	d
AT91C_US1_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2063;"	d
AT91C_US1_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2065;"	d
AT91C_US1_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2079;"	d
AT91C_US1_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2060;"	d
AT91C_US1_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2066;"	d
AT91C_US1_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2067;"	d
AT91C_US1_RTOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2073;"	d
AT91C_US1_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2062;"	d
AT91C_US1_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2077;"	d
AT91C_US1_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2068;"	d
AT91C_US1_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2064;"	d
AT91C_US1_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2069;"	d
AT91C_US1_TTGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2078;"	d
AT91C_US_CHMODE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	327;"	d
AT91C_US_CHMODE_AUTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	329;"	d
AT91C_US_CHMODE_LOCAL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	330;"	d
AT91C_US_CHMODE_NORMAL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	328;"	d
AT91C_US_CHMODE_REMOTE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	331;"	d
AT91C_US_CHRL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	823;"	d
AT91C_US_CHRL_5_BITS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	824;"	d
AT91C_US_CHRL_6_BITS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	825;"	d
AT91C_US_CHRL_7_BITS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	826;"	d
AT91C_US_CHRL_8_BITS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	827;"	d
AT91C_US_CKLO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	835;"	d
AT91C_US_CLKS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	818;"	d
AT91C_US_CLKS_CLOCK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	819;"	d
AT91C_US_CLKS_EXT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	822;"	d
AT91C_US_CLKS_FDIV1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	820;"	d
AT91C_US_CLKS_SLOW	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	821;"	d
AT91C_US_COMM_RX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	344;"	d
AT91C_US_COMM_TX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	343;"	d
AT91C_US_CTS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	856;"	d
AT91C_US_CTSIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	849;"	d
AT91C_US_DCD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	855;"	d
AT91C_US_DCDIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	848;"	d
AT91C_US_DSNACK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	838;"	d
AT91C_US_DSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	854;"	d
AT91C_US_DSRIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	847;"	d
AT91C_US_DTRDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	805;"	d
AT91C_US_DTREN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	804;"	d
AT91C_US_ENDRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	335;"	d
AT91C_US_ENDTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	336;"	d
AT91C_US_FILTER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	840;"	d
AT91C_US_FORCE_NTRST	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	349;"	d
AT91C_US_FRAME	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	338;"	d
AT91C_US_INACK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	837;"	d
AT91C_US_ITERATION	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	844;"	d
AT91C_US_MAX_ITER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	839;"	d
AT91C_US_MODE9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	834;"	d
AT91C_US_MSBF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	833;"	d
AT91C_US_NACK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	845;"	d
AT91C_US_NBSTOP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	829;"	d
AT91C_US_NBSTOP_15_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	831;"	d
AT91C_US_NBSTOP_1_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	830;"	d
AT91C_US_NBSTOP_2_BIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	832;"	d
AT91C_US_OVER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	836;"	d
AT91C_US_OVRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	337;"	d
AT91C_US_PAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	320;"	d
AT91C_US_PARE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	339;"	d
AT91C_US_PAR_EVEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	321;"	d
AT91C_US_PAR_MARK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	324;"	d
AT91C_US_PAR_MULTI_DROP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	326;"	d
AT91C_US_PAR_NONE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	325;"	d
AT91C_US_PAR_ODD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	322;"	d
AT91C_US_PAR_SPACE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	323;"	d
AT91C_US_RETTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	803;"	d
AT91C_US_RI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	853;"	d
AT91C_US_RIIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	846;"	d
AT91C_US_RSTIT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	801;"	d
AT91C_US_RSTNACK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	802;"	d
AT91C_US_RSTRX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	312;"	d
AT91C_US_RSTSTA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	318;"	d
AT91C_US_RSTTX	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	313;"	d
AT91C_US_RTSDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	807;"	d
AT91C_US_RTSEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	806;"	d
AT91C_US_RXBRK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	842;"	d
AT91C_US_RXBUFF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	342;"	d
AT91C_US_RXDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	315;"	d
AT91C_US_RXEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	314;"	d
AT91C_US_RXRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	333;"	d
AT91C_US_SENDA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	800;"	d
AT91C_US_STPBRK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	798;"	d
AT91C_US_STTBRK	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	797;"	d
AT91C_US_STTTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	799;"	d
AT91C_US_SYNC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	828;"	d
AT91C_US_TIMEOUT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	843;"	d
AT91C_US_TXBUFE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	341;"	d
AT91C_US_TXDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	317;"	d
AT91C_US_TXEMPTY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	340;"	d
AT91C_US_TXEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	316;"	d
AT91C_US_TXRDY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	334;"	d
AT91C_US_USMODE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	809;"	d
AT91C_US_USMODE_HWHSH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	812;"	d
AT91C_US_USMODE_IRDA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	816;"	d
AT91C_US_USMODE_ISO7816_0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	814;"	d
AT91C_US_USMODE_ISO7816_1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	815;"	d
AT91C_US_USMODE_MODEM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	813;"	d
AT91C_US_USMODE_NORMAL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	810;"	d
AT91C_US_USMODE_RS485	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	811;"	d
AT91C_US_USMODE_SWHSH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	817;"	d
AT91C_VREG_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2009;"	d
AT91C_VREG_PSTDBY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	599;"	d
AT91C_WDTC_KEY	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	577;"	d
AT91C_WDTC_WDCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2005;"	d
AT91C_WDTC_WDD	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	584;"	d
AT91C_WDTC_WDDBGHLT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	585;"	d
AT91C_WDTC_WDDIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	583;"	d
AT91C_WDTC_WDERR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	589;"	d
AT91C_WDTC_WDFIEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	580;"	d
AT91C_WDTC_WDIDLEHLT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	586;"	d
AT91C_WDTC_WDMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2007;"	d
AT91C_WDTC_WDRPROC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	582;"	d
AT91C_WDTC_WDRSTEN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	581;"	d
AT91C_WDTC_WDRSTT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	576;"	d
AT91C_WDTC_WDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2006;"	d
AT91C_WDTC_WDUNF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	588;"	d
AT91C_WDTC_WDV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	579;"	d
AT91F_AIC_ConfigureIt	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	2715;"	d
AT91PS_ADC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91PS_AES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91PS_AIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91PS_CAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91PS_CAN_MB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91PS_CKGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91PS_DBGU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91PS_EMAC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91PS_MC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91PS_PDC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91PS_PIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91PS_PITC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91PS_PMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91PS_PWMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91PS_PWMC_CH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91PS_RSTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91PS_RTTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91PS_SPI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91PS_SSC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91PS_SYS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91PS_TC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91PS_TCB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91PS_TDES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91PS_TWI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91PS_UDP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91PS_USART	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91PS_VREG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91PS_WDTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91SAM7X256_H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	47;"	d
AT91S_ADC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_AES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_CAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN_MB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CKGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_DBGU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_EMAC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_MC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_PDC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PITC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PWMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC_CH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_RSTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RTTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_SPI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SSC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SYS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_TC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TCB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TDES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TWI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_UDP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_USART	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_VREG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_WDTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91_REG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t
CAN_ACR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN
CAN_BR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN
CAN_ECR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN
CAN_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN
CAN_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN
CAN_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN
CAN_MB0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN
CAN_MB1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN
CAN_MB10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN
CAN_MB11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN
CAN_MB12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN
CAN_MB13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN
CAN_MB14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN
CAN_MB15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN
CAN_MB2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN
CAN_MB3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN
CAN_MB4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN
CAN_MB5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN
CAN_MB6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN
CAN_MB7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN
CAN_MB8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN
CAN_MB9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN
CAN_MB_MAM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MFID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN
CAN_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN
CAN_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN
CAN_TIM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN
CAN_TIMESTP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN
CAN_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN
CKGR_MCFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR
CKGR_MOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR
CKGR_PLLR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR
DBGU_BRGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU
DBGU_BRGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS
DBGU_CIDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU
DBGU_CIDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS
DBGU_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS
DBGU_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS
DBGU_EXID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU
DBGU_EXID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS
DBGU_FNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU
DBGU_FNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS
DBGU_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
DBGU_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
DBGU_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU
DBGU_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
DBGU_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU
DBGU_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS
DBGU_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS
DBGU_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS
DBGU_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS
EMAC_ALE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_CSE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_DTF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_ECOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_ELE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_FCSE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_FRO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_FTO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_HRB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC
EMAC_HRT	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC
EMAC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC
EMAC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_LCOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_MAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC
EMAC_MCF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCFGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC
EMAC_NSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_PFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC
EMAC_PTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC
EMAC_RBQP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_REV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC
EMAC_RJA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC
EMAC_RLE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC
EMAC_ROV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RRE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_SA1H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA1L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4H	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4L	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SCF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_STE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_TBQP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_TID	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPQ	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC
EMAC_TSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_TUND	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_USF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_USRIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC
EMAC_WOL	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC
MC_AASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC
MC_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC
MC_FCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC
MC_FMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC
MC_FSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC
MC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC
PDC_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC
PDC_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC
PDC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC
PIOA_ABSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOA_BSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOA_CODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOA_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOA_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOA_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOA_MDDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOA_ODSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OWDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOA_SODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_ABSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOB_BSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOB_CODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOB_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOB_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOB_MDDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOB_ODSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OWDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOB_SODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIO_ABSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO
PIO_ASR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO
PIO_BSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO
PIO_CODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO
PIO_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IFER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO
PIO_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO
PIO_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO
PIO_MDDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO
PIO_MDER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO
PIO_MDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO
PIO_ODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO
PIO_ODSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_OER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO
PIO_OWDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO
PIO_OWER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OWSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO
PIO_PDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_PER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO
PIO_PSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO
PIO_SODR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO
PITC_PIIR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC
PITC_PIIR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS
PITC_PIMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC
PITC_PIMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS
PITC_PISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC
PITC_PISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS
PITC_PIVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC
PITC_PIVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS
PMC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC
PMC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PMC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC
PMC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PMC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC
PMC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PMC_MCFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC
PMC_MCFR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS
PMC_MCKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC
PMC_MCKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS
PMC_MOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC
PMC_MOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS
PMC_PCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_PCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_PCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_PCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_PCKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC
PMC_PCKR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS
PMC_PCSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_PCSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_PLLR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC
PMC_PLLR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS
PMC_SCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_SCDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_SCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_SCER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_SCSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_SCSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC
PMC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS
PWMC_CCNTR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CDTYR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC
PWMC_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CPRDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CUPDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_DIS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_ENA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC
PWMC_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC
PWMC_Reserved	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH
PWMC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC
RSTC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC
RSTC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS
RSTC_RMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC
RSTC_RMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS
RSTC_RSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC
RSTC_RSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTAR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS
RTTC_RTMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS
RTTC_RTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTVR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved10	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved11	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved12	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved13	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved14	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved15	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved16	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved17	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved18	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved19	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved20	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved21	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved22	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved23	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved24	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved25	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved26	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved27	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved3	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved5	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved6	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved7	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved8	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved9	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
SPI_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI
SPI_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI
SPI_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI
SPI_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI
SPI_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI
SPI_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI
SPI_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI
SPI_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI
SPI_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI
SPI_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI
SPI_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI
SPI_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI
SSC_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC
SSC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC
SSC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC
SSC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC
SSC_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC
SSC_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC
SSC_RCMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC
SSC_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RFMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC
SSC_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RSHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC
SSC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC
SSC_TCMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TFMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC
SSC_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TSHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC
TCB_BCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB
TCB_BMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB
TCB_TC0	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB
TCB_TC1	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB
TCB_TC2	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB
TC_CCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC
TC_CMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC
TC_CV	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC
TC_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC
TC_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC
TC_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC
TC_RA	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC
TC_RB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC
TC_RC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC
TC_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC
TDES_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES
TDES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES
TDES_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES
TDES_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES
TDES_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES
TDES_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES
TDES_IVxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY1WxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY2WxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY3WxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES
TDES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES
TDES_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES
TDES_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES
TDES_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_VR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES
TWI_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI
TWI_CWGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI
TWI_IADR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI
TWI_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI
TWI_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI
TWI_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI
TWI_MMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI
TWI_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI
TWI_SR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI
TWI_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI
UDP_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP
UDP_FADDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP
UDP_FDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP
UDP_GLBSTATE	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP
UDP_ICR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP
UDP_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP
UDP_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP
UDP_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP
UDP_ISR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP
UDP_NUM	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP
UDP_RSTEP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP
UDP_TXVC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP
US_BRGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART
US_CR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART
US_CSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART
US_FIDI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART
US_IDR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART
US_IER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART
US_IF	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART
US_IMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART
US_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART
US_NER	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART
US_PTCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART
US_PTSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART
US_RCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART
US_RHR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART
US_RNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART
US_RNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART
US_RPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART
US_RTOR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART
US_TCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART
US_THR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART
US_TNCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART
US_TNPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART
US_TPR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART
US_TTGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART
VREG_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS
VREG_MR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG
WDTC_WDCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS
WDTC_WDCR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS
WDTC_WDMR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS
WDTC_WDSR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC
_AT91S_ADC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_AES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AIC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_CAN	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN_MB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CKGR	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_DBGU	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_EMAC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_MC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_PDC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PIO	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PITC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PWMC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC_CH	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_RSTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RTTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_SPI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SSC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SYS	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_TC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TCB	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TDES	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TWI	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_UDP	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_USART	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_VREG	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_WDTC	portable/GCC/ARM7_AT91SAM7S/AT91SAM7X256.h	/^typedef struct _AT91S_WDTC {$/;"	s
ADC_CDR0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC
ADC_CDR1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC
ADC_CDR2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC
ADC_CDR3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC
ADC_CDR4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC
ADC_CDR5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC
ADC_CDR6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC
ADC_CDR7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC
ADC_CHDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC
ADC_CHER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC
ADC_CHSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC
ADC_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC
ADC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC
ADC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC
ADC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC
ADC_LCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC
ADC_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC
ADC_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC
ADC_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC
ADC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC
ADC_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC
AES_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES
AES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES
AES_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES
AES_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES
AES_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES
AES_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES
AES_IVxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES
AES_KEYWxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES
AES_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES
AES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES
AES_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES
AES_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES
AES_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES
AES_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES
AES_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES
AES_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES
AES_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES
AES_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES
AES_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES
AIC_CISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_CISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_DCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC
AIC_DCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS
AIC_EOICR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC
AIC_EOICR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS
AIC_FFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC
AIC_FFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS
AIC_FFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC
AIC_FFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS
AIC_FFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC
AIC_FFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS
AIC_FVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_FVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_ICCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC
AIC_ICCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS
AIC_IDCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IDCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IECR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IECR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC
AIC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
AIC_IPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC
AIC_IPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS
AIC_ISCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC
AIC_ISCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS
AIC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_IVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_IVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC
AIC_SMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS
AIC_SPU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SPU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS
AT91C_ADC_CDR0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2384;"	d
AT91C_ADC_CDR1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2389;"	d
AT91C_ADC_CDR2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2382;"	d
AT91C_ADC_CDR3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2383;"	d
AT91C_ADC_CDR4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2388;"	d
AT91C_ADC_CDR5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2385;"	d
AT91C_ADC_CDR6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2394;"	d
AT91C_ADC_CDR7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2393;"	d
AT91C_ADC_CH0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1666;"	d
AT91C_ADC_CH1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1667;"	d
AT91C_ADC_CH2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1668;"	d
AT91C_ADC_CH3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1669;"	d
AT91C_ADC_CH4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1670;"	d
AT91C_ADC_CH5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1671;"	d
AT91C_ADC_CH6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1672;"	d
AT91C_ADC_CH7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1673;"	d
AT91C_ADC_CHDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2386;"	d
AT91C_ADC_CHER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2396;"	d
AT91C_ADC_CHSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2397;"	d
AT91C_ADC_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2392;"	d
AT91C_ADC_DATA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1703;"	d
AT91C_ADC_DRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1693;"	d
AT91C_ADC_ENDRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1695;"	d
AT91C_ADC_EOC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1677;"	d
AT91C_ADC_EOC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1678;"	d
AT91C_ADC_EOC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1679;"	d
AT91C_ADC_EOC3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1680;"	d
AT91C_ADC_EOC4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1681;"	d
AT91C_ADC_EOC5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1682;"	d
AT91C_ADC_EOC6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1683;"	d
AT91C_ADC_EOC7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1684;"	d
AT91C_ADC_GOVRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1694;"	d
AT91C_ADC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2391;"	d
AT91C_ADC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2395;"	d
AT91C_ADC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2399;"	d
AT91C_ADC_LCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2390;"	d
AT91C_ADC_LDATA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1698;"	d
AT91C_ADC_LOWRES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1656;"	d
AT91C_ADC_LOWRES_10_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1657;"	d
AT91C_ADC_LOWRES_8_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1658;"	d
AT91C_ADC_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2398;"	d
AT91C_ADC_OVRE0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1685;"	d
AT91C_ADC_OVRE1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1686;"	d
AT91C_ADC_OVRE2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1687;"	d
AT91C_ADC_OVRE3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1688;"	d
AT91C_ADC_OVRE4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1689;"	d
AT91C_ADC_OVRE5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1690;"	d
AT91C_ADC_OVRE6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1691;"	d
AT91C_ADC_OVRE7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1692;"	d
AT91C_ADC_PRESCAL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1662;"	d
AT91C_ADC_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2372;"	d
AT91C_ADC_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2371;"	d
AT91C_ADC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2380;"	d
AT91C_ADC_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2376;"	d
AT91C_ADC_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2375;"	d
AT91C_ADC_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2377;"	d
AT91C_ADC_RXBUFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1696;"	d
AT91C_ADC_SHTIM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1664;"	d
AT91C_ADC_SLEEP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1659;"	d
AT91C_ADC_SLEEP_MODE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1661;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1660;"	d
AT91C_ADC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2387;"	d
AT91C_ADC_START	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1643;"	d
AT91C_ADC_STARTUP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1663;"	d
AT91C_ADC_SWRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1642;"	d
AT91C_ADC_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2378;"	d
AT91C_ADC_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2374;"	d
AT91C_ADC_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2373;"	d
AT91C_ADC_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2379;"	d
AT91C_ADC_TRGEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1645;"	d
AT91C_ADC_TRGEN_DIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1646;"	d
AT91C_ADC_TRGEN_EN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1647;"	d
AT91C_ADC_TRGSEL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1648;"	d
AT91C_ADC_TRGSEL_EXT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1655;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1649;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1650;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1651;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1652;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1653;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1654;"	d
AT91C_AES_CFBS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1760;"	d
AT91C_AES_CFBS_128_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1761;"	d
AT91C_AES_CFBS_16_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1764;"	d
AT91C_AES_CFBS_32_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1763;"	d
AT91C_AES_CFBS_64_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1762;"	d
AT91C_AES_CFBS_8_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1765;"	d
AT91C_AES_CIPHER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1747;"	d
AT91C_AES_CKEY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1766;"	d
AT91C_AES_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2417;"	d
AT91C_AES_CTYPE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1767;"	d
AT91C_AES_CTYPE_TYPE1_EN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1768;"	d
AT91C_AES_CTYPE_TYPE2_EN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1769;"	d
AT91C_AES_CTYPE_TYPE3_EN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1770;"	d
AT91C_AES_CTYPE_TYPE4_EN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1771;"	d
AT91C_AES_CTYPE_TYPE5_EN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1772;"	d
AT91C_AES_DATRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1774;"	d
AT91C_AES_ENDRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1775;"	d
AT91C_AES_ENDTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1776;"	d
AT91C_AES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2416;"	d
AT91C_AES_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2418;"	d
AT91C_AES_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2420;"	d
AT91C_AES_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2419;"	d
AT91C_AES_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2422;"	d
AT91C_AES_IVxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2412;"	d
AT91C_AES_KEYWxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2421;"	d
AT91C_AES_LOADSEED	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1745;"	d
AT91C_AES_LOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1759;"	d
AT91C_AES_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2413;"	d
AT91C_AES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2415;"	d
AT91C_AES_OPMOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1753;"	d
AT91C_AES_OPMOD_CBC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1755;"	d
AT91C_AES_OPMOD_CFB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1757;"	d
AT91C_AES_OPMOD_CTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1758;"	d
AT91C_AES_OPMOD_ECB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1754;"	d
AT91C_AES_OPMOD_OFB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1756;"	d
AT91C_AES_PROCDLY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1748;"	d
AT91C_AES_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2402;"	d
AT91C_AES_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2410;"	d
AT91C_AES_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2406;"	d
AT91C_AES_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2407;"	d
AT91C_AES_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2403;"	d
AT91C_AES_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2409;"	d
AT91C_AES_RXBUFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1777;"	d
AT91C_AES_SMOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1749;"	d
AT91C_AES_SMOD_AUTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1751;"	d
AT91C_AES_SMOD_MANUAL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1750;"	d
AT91C_AES_SMOD_PDC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1752;"	d
AT91C_AES_START	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1743;"	d
AT91C_AES_SWRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1744;"	d
AT91C_AES_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2405;"	d
AT91C_AES_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2404;"	d
AT91C_AES_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2408;"	d
AT91C_AES_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2401;"	d
AT91C_AES_TXBUFE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1778;"	d
AT91C_AES_URAD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1779;"	d
AT91C_AES_URAT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1783;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1784;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1786;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1788;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1785;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1787;"	d
AT91C_AES_URAT_WO_REG_READ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1789;"	d
AT91C_AES_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2414;"	d
AT91C_AIC_CISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1883;"	d
AT91C_AIC_DCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1871;"	d
AT91C_AIC_DCR_GMSK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	256;"	d
AT91C_AIC_DCR_PROT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	255;"	d
AT91C_AIC_EOICR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1872;"	d
AT91C_AIC_FFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1882;"	d
AT91C_AIC_FFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1879;"	d
AT91C_AIC_FFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1874;"	d
AT91C_AIC_FVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1870;"	d
AT91C_AIC_ICCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1875;"	d
AT91C_AIC_IDCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1884;"	d
AT91C_AIC_IECR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1880;"	d
AT91C_AIC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1877;"	d
AT91C_AIC_IPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1878;"	d
AT91C_AIC_ISCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1881;"	d
AT91C_AIC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1876;"	d
AT91C_AIC_IVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1868;"	d
AT91C_AIC_NFIQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	252;"	d
AT91C_AIC_NIRQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	253;"	d
AT91C_AIC_PRIOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	241;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	243;"	d
AT91C_AIC_PRIOR_LOWEST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	242;"	d
AT91C_AIC_SMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1869;"	d
AT91C_AIC_SPU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1885;"	d
AT91C_AIC_SRCTYPE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	244;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	246;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	248;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	249;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	245;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	247;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	250;"	d
AT91C_AIC_SVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1873;"	d
AT91C_BASE_ADC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2701;"	d
AT91C_BASE_AES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2703;"	d
AT91C_BASE_AIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2656;"	d
AT91C_BASE_CAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2698;"	d
AT91C_BASE_CAN_MB0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2690;"	d
AT91C_BASE_CAN_MB1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2691;"	d
AT91C_BASE_CAN_MB2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2692;"	d
AT91C_BASE_CAN_MB3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2693;"	d
AT91C_BASE_CAN_MB4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2694;"	d
AT91C_BASE_CAN_MB5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2695;"	d
AT91C_BASE_CAN_MB6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2696;"	d
AT91C_BASE_CAN_MB7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2697;"	d
AT91C_BASE_CKGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2661;"	d
AT91C_BASE_DBGU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2658;"	d
AT91C_BASE_EMAC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2699;"	d
AT91C_BASE_MC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2668;"	d
AT91C_BASE_PDC_ADC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2700;"	d
AT91C_BASE_PDC_AES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2702;"	d
AT91C_BASE_PDC_DBGU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2657;"	d
AT91C_BASE_PDC_SPI0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2671;"	d
AT91C_BASE_PDC_SPI1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2669;"	d
AT91C_BASE_PDC_SSC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2677;"	d
AT91C_BASE_PDC_TDES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2704;"	d
AT91C_BASE_PDC_US0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2675;"	d
AT91C_BASE_PDC_US1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2673;"	d
AT91C_BASE_PIOA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2659;"	d
AT91C_BASE_PIOB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2660;"	d
AT91C_BASE_PITC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2665;"	d
AT91C_BASE_PMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2662;"	d
AT91C_BASE_PWMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2684;"	d
AT91C_BASE_PWMC_CH0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2683;"	d
AT91C_BASE_PWMC_CH1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2682;"	d
AT91C_BASE_PWMC_CH2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2681;"	d
AT91C_BASE_PWMC_CH3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2680;"	d
AT91C_BASE_RSTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2663;"	d
AT91C_BASE_RTTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2664;"	d
AT91C_BASE_SPI0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2672;"	d
AT91C_BASE_SPI1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2670;"	d
AT91C_BASE_SSC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2678;"	d
AT91C_BASE_SYS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2655;"	d
AT91C_BASE_TC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2686;"	d
AT91C_BASE_TC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2687;"	d
AT91C_BASE_TC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2688;"	d
AT91C_BASE_TCB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2689;"	d
AT91C_BASE_TDES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2705;"	d
AT91C_BASE_TWI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2679;"	d
AT91C_BASE_UDP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2685;"	d
AT91C_BASE_US0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2676;"	d
AT91C_BASE_US1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2674;"	d
AT91C_BASE_VREG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2667;"	d
AT91C_BASE_WDTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2666;"	d
AT91C_CAN_ABM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1398;"	d
AT91C_CAN_ACR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2315;"	d
AT91C_CAN_AERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1431;"	d
AT91C_CAN_BERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1433;"	d
AT91C_CAN_BOFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1424;"	d
AT91C_CAN_BR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2318;"	d
AT91C_CAN_BRP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1445;"	d
AT91C_CAN_CANEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1396;"	d
AT91C_CAN_CERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1429;"	d
AT91C_CAN_DRPT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1403;"	d
AT91C_CAN_ECR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2311;"	d
AT91C_CAN_ERRA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1421;"	d
AT91C_CAN_ERRP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1423;"	d
AT91C_CAN_FERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1432;"	d
AT91C_CAN_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2314;"	d
AT91C_CAN_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2310;"	d
AT91C_CAN_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2309;"	d
AT91C_CAN_LPM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1397;"	d
AT91C_CAN_MABT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1350;"	d
AT91C_CAN_MACR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1356;"	d
AT91C_CAN_MB0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1405;"	d
AT91C_CAN_MB0_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2237;"	d
AT91C_CAN_MB0_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2238;"	d
AT91C_CAN_MB0_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2242;"	d
AT91C_CAN_MB0_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2236;"	d
AT91C_CAN_MB0_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2241;"	d
AT91C_CAN_MB0_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2239;"	d
AT91C_CAN_MB0_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2243;"	d
AT91C_CAN_MB0_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2240;"	d
AT91C_CAN_MB1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1406;"	d
AT91C_CAN_MB10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1415;"	d
AT91C_CAN_MB11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1416;"	d
AT91C_CAN_MB12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1417;"	d
AT91C_CAN_MB13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1418;"	d
AT91C_CAN_MB14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1419;"	d
AT91C_CAN_MB15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1420;"	d
AT91C_CAN_MB1_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2249;"	d
AT91C_CAN_MB1_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2251;"	d
AT91C_CAN_MB1_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2250;"	d
AT91C_CAN_MB1_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2245;"	d
AT91C_CAN_MB1_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2252;"	d
AT91C_CAN_MB1_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2246;"	d
AT91C_CAN_MB1_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2247;"	d
AT91C_CAN_MB1_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2248;"	d
AT91C_CAN_MB2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1407;"	d
AT91C_CAN_MB2_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2259;"	d
AT91C_CAN_MB2_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2254;"	d
AT91C_CAN_MB2_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2255;"	d
AT91C_CAN_MB2_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2257;"	d
AT91C_CAN_MB2_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2260;"	d
AT91C_CAN_MB2_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2256;"	d
AT91C_CAN_MB2_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2258;"	d
AT91C_CAN_MB2_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2261;"	d
AT91C_CAN_MB3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1408;"	d
AT91C_CAN_MB3_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2264;"	d
AT91C_CAN_MB3_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2266;"	d
AT91C_CAN_MB3_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2270;"	d
AT91C_CAN_MB3_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2269;"	d
AT91C_CAN_MB3_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2263;"	d
AT91C_CAN_MB3_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2265;"	d
AT91C_CAN_MB3_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2267;"	d
AT91C_CAN_MB3_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2268;"	d
AT91C_CAN_MB4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1409;"	d
AT91C_CAN_MB4_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2279;"	d
AT91C_CAN_MB4_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2277;"	d
AT91C_CAN_MB4_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2274;"	d
AT91C_CAN_MB4_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2278;"	d
AT91C_CAN_MB4_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2275;"	d
AT91C_CAN_MB4_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2272;"	d
AT91C_CAN_MB4_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2273;"	d
AT91C_CAN_MB4_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2276;"	d
AT91C_CAN_MB5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1410;"	d
AT91C_CAN_MB5_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2288;"	d
AT91C_CAN_MB5_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2282;"	d
AT91C_CAN_MB5_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2284;"	d
AT91C_CAN_MB5_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2287;"	d
AT91C_CAN_MB5_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2283;"	d
AT91C_CAN_MB5_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2285;"	d
AT91C_CAN_MB5_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2286;"	d
AT91C_CAN_MB5_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2281;"	d
AT91C_CAN_MB6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1411;"	d
AT91C_CAN_MB6_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2292;"	d
AT91C_CAN_MB6_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2295;"	d
AT91C_CAN_MB6_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2296;"	d
AT91C_CAN_MB6_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2294;"	d
AT91C_CAN_MB6_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2290;"	d
AT91C_CAN_MB6_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2291;"	d
AT91C_CAN_MB6_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2297;"	d
AT91C_CAN_MB6_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2293;"	d
AT91C_CAN_MB7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1412;"	d
AT91C_CAN_MB7_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2305;"	d
AT91C_CAN_MB7_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2299;"	d
AT91C_CAN_MB7_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2300;"	d
AT91C_CAN_MB7_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2302;"	d
AT91C_CAN_MB7_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2301;"	d
AT91C_CAN_MB7_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2303;"	d
AT91C_CAN_MB7_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2304;"	d
AT91C_CAN_MB7_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2306;"	d
AT91C_CAN_MB8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1413;"	d
AT91C_CAN_MB9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1414;"	d
AT91C_CAN_MDLC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1348;"	d
AT91C_CAN_MIDE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1343;"	d
AT91C_CAN_MIDvA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1342;"	d
AT91C_CAN_MIDvB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1341;"	d
AT91C_CAN_MMI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1352;"	d
AT91C_CAN_MOT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1333;"	d
AT91C_CAN_MOT_CONSUMER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1338;"	d
AT91C_CAN_MOT_DIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1334;"	d
AT91C_CAN_MOT_PRODUCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1339;"	d
AT91C_CAN_MOT_RX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1335;"	d
AT91C_CAN_MOT_RXOVERWRITE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1336;"	d
AT91C_CAN_MOT_TX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1337;"	d
AT91C_CAN_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2313;"	d
AT91C_CAN_MRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1351;"	d
AT91C_CAN_MRTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1349;"	d
AT91C_CAN_MTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1357;"	d
AT91C_CAN_MTIMEMARK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1331;"	d
AT91C_CAN_MTIMESTAMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1347;"	d
AT91C_CAN_OVL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1399;"	d
AT91C_CAN_OVLY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1439;"	d
AT91C_CAN_PHASE1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1442;"	d
AT91C_CAN_PHASE2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1441;"	d
AT91C_CAN_PRIOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1332;"	d
AT91C_CAN_PROPAG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1443;"	d
AT91C_CAN_RBSY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1437;"	d
AT91C_CAN_REC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1451;"	d
AT91C_CAN_SERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1430;"	d
AT91C_CAN_SLEEP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1425;"	d
AT91C_CAN_SMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1446;"	d
AT91C_CAN_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2317;"	d
AT91C_CAN_SYNC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1444;"	d
AT91C_CAN_TBSY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1438;"	d
AT91C_CAN_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2308;"	d
AT91C_CAN_TEC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1452;"	d
AT91C_CAN_TEOF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1400;"	d
AT91C_CAN_TIM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2316;"	d
AT91C_CAN_TIMER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1448;"	d
AT91C_CAN_TIMESTP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2312;"	d
AT91C_CAN_TIMFRZ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1402;"	d
AT91C_CAN_TIMRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1454;"	d
AT91C_CAN_TOVF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1427;"	d
AT91C_CAN_TSTP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1428;"	d
AT91C_CAN_TTM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1401;"	d
AT91C_CAN_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2319;"	d
AT91C_CAN_WAKEUP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1426;"	d
AT91C_CAN_WARN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1422;"	d
AT91C_CKGR_DIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	411;"	d
AT91C_CKGR_DIV_0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	412;"	d
AT91C_CKGR_DIV_BYPASS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	413;"	d
AT91C_CKGR_MAINF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	408;"	d
AT91C_CKGR_MAINRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	409;"	d
AT91C_CKGR_MCFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1973;"	d
AT91C_CKGR_MOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1971;"	d
AT91C_CKGR_MOSCEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	404;"	d
AT91C_CKGR_MUL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	420;"	d
AT91C_CKGR_OSCBYPASS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	405;"	d
AT91C_CKGR_OSCOUNT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	406;"	d
AT91C_CKGR_OUT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	415;"	d
AT91C_CKGR_OUT_0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	416;"	d
AT91C_CKGR_OUT_1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	417;"	d
AT91C_CKGR_OUT_2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	418;"	d
AT91C_CKGR_OUT_3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	419;"	d
AT91C_CKGR_PLLCOUNT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	414;"	d
AT91C_CKGR_PLLR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1972;"	d
AT91C_CKGR_USBDIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	421;"	d
AT91C_CKGR_USBDIV_0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	422;"	d
AT91C_CKGR_USBDIV_1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	423;"	d
AT91C_CKGR_USBDIV_2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	424;"	d
AT91C_DBGU_BRGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1899;"	d
AT91C_DBGU_CIDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1902;"	d
AT91C_DBGU_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1905;"	d
AT91C_DBGU_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1901;"	d
AT91C_DBGU_EXID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1898;"	d
AT91C_DBGU_FNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1906;"	d
AT91C_DBGU_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1900;"	d
AT91C_DBGU_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1909;"	d
AT91C_DBGU_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1904;"	d
AT91C_DBGU_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1903;"	d
AT91C_DBGU_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1894;"	d
AT91C_DBGU_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1895;"	d
AT91C_DBGU_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1892;"	d
AT91C_DBGU_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1908;"	d
AT91C_DBGU_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1893;"	d
AT91C_DBGU_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1888;"	d
AT91C_DBGU_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1891;"	d
AT91C_DBGU_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1887;"	d
AT91C_DBGU_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1907;"	d
AT91C_DBGU_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1896;"	d
AT91C_DBGU_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1889;"	d
AT91C_DBGU_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1890;"	d
AT91C_EMAC_ALE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2345;"	d
AT91C_EMAC_ARP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1599;"	d
AT91C_EMAC_BEX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1563;"	d
AT91C_EMAC_BIG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1536;"	d
AT91C_EMAC_BNA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1567;"	d
AT91C_EMAC_BP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1523;"	d
AT91C_EMAC_CAF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1532;"	d
AT91C_EMAC_CLK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1538;"	d
AT91C_EMAC_CLK_HCLK_16	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1540;"	d
AT91C_EMAC_CLK_HCLK_32	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1541;"	d
AT91C_EMAC_CLK_HCLK_64	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1542;"	d
AT91C_EMAC_CLK_HCLK_8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1539;"	d
AT91C_EMAC_CLRSTAT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1520;"	d
AT91C_EMAC_CODE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1589;"	d
AT91C_EMAC_COL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1560;"	d
AT91C_EMAC_COMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1564;"	d
AT91C_EMAC_CSE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2366;"	d
AT91C_EMAC_DATA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1588;"	d
AT91C_EMAC_DRFCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1551;"	d
AT91C_EMAC_DTF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2328;"	d
AT91C_EMAC_EAE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1537;"	d
AT91C_EMAC_ECOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2337;"	d
AT91C_EMAC_EFRHD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1552;"	d
AT91C_EMAC_ELE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2324;"	d
AT91C_EMAC_FCSE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2352;"	d
AT91C_EMAC_FD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1530;"	d
AT91C_EMAC_FRO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2363;"	d
AT91C_EMAC_FTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2355;"	d
AT91C_EMAC_HRB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2339;"	d
AT91C_EMAC_HRESP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1581;"	d
AT91C_EMAC_HRT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2350;"	d
AT91C_EMAC_IDLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1557;"	d
AT91C_EMAC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2335;"	d
AT91C_EMAC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2364;"	d
AT91C_EMAC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2357;"	d
AT91C_EMAC_INCSTAT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1521;"	d
AT91C_EMAC_IP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1597;"	d
AT91C_EMAC_IRXFCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1553;"	d
AT91C_EMAC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2321;"	d
AT91C_EMAC_JFRAME	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1531;"	d
AT91C_EMAC_LB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1515;"	d
AT91C_EMAC_LCOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2325;"	d
AT91C_EMAC_LINK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1579;"	d
AT91C_EMAC_LINKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1555;"	d
AT91C_EMAC_LLB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1516;"	d
AT91C_EMAC_MAG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1598;"	d
AT91C_EMAC_MAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2354;"	d
AT91C_EMAC_MCF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2360;"	d
AT91C_EMAC_MDIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1556;"	d
AT91C_EMAC_MFD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1571;"	d
AT91C_EMAC_MPE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1519;"	d
AT91C_EMAC_MTI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1534;"	d
AT91C_EMAC_NBC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1533;"	d
AT91C_EMAC_NCFGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2349;"	d
AT91C_EMAC_NCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2330;"	d
AT91C_EMAC_NSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2361;"	d
AT91C_EMAC_OVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1569;"	d
AT91C_EMAC_PAE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1544;"	d
AT91C_EMAC_PARTREF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1603;"	d
AT91C_EMAC_PFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2359;"	d
AT91C_EMAC_PFRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1582;"	d
AT91C_EMAC_PHYA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1591;"	d
AT91C_EMAC_PTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2342;"	d
AT91C_EMAC_PTZ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1583;"	d
AT91C_EMAC_RBOF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1545;"	d
AT91C_EMAC_RBOF_OFFSET_0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1546;"	d
AT91C_EMAC_RBOF_OFFSET_1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1547;"	d
AT91C_EMAC_RBOF_OFFSET_2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1548;"	d
AT91C_EMAC_RBOF_OFFSET_3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1549;"	d
AT91C_EMAC_RBQP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2347;"	d
AT91C_EMAC_RCOMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1572;"	d
AT91C_EMAC_RE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1517;"	d
AT91C_EMAC_REC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1568;"	d
AT91C_EMAC_REGA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1590;"	d
AT91C_EMAC_REV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2356;"	d
AT91C_EMAC_REVREF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1602;"	d
AT91C_EMAC_RJA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2346;"	d
AT91C_EMAC_RLCE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1550;"	d
AT91C_EMAC_RLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2326;"	d
AT91C_EMAC_RLES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1561;"	d
AT91C_EMAC_RLEX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1576;"	d
AT91C_EMAC_RMII	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1595;"	d
AT91C_EMAC_ROV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2344;"	d
AT91C_EMAC_ROVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1580;"	d
AT91C_EMAC_RRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2368;"	d
AT91C_EMAC_RSE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2336;"	d
AT91C_EMAC_RSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2332;"	d
AT91C_EMAC_RTY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1543;"	d
AT91C_EMAC_RW	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1592;"	d
AT91C_EMAC_RXUBR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1573;"	d
AT91C_EMAC_SA1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1600;"	d
AT91C_EMAC_SA1H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2365;"	d
AT91C_EMAC_SA1L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2323;"	d
AT91C_EMAC_SA2H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2343;"	d
AT91C_EMAC_SA2L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2362;"	d
AT91C_EMAC_SA3H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2367;"	d
AT91C_EMAC_SA3L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2333;"	d
AT91C_EMAC_SA4H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2322;"	d
AT91C_EMAC_SA4L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2331;"	d
AT91C_EMAC_SCF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2358;"	d
AT91C_EMAC_SOF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1593;"	d
AT91C_EMAC_SPD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1529;"	d
AT91C_EMAC_STE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2369;"	d
AT91C_EMAC_TBQP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2340;"	d
AT91C_EMAC_TCOMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1578;"	d
AT91C_EMAC_TE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1518;"	d
AT91C_EMAC_TGO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1562;"	d
AT91C_EMAC_THALT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1525;"	d
AT91C_EMAC_TID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2338;"	d
AT91C_EMAC_TPF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2348;"	d
AT91C_EMAC_TPFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1526;"	d
AT91C_EMAC_TPQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2353;"	d
AT91C_EMAC_TSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2334;"	d
AT91C_EMAC_TSTART	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1524;"	d
AT91C_EMAC_TUND	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2329;"	d
AT91C_EMAC_TUNDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1575;"	d
AT91C_EMAC_TXERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1577;"	d
AT91C_EMAC_TXUBR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1574;"	d
AT91C_EMAC_TZQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1527;"	d
AT91C_EMAC_UBR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1559;"	d
AT91C_EMAC_UND	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1565;"	d
AT91C_EMAC_UNI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1535;"	d
AT91C_EMAC_USF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2351;"	d
AT91C_EMAC_USRIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2341;"	d
AT91C_EMAC_WESTAT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1522;"	d
AT91C_EMAC_WOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2327;"	d
AT91C_ID_20_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2639;"	d
AT91C_ID_21_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2640;"	d
AT91C_ID_22_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2641;"	d
AT91C_ID_23_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2642;"	d
AT91C_ID_24_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2643;"	d
AT91C_ID_25_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2644;"	d
AT91C_ID_26_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2645;"	d
AT91C_ID_27_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2646;"	d
AT91C_ID_28_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2647;"	d
AT91C_ID_29_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2648;"	d
AT91C_ID_ADC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2636;"	d
AT91C_ID_AES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2637;"	d
AT91C_ID_CAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2634;"	d
AT91C_ID_EMAC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2635;"	d
AT91C_ID_FIQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2619;"	d
AT91C_ID_IRQ0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2649;"	d
AT91C_ID_IRQ1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2650;"	d
AT91C_ID_PIOA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2621;"	d
AT91C_ID_PIOB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2622;"	d
AT91C_ID_PWMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2629;"	d
AT91C_ID_SPI0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2623;"	d
AT91C_ID_SPI1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2624;"	d
AT91C_ID_SSC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2627;"	d
AT91C_ID_SYS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2620;"	d
AT91C_ID_TC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2631;"	d
AT91C_ID_TC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2632;"	d
AT91C_ID_TC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2633;"	d
AT91C_ID_TDES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2638;"	d
AT91C_ID_TWI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2628;"	d
AT91C_ID_UDP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2630;"	d
AT91C_ID_US0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2625;"	d
AT91C_ID_US1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2626;"	d
AT91C_IFLASH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2712;"	d
AT91C_IFLASH_SIZE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2713;"	d
AT91C_ISRAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2710;"	d
AT91C_ISRAM_SIZE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2711;"	d
AT91C_MC_AASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2014;"	d
AT91C_MC_ABTSZ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	619;"	d
AT91C_MC_ABTSZ_BYTE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	620;"	d
AT91C_MC_ABTSZ_HWORD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	621;"	d
AT91C_MC_ABTSZ_WORD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	622;"	d
AT91C_MC_ABTTYP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	623;"	d
AT91C_MC_ABTTYP_DATAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	624;"	d
AT91C_MC_ABTTYP_DATAW	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	625;"	d
AT91C_MC_ABTTYP_FETCH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	626;"	d
AT91C_MC_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2011;"	d
AT91C_MC_FCMD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	643;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	650;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	648;"	d
AT91C_MC_FCMD_LOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	645;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	646;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	649;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	651;"	d
AT91C_MC_FCMD_START_PROG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	644;"	d
AT91C_MC_FCMD_UNLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	647;"	d
AT91C_MC_FCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2013;"	d
AT91C_MC_FMCN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	641;"	d
AT91C_MC_FMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2016;"	d
AT91C_MC_FRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	632;"	d
AT91C_MC_FSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2015;"	d
AT91C_MC_FWS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	636;"	d
AT91C_MC_FWS_0FWS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	637;"	d
AT91C_MC_FWS_1FWS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	638;"	d
AT91C_MC_FWS_2FWS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	639;"	d
AT91C_MC_FWS_3FWS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	640;"	d
AT91C_MC_GPNVM0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	656;"	d
AT91C_MC_GPNVM1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	657;"	d
AT91C_MC_GPNVM2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	658;"	d
AT91C_MC_GPNVM3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	659;"	d
AT91C_MC_GPNVM4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	660;"	d
AT91C_MC_GPNVM5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	661;"	d
AT91C_MC_GPNVM6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	662;"	d
AT91C_MC_GPNVM7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	663;"	d
AT91C_MC_KEY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	653;"	d
AT91C_MC_LOCKE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	633;"	d
AT91C_MC_LOCKS0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	664;"	d
AT91C_MC_LOCKS1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	665;"	d
AT91C_MC_LOCKS10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	674;"	d
AT91C_MC_LOCKS11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	675;"	d
AT91C_MC_LOCKS12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	676;"	d
AT91C_MC_LOCKS13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	677;"	d
AT91C_MC_LOCKS14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	678;"	d
AT91C_MC_LOCKS15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	679;"	d
AT91C_MC_LOCKS2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	666;"	d
AT91C_MC_LOCKS3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	667;"	d
AT91C_MC_LOCKS4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	668;"	d
AT91C_MC_LOCKS5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	669;"	d
AT91C_MC_LOCKS6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	670;"	d
AT91C_MC_LOCKS7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	671;"	d
AT91C_MC_LOCKS8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	672;"	d
AT91C_MC_LOCKS9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	673;"	d
AT91C_MC_MISADD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	618;"	d
AT91C_MC_MST0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	627;"	d
AT91C_MC_MST1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	628;"	d
AT91C_MC_NEBP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	635;"	d
AT91C_MC_PAGEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	652;"	d
AT91C_MC_PROGE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	634;"	d
AT91C_MC_RCB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	615;"	d
AT91C_MC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2012;"	d
AT91C_MC_SECURITY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	655;"	d
AT91C_MC_SVMST0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	629;"	d
AT91C_MC_SVMST1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	630;"	d
AT91C_MC_UNDADD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	617;"	d
AT91C_PA0_RXD0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2453;"	d
AT91C_PA10_TWD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2457;"	d
AT91C_PA11_TWCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2459;"	d
AT91C_PA12_NPCS00	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2461;"	d
AT91C_PA13_NPCS01	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2463;"	d
AT91C_PA13_PCK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2464;"	d
AT91C_PA14_IRQ1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2467;"	d
AT91C_PA14_NPCS02	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2466;"	d
AT91C_PA15_NPCS03	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2469;"	d
AT91C_PA15_TCLK2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2470;"	d
AT91C_PA16_MISO0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2472;"	d
AT91C_PA17_MOSI0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2474;"	d
AT91C_PA18_SPCK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2476;"	d
AT91C_PA19_CANRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2478;"	d
AT91C_PA1_TXD0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2455;"	d
AT91C_PA20_CANTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2483;"	d
AT91C_PA21_NPCS10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2486;"	d
AT91C_PA21_TF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2485;"	d
AT91C_PA22_SPCK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2489;"	d
AT91C_PA22_TK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2488;"	d
AT91C_PA23_MOSI1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2492;"	d
AT91C_PA23_TD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2491;"	d
AT91C_PA24_MISO1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2495;"	d
AT91C_PA24_RD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2494;"	d
AT91C_PA25_NPCS11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2498;"	d
AT91C_PA25_RK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2497;"	d
AT91C_PA26_NPCS12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2501;"	d
AT91C_PA26_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2500;"	d
AT91C_PA27_DRXD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2503;"	d
AT91C_PA27_PCK3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2504;"	d
AT91C_PA28_DTXD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2506;"	d
AT91C_PA29_FIQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2508;"	d
AT91C_PA29_NPCS13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2509;"	d
AT91C_PA2_NPCS11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2481;"	d
AT91C_PA2_SCK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2480;"	d
AT91C_PA30_IRQ0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2514;"	d
AT91C_PA30_PCK2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2515;"	d
AT91C_PA3_NPCS12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2512;"	d
AT91C_PA3_RTS0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2511;"	d
AT91C_PA4_CTS0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2517;"	d
AT91C_PA4_NPCS13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2518;"	d
AT91C_PA5_RXD1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2520;"	d
AT91C_PA6_TXD1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2522;"	d
AT91C_PA7_NPCS01	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2525;"	d
AT91C_PA7_SCK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2524;"	d
AT91C_PA8_NPCS02	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2528;"	d
AT91C_PA8_RTS1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2527;"	d
AT91C_PA9_CTS1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2530;"	d
AT91C_PA9_NPCS03	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2531;"	d
AT91C_PB0_ETXCK_EREFCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2533;"	d
AT91C_PB0_PCK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2534;"	d
AT91C_PB10_ETX2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2538;"	d
AT91C_PB10_NPCS11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2539;"	d
AT91C_PB11_ETX3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2541;"	d
AT91C_PB11_NPCS12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2542;"	d
AT91C_PB12_ETXER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2544;"	d
AT91C_PB12_TCLK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2545;"	d
AT91C_PB13_ERX2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2547;"	d
AT91C_PB13_NPCS01	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2548;"	d
AT91C_PB14_ERX3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2550;"	d
AT91C_PB14_NPCS02	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2551;"	d
AT91C_PB15_ERXDV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2553;"	d
AT91C_PB16_ECOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2555;"	d
AT91C_PB16_NPCS13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2556;"	d
AT91C_PB17_ERXCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2558;"	d
AT91C_PB17_NPCS03	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2559;"	d
AT91C_PB18_ADTRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2562;"	d
AT91C_PB18_EF100	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2561;"	d
AT91C_PB19_PWM0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2564;"	d
AT91C_PB19_TCLK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2565;"	d
AT91C_PB1_ETXEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2536;"	d
AT91C_PB20_PCK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2570;"	d
AT91C_PB20_PWM1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2569;"	d
AT91C_PB21_PCK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2573;"	d
AT91C_PB21_PWM2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2572;"	d
AT91C_PB22_PCK2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2576;"	d
AT91C_PB22_PWM3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2575;"	d
AT91C_PB23_DCD1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2579;"	d
AT91C_PB23_TIOA0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2578;"	d
AT91C_PB24_DSR1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2582;"	d
AT91C_PB24_TIOB0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2581;"	d
AT91C_PB25_DTR1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2585;"	d
AT91C_PB25_TIOA1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2584;"	d
AT91C_PB26_RI1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2588;"	d
AT91C_PB26_TIOB1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2587;"	d
AT91C_PB27_PWM0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2591;"	d
AT91C_PB27_TIOA2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2590;"	d
AT91C_PB28_PWM1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2594;"	d
AT91C_PB28_TIOB2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2593;"	d
AT91C_PB29_PCK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2596;"	d
AT91C_PB29_PWM2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2597;"	d
AT91C_PB2_ETX0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2567;"	d
AT91C_PB30_PCK2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2601;"	d
AT91C_PB30_PWM3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2602;"	d
AT91C_PB3_ETX1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2599;"	d
AT91C_PB4_ECRS_ECRSDV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2604;"	d
AT91C_PB5_ERX0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2606;"	d
AT91C_PB6_ERX1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2608;"	d
AT91C_PB7_ERXER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2610;"	d
AT91C_PB8_EMDC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2612;"	d
AT91C_PB9_EMDIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2614;"	d
AT91C_PDC_RXTDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	276;"	d
AT91C_PDC_RXTEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	275;"	d
AT91C_PDC_TXTDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	278;"	d
AT91C_PDC_TXTEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	277;"	d
AT91C_PIOA_ABSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1914;"	d
AT91C_PIOA_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1932;"	d
AT91C_PIOA_BSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1926;"	d
AT91C_PIOA_CODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1934;"	d
AT91C_PIOA_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1922;"	d
AT91C_PIOA_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1915;"	d
AT91C_PIOA_IFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1919;"	d
AT91C_PIOA_IFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1928;"	d
AT91C_PIOA_IFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1937;"	d
AT91C_PIOA_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1917;"	d
AT91C_PIOA_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1913;"	d
AT91C_PIOA_MDDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1933;"	d
AT91C_PIOA_MDER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1935;"	d
AT91C_PIOA_MDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1921;"	d
AT91C_PIOA_ODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1911;"	d
AT91C_PIOA_ODSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1923;"	d
AT91C_PIOA_OER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1938;"	d
AT91C_PIOA_OSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1931;"	d
AT91C_PIOA_OWDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1920;"	d
AT91C_PIOA_OWER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1927;"	d
AT91C_PIOA_OWSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1925;"	d
AT91C_PIOA_PDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1936;"	d
AT91C_PIOA_PDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1929;"	d
AT91C_PIOA_PER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1918;"	d
AT91C_PIOA_PPUDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1916;"	d
AT91C_PIOA_PPUER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1930;"	d
AT91C_PIOA_PPUSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1924;"	d
AT91C_PIOA_PSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1939;"	d
AT91C_PIOA_SODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1912;"	d
AT91C_PIOB_ABSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1951;"	d
AT91C_PIOB_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1945;"	d
AT91C_PIOB_BSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1966;"	d
AT91C_PIOB_CODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1949;"	d
AT91C_PIOB_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1954;"	d
AT91C_PIOB_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1948;"	d
AT91C_PIOB_IFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1952;"	d
AT91C_PIOB_IFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1965;"	d
AT91C_PIOB_IFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1958;"	d
AT91C_PIOB_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1944;"	d
AT91C_PIOB_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1961;"	d
AT91C_PIOB_MDDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1967;"	d
AT91C_PIOB_MDER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1942;"	d
AT91C_PIOB_MDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1964;"	d
AT91C_PIOB_ODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1957;"	d
AT91C_PIOB_ODSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1962;"	d
AT91C_PIOB_OER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1968;"	d
AT91C_PIOB_OSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1963;"	d
AT91C_PIOB_OWDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1941;"	d
AT91C_PIOB_OWER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1950;"	d
AT91C_PIOB_OWSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1955;"	d
AT91C_PIOB_PDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1956;"	d
AT91C_PIOB_PDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1953;"	d
AT91C_PIOB_PER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1969;"	d
AT91C_PIOB_PPUDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1946;"	d
AT91C_PIOB_PPUER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1959;"	d
AT91C_PIOB_PPUSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1943;"	d
AT91C_PIOB_PSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1947;"	d
AT91C_PIOB_SODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1960;"	d
AT91C_PIO_PA0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2452;"	d
AT91C_PIO_PA1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2454;"	d
AT91C_PIO_PA10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2456;"	d
AT91C_PIO_PA11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2458;"	d
AT91C_PIO_PA12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2460;"	d
AT91C_PIO_PA13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2462;"	d
AT91C_PIO_PA14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2465;"	d
AT91C_PIO_PA15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2468;"	d
AT91C_PIO_PA16	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2471;"	d
AT91C_PIO_PA17	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2473;"	d
AT91C_PIO_PA18	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2475;"	d
AT91C_PIO_PA19	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2477;"	d
AT91C_PIO_PA2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2479;"	d
AT91C_PIO_PA20	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2482;"	d
AT91C_PIO_PA21	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2484;"	d
AT91C_PIO_PA22	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2487;"	d
AT91C_PIO_PA23	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2490;"	d
AT91C_PIO_PA24	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2493;"	d
AT91C_PIO_PA25	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2496;"	d
AT91C_PIO_PA26	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2499;"	d
AT91C_PIO_PA27	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2502;"	d
AT91C_PIO_PA28	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2505;"	d
AT91C_PIO_PA29	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2507;"	d
AT91C_PIO_PA3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2510;"	d
AT91C_PIO_PA30	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2513;"	d
AT91C_PIO_PA4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2516;"	d
AT91C_PIO_PA5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2519;"	d
AT91C_PIO_PA6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2521;"	d
AT91C_PIO_PA7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2523;"	d
AT91C_PIO_PA8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2526;"	d
AT91C_PIO_PA9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2529;"	d
AT91C_PIO_PB0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2532;"	d
AT91C_PIO_PB1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2535;"	d
AT91C_PIO_PB10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2537;"	d
AT91C_PIO_PB11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2540;"	d
AT91C_PIO_PB12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2543;"	d
AT91C_PIO_PB13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2546;"	d
AT91C_PIO_PB14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2549;"	d
AT91C_PIO_PB15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2552;"	d
AT91C_PIO_PB16	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2554;"	d
AT91C_PIO_PB17	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2557;"	d
AT91C_PIO_PB18	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2560;"	d
AT91C_PIO_PB19	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2563;"	d
AT91C_PIO_PB2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2566;"	d
AT91C_PIO_PB20	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2568;"	d
AT91C_PIO_PB21	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2571;"	d
AT91C_PIO_PB22	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2574;"	d
AT91C_PIO_PB23	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2577;"	d
AT91C_PIO_PB24	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2580;"	d
AT91C_PIO_PB25	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2583;"	d
AT91C_PIO_PB26	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2586;"	d
AT91C_PIO_PB27	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2589;"	d
AT91C_PIO_PB28	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2592;"	d
AT91C_PIO_PB29	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2595;"	d
AT91C_PIO_PB3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2598;"	d
AT91C_PIO_PB30	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2600;"	d
AT91C_PIO_PB4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2603;"	d
AT91C_PIO_PB5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2605;"	d
AT91C_PIO_PB6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2607;"	d
AT91C_PIO_PB7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2609;"	d
AT91C_PIO_PB8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2611;"	d
AT91C_PIO_PB9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2613;"	d
AT91C_PITC_CPIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	562;"	d
AT91C_PITC_PICNT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	563;"	d
AT91C_PITC_PIIR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2002;"	d
AT91C_PITC_PIMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2003;"	d
AT91C_PITC_PISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2001;"	d
AT91C_PITC_PITEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	557;"	d
AT91C_PITC_PITIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	558;"	d
AT91C_PITC_PITS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	560;"	d
AT91C_PITC_PIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	556;"	d
AT91C_PITC_PIVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2000;"	d
AT91C_PMC_CSS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	465;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	467;"	d
AT91C_PMC_CSS_PLL_CLK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	468;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	466;"	d
AT91C_PMC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1975;"	d
AT91C_PMC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1988;"	d
AT91C_PMC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1987;"	d
AT91C_PMC_LOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	480;"	d
AT91C_PMC_MCFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1985;"	d
AT91C_PMC_MCKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1980;"	d
AT91C_PMC_MCKRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	481;"	d
AT91C_PMC_MOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1976;"	d
AT91C_PMC_MOSCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	479;"	d
AT91C_PMC_PCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1982;"	d
AT91C_PMC_PCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1978;"	d
AT91C_PMC_PCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	453;"	d
AT91C_PMC_PCK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	455;"	d
AT91C_PMC_PCK0RDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	482;"	d
AT91C_PMC_PCK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	456;"	d
AT91C_PMC_PCK1RDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	483;"	d
AT91C_PMC_PCK2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	457;"	d
AT91C_PMC_PCK2RDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	484;"	d
AT91C_PMC_PCK3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	458;"	d
AT91C_PMC_PCK3RDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	485;"	d
AT91C_PMC_PCKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1979;"	d
AT91C_PMC_PCSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1984;"	d
AT91C_PMC_PLLR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1977;"	d
AT91C_PMC_PRES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	469;"	d
AT91C_PMC_PRES_CLK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	470;"	d
AT91C_PMC_PRES_CLK_16	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	474;"	d
AT91C_PMC_PRES_CLK_2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	471;"	d
AT91C_PMC_PRES_CLK_32	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	475;"	d
AT91C_PMC_PRES_CLK_4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	472;"	d
AT91C_PMC_PRES_CLK_64	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	476;"	d
AT91C_PMC_PRES_CLK_8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	473;"	d
AT91C_PMC_SCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1981;"	d
AT91C_PMC_SCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1986;"	d
AT91C_PMC_SCSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1983;"	d
AT91C_PMC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1989;"	d
AT91C_PMC_UDP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	454;"	d
AT91C_PWMC_CALG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1019;"	d
AT91C_PWMC_CCNT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1027;"	d
AT91C_PWMC_CDTY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1023;"	d
AT91C_PWMC_CH0_CCNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2175;"	d
AT91C_PWMC_CH0_CDTYR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2172;"	d
AT91C_PWMC_CH0_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2173;"	d
AT91C_PWMC_CH0_CPRDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2171;"	d
AT91C_PWMC_CH0_CUPDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2174;"	d
AT91C_PWMC_CH0_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2170;"	d
AT91C_PWMC_CH1_CCNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2166;"	d
AT91C_PWMC_CH1_CDTYR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2167;"	d
AT91C_PWMC_CH1_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2168;"	d
AT91C_PWMC_CH1_CPRDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2165;"	d
AT91C_PWMC_CH1_CUPDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2164;"	d
AT91C_PWMC_CH1_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2163;"	d
AT91C_PWMC_CH2_CCNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2158;"	d
AT91C_PWMC_CH2_CDTYR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2161;"	d
AT91C_PWMC_CH2_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2157;"	d
AT91C_PWMC_CH2_CPRDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2159;"	d
AT91C_PWMC_CH2_CUPDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2160;"	d
AT91C_PWMC_CH2_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2156;"	d
AT91C_PWMC_CH3_CCNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2153;"	d
AT91C_PWMC_CH3_CDTYR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2152;"	d
AT91C_PWMC_CH3_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2154;"	d
AT91C_PWMC_CH3_CPRDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2151;"	d
AT91C_PWMC_CH3_CUPDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2149;"	d
AT91C_PWMC_CH3_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2150;"	d
AT91C_PWMC_CHID0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1057;"	d
AT91C_PWMC_CHID1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1058;"	d
AT91C_PWMC_CHID2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1059;"	d
AT91C_PWMC_CHID3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1060;"	d
AT91C_PWMC_CPD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1021;"	d
AT91C_PWMC_CPOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1020;"	d
AT91C_PWMC_CPRD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1025;"	d
AT91C_PWMC_CPRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1015;"	d
AT91C_PWMC_CPRE_MCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1016;"	d
AT91C_PWMC_CPRE_MCKA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1017;"	d
AT91C_PWMC_CPRE_MCKB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1018;"	d
AT91C_PWMC_CUPD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1029;"	d
AT91C_PWMC_DIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2178;"	d
AT91C_PWMC_DIVA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1050;"	d
AT91C_PWMC_DIVB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1053;"	d
AT91C_PWMC_ENA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2185;"	d
AT91C_PWMC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2177;"	d
AT91C_PWMC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2179;"	d
AT91C_PWMC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2183;"	d
AT91C_PWMC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2181;"	d
AT91C_PWMC_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2184;"	d
AT91C_PWMC_PREA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1051;"	d
AT91C_PWMC_PREA_MCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1052;"	d
AT91C_PWMC_PREB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1054;"	d
AT91C_PWMC_PREB_MCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1055;"	d
AT91C_PWMC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2182;"	d
AT91C_PWMC_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2180;"	d
AT91C_RSTC_BODIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	520;"	d
AT91C_RSTC_BODSTS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	506;"	d
AT91C_RSTC_ERSTL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	519;"	d
AT91C_RSTC_EXTRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	502;"	d
AT91C_RSTC_KEY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	503;"	d
AT91C_RSTC_NRSTL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	514;"	d
AT91C_RSTC_PERRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	501;"	d
AT91C_RSTC_PROCRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	500;"	d
AT91C_RSTC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1991;"	d
AT91C_RSTC_RMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1992;"	d
AT91C_RSTC_RSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1993;"	d
AT91C_RSTC_RSTTYP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	507;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	513;"	d
AT91C_RSTC_RSTTYP_POWERUP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	508;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	511;"	d
AT91C_RSTC_RSTTYP_USER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	512;"	d
AT91C_RSTC_RSTTYP_WAKEUP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	509;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	510;"	d
AT91C_RSTC_SRCMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	515;"	d
AT91C_RSTC_URSTEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	517;"	d
AT91C_RSTC_URSTIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	518;"	d
AT91C_RSTC_URSTS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	505;"	d
AT91C_RTTC_ALMIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	534;"	d
AT91C_RTTC_ALMS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	542;"	d
AT91C_RTTC_ALMV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	538;"	d
AT91C_RTTC_CRTV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	540;"	d
AT91C_RTTC_RTAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1998;"	d
AT91C_RTTC_RTMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1996;"	d
AT91C_RTTC_RTPRES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	533;"	d
AT91C_RTTC_RTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1995;"	d
AT91C_RTTC_RTTINC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	543;"	d
AT91C_RTTC_RTTINCIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	535;"	d
AT91C_RTTC_RTTRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	536;"	d
AT91C_RTTC_RTVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1997;"	d
AT91C_SPI0_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2053;"	d
AT91C_SPI0_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2058;"	d
AT91C_SPI0_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2052;"	d
AT91C_SPI0_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2050;"	d
AT91C_SPI0_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2055;"	d
AT91C_SPI0_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2054;"	d
AT91C_SPI0_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2039;"	d
AT91C_SPI0_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2043;"	d
AT91C_SPI0_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2042;"	d
AT91C_SPI0_RDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2057;"	d
AT91C_SPI0_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2047;"	d
AT91C_SPI0_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2044;"	d
AT91C_SPI0_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2045;"	d
AT91C_SPI0_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2051;"	d
AT91C_SPI0_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2041;"	d
AT91C_SPI0_TDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2056;"	d
AT91C_SPI0_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2046;"	d
AT91C_SPI0_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2048;"	d
AT91C_SPI0_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2040;"	d
AT91C_SPI1_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2036;"	d
AT91C_SPI1_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2037;"	d
AT91C_SPI1_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2033;"	d
AT91C_SPI1_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2030;"	d
AT91C_SPI1_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2029;"	d
AT91C_SPI1_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2031;"	d
AT91C_SPI1_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2018;"	d
AT91C_SPI1_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2027;"	d
AT91C_SPI1_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2024;"	d
AT91C_SPI1_RDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2032;"	d
AT91C_SPI1_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2026;"	d
AT91C_SPI1_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2025;"	d
AT91C_SPI1_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2019;"	d
AT91C_SPI1_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2034;"	d
AT91C_SPI1_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2023;"	d
AT91C_SPI1_TDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2035;"	d
AT91C_SPI1_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2020;"	d
AT91C_SPI1_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2022;"	d
AT91C_SPI1_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2021;"	d
AT91C_SPI_BITS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	749;"	d
AT91C_SPI_BITS_10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	752;"	d
AT91C_SPI_BITS_11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	753;"	d
AT91C_SPI_BITS_12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	754;"	d
AT91C_SPI_BITS_13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	755;"	d
AT91C_SPI_BITS_14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	756;"	d
AT91C_SPI_BITS_15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	757;"	d
AT91C_SPI_BITS_16	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	758;"	d
AT91C_SPI_BITS_8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	750;"	d
AT91C_SPI_BITS_9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	751;"	d
AT91C_SPI_CPOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	746;"	d
AT91C_SPI_CSAAT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	748;"	d
AT91C_SPI_DLYBCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	723;"	d
AT91C_SPI_DLYBCT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	761;"	d
AT91C_SPI_DLYBS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	760;"	d
AT91C_SPI_ENDRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	735;"	d
AT91C_SPI_ENDTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	736;"	d
AT91C_SPI_FDIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	719;"	d
AT91C_SPI_LASTXFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	712;"	d
AT91C_SPI_LLB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	721;"	d
AT91C_SPI_MODF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	733;"	d
AT91C_SPI_MODFDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	720;"	d
AT91C_SPI_MSTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	714;"	d
AT91C_SPI_NCPHA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	747;"	d
AT91C_SPI_NSSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	739;"	d
AT91C_SPI_OVRES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	734;"	d
AT91C_SPI_PCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	722;"	d
AT91C_SPI_PCSDEC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	718;"	d
AT91C_SPI_PS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	715;"	d
AT91C_SPI_PS_FIXED	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	716;"	d
AT91C_SPI_PS_VARIABLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	717;"	d
AT91C_SPI_RD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	725;"	d
AT91C_SPI_RDRF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	731;"	d
AT91C_SPI_RPCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	726;"	d
AT91C_SPI_RXBUFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	737;"	d
AT91C_SPI_SCBR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	759;"	d
AT91C_SPI_SPIDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	710;"	d
AT91C_SPI_SPIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	709;"	d
AT91C_SPI_SPIENS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	741;"	d
AT91C_SPI_SWRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	711;"	d
AT91C_SPI_TD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	728;"	d
AT91C_SPI_TDRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	732;"	d
AT91C_SPI_TPCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	729;"	d
AT91C_SPI_TXBUFE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	738;"	d
AT91C_SPI_TXEMPTY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	740;"	d
AT91C_SSC_CKI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	907;"	d
AT91C_SSC_CKO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	903;"	d
AT91C_SSC_CKO_CONTINOUS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	905;"	d
AT91C_SSC_CKO_DATA_TX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	906;"	d
AT91C_SSC_CKO_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	904;"	d
AT91C_SSC_CKS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	899;"	d
AT91C_SSC_CKS_DIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	900;"	d
AT91C_SSC_CKS_RK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	902;"	d
AT91C_SSC_CKS_TK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	901;"	d
AT91C_SSC_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2132;"	d
AT91C_SSC_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2134;"	d
AT91C_SSC_DATDEF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	936;"	d
AT91C_SSC_DATLEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	921;"	d
AT91C_SSC_DATNB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	924;"	d
AT91C_SSC_ENDRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	945;"	d
AT91C_SSC_ENDTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	941;"	d
AT91C_SSC_FSDEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	937;"	d
AT91C_SSC_FSEDGE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	933;"	d
AT91C_SSC_FSLEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	925;"	d
AT91C_SSC_FSOS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	926;"	d
AT91C_SSC_FSOS_HIGH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	931;"	d
AT91C_SSC_FSOS_LOW	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	930;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	928;"	d
AT91C_SSC_FSOS_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	927;"	d
AT91C_SSC_FSOS_POSITIVE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	929;"	d
AT91C_SSC_FSOS_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	932;"	d
AT91C_SSC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2126;"	d
AT91C_SSC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2129;"	d
AT91C_SSC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2135;"	d
AT91C_SSC_LOOP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	922;"	d
AT91C_SSC_MSBF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	923;"	d
AT91C_SSC_OVRUN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	944;"	d
AT91C_SSC_PERIOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	919;"	d
AT91C_SSC_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2116;"	d
AT91C_SSC_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2121;"	d
AT91C_SSC_RCMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2128;"	d
AT91C_SSC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2118;"	d
AT91C_SSC_RFMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2136;"	d
AT91C_SSC_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2123;"	d
AT91C_SSC_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2114;"	d
AT91C_SSC_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2119;"	d
AT91C_SSC_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2113;"	d
AT91C_SSC_RSHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2124;"	d
AT91C_SSC_RXBUFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	946;"	d
AT91C_SSC_RXDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	894;"	d
AT91C_SSC_RXEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	893;"	d
AT91C_SSC_RXENA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	950;"	d
AT91C_SSC_RXRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	943;"	d
AT91C_SSC_RXSYN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	948;"	d
AT91C_SSC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2131;"	d
AT91C_SSC_START	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	908;"	d
AT91C_SSC_START_0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	917;"	d
AT91C_SSC_START_CONTINOUS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	909;"	d
AT91C_SSC_START_EDGE_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	916;"	d
AT91C_SSC_START_FALL_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	913;"	d
AT91C_SSC_START_HIGH_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	912;"	d
AT91C_SSC_START_LEVEL_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	915;"	d
AT91C_SSC_START_LOW_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	911;"	d
AT91C_SSC_START_RISE_RF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	914;"	d
AT91C_SSC_START_TX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	910;"	d
AT91C_SSC_STTDLY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	918;"	d
AT91C_SSC_SWRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	897;"	d
AT91C_SSC_TCMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2133;"	d
AT91C_SSC_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2117;"	d
AT91C_SSC_TFMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2125;"	d
AT91C_SSC_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2127;"	d
AT91C_SSC_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2112;"	d
AT91C_SSC_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2120;"	d
AT91C_SSC_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2115;"	d
AT91C_SSC_TSHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2130;"	d
AT91C_SSC_TXBUFE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	942;"	d
AT91C_SSC_TXDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	896;"	d
AT91C_SSC_TXEMPTY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	940;"	d
AT91C_SSC_TXEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	895;"	d
AT91C_SSC_TXENA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	949;"	d
AT91C_SSC_TXRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	939;"	d
AT91C_SSC_TXSYN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	947;"	d
AT91C_TC0_CCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2203;"	d
AT91C_TC0_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2204;"	d
AT91C_TC0_CV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2208;"	d
AT91C_TC0_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2207;"	d
AT91C_TC0_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2205;"	d
AT91C_TC0_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2209;"	d
AT91C_TC0_RA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2206;"	d
AT91C_TC0_RB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2202;"	d
AT91C_TC0_RC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2201;"	d
AT91C_TC0_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2200;"	d
AT91C_TC1_CCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2212;"	d
AT91C_TC1_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2216;"	d
AT91C_TC1_CV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2220;"	d
AT91C_TC1_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2214;"	d
AT91C_TC1_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2213;"	d
AT91C_TC1_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2219;"	d
AT91C_TC1_RA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2217;"	d
AT91C_TC1_RB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2211;"	d
AT91C_TC1_RC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2218;"	d
AT91C_TC1_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2215;"	d
AT91C_TC2_CCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2223;"	d
AT91C_TC2_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2222;"	d
AT91C_TC2_CV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2224;"	d
AT91C_TC2_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2227;"	d
AT91C_TC2_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2230;"	d
AT91C_TC2_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2228;"	d
AT91C_TC2_RA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2225;"	d
AT91C_TC2_RB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2226;"	d
AT91C_TC2_RC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2229;"	d
AT91C_TC2_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2231;"	d
AT91C_TCB_BCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2234;"	d
AT91C_TCB_BMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2233;"	d
AT91C_TCB_SYNC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1298;"	d
AT91C_TCB_TC0XC0S	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1300;"	d
AT91C_TCB_TC0XC0S_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1302;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1301;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1303;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1304;"	d
AT91C_TCB_TC1XC1S	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1305;"	d
AT91C_TCB_TC1XC1S_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1307;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1306;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1308;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1309;"	d
AT91C_TCB_TC2XC2S	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1310;"	d
AT91C_TCB_TC2XC2S_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1312;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1311;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1313;"	d
AT91C_TCB_TC2XC2S_TIOA1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1314;"	d
AT91C_TC_ABETRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1208;"	d
AT91C_TC_ACPA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1217;"	d
AT91C_TC_ACPA_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1220;"	d
AT91C_TC_ACPA_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1218;"	d
AT91C_TC_ACPA_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1219;"	d
AT91C_TC_ACPA_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1221;"	d
AT91C_TC_ACPC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1227;"	d
AT91C_TC_ACPC_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1230;"	d
AT91C_TC_ACPC_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1228;"	d
AT91C_TC_ACPC_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1229;"	d
AT91C_TC_ACPC_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1231;"	d
AT91C_TC_AEEVT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1237;"	d
AT91C_TC_AEEVT_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1240;"	d
AT91C_TC_AEEVT_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1238;"	d
AT91C_TC_AEEVT_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1239;"	d
AT91C_TC_AEEVT_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1241;"	d
AT91C_TC_ASWTRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1242;"	d
AT91C_TC_ASWTRG_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1245;"	d
AT91C_TC_ASWTRG_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1243;"	d
AT91C_TC_ASWTRG_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1244;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1246;"	d
AT91C_TC_BCPB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1247;"	d
AT91C_TC_BCPB_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1250;"	d
AT91C_TC_BCPB_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1248;"	d
AT91C_TC_BCPB_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1249;"	d
AT91C_TC_BCPB_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1251;"	d
AT91C_TC_BCPC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1252;"	d
AT91C_TC_BCPC_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1255;"	d
AT91C_TC_BCPC_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1253;"	d
AT91C_TC_BCPC_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1254;"	d
AT91C_TC_BCPC_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1256;"	d
AT91C_TC_BEEVT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1257;"	d
AT91C_TC_BEEVT_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1260;"	d
AT91C_TC_BEEVT_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1258;"	d
AT91C_TC_BEEVT_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1259;"	d
AT91C_TC_BEEVT_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1261;"	d
AT91C_TC_BSWTRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1262;"	d
AT91C_TC_BSWTRG_CLEAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1265;"	d
AT91C_TC_BSWTRG_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1263;"	d
AT91C_TC_BSWTRG_SET	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1264;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1266;"	d
AT91C_TC_BURST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1184;"	d
AT91C_TC_BURST_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1185;"	d
AT91C_TC_BURST_XC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1186;"	d
AT91C_TC_BURST_XC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1187;"	d
AT91C_TC_BURST_XC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1188;"	d
AT91C_TC_CLKDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1171;"	d
AT91C_TC_CLKEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1170;"	d
AT91C_TC_CLKI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1183;"	d
AT91C_TC_CLKS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1174;"	d
AT91C_TC_CLKSTA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1276;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1175;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1176;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1177;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1178;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1179;"	d
AT91C_TC_CLKS_XC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1180;"	d
AT91C_TC_CLKS_XC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1181;"	d
AT91C_TC_CLKS_XC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1182;"	d
AT91C_TC_COVFS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1268;"	d
AT91C_TC_CPAS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1270;"	d
AT91C_TC_CPBS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1271;"	d
AT91C_TC_CPCDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1191;"	d
AT91C_TC_CPCS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1272;"	d
AT91C_TC_CPCSTOP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1189;"	d
AT91C_TC_CPCTRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1215;"	d
AT91C_TC_EEVT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1203;"	d
AT91C_TC_EEVTEDG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1198;"	d
AT91C_TC_EEVTEDG_BOTH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1202;"	d
AT91C_TC_EEVTEDG_FALLING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1201;"	d
AT91C_TC_EEVTEDG_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1199;"	d
AT91C_TC_EEVTEDG_RISING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1200;"	d
AT91C_TC_EEVT_TIOB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1204;"	d
AT91C_TC_EEVT_XC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1205;"	d
AT91C_TC_EEVT_XC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1206;"	d
AT91C_TC_EEVT_XC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1207;"	d
AT91C_TC_ENETRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1209;"	d
AT91C_TC_ETRGEDG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1193;"	d
AT91C_TC_ETRGEDG_BOTH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1197;"	d
AT91C_TC_ETRGEDG_FALLING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1196;"	d
AT91C_TC_ETRGEDG_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1194;"	d
AT91C_TC_ETRGEDG_RISING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1195;"	d
AT91C_TC_ETRGS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1275;"	d
AT91C_TC_LDBDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1192;"	d
AT91C_TC_LDBSTOP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1190;"	d
AT91C_TC_LDRA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1222;"	d
AT91C_TC_LDRAS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1273;"	d
AT91C_TC_LDRA_BOTH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1226;"	d
AT91C_TC_LDRA_FALLING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1225;"	d
AT91C_TC_LDRA_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1223;"	d
AT91C_TC_LDRA_RISING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1224;"	d
AT91C_TC_LDRB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1232;"	d
AT91C_TC_LDRBS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1274;"	d
AT91C_TC_LDRB_BOTH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1236;"	d
AT91C_TC_LDRB_FALLING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1235;"	d
AT91C_TC_LDRB_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1233;"	d
AT91C_TC_LDRB_RISING	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1234;"	d
AT91C_TC_LOVRS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1269;"	d
AT91C_TC_MTIOA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1277;"	d
AT91C_TC_MTIOB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1278;"	d
AT91C_TC_SWTRG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1172;"	d
AT91C_TC_WAVE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1216;"	d
AT91C_TC_WAVESEL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1210;"	d
AT91C_TC_WAVESEL_UP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1211;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1212;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1214;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1213;"	d
AT91C_TDES_CFBS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1842;"	d
AT91C_TDES_CFBS_16_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1845;"	d
AT91C_TDES_CFBS_32_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1844;"	d
AT91C_TDES_CFBS_64_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1843;"	d
AT91C_TDES_CFBS_8_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1846;"	d
AT91C_TDES_CIPHER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1829;"	d
AT91C_TDES_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2443;"	d
AT91C_TDES_DATRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1848;"	d
AT91C_TDES_ENDRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1849;"	d
AT91C_TDES_ENDTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1850;"	d
AT91C_TDES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2446;"	d
AT91C_TDES_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2437;"	d
AT91C_TDES_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2444;"	d
AT91C_TDES_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2441;"	d
AT91C_TDES_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2445;"	d
AT91C_TDES_IVxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2439;"	d
AT91C_TDES_KEY1WxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2447;"	d
AT91C_TDES_KEY2WxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2435;"	d
AT91C_TDES_KEY3WxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2436;"	d
AT91C_TDES_KEYMOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1831;"	d
AT91C_TDES_LOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1841;"	d
AT91C_TDES_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2442;"	d
AT91C_TDES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2440;"	d
AT91C_TDES_OPMOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1836;"	d
AT91C_TDES_OPMOD_CBC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1838;"	d
AT91C_TDES_OPMOD_CFB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1840;"	d
AT91C_TDES_OPMOD_ECB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1837;"	d
AT91C_TDES_OPMOD_OFB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1839;"	d
AT91C_TDES_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2433;"	d
AT91C_TDES_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2432;"	d
AT91C_TDES_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2426;"	d
AT91C_TDES_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2424;"	d
AT91C_TDES_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2428;"	d
AT91C_TDES_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2429;"	d
AT91C_TDES_RXBUFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1851;"	d
AT91C_TDES_SMOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1832;"	d
AT91C_TDES_SMOD_AUTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1834;"	d
AT91C_TDES_SMOD_MANUAL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1833;"	d
AT91C_TDES_SMOD_PDC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1835;"	d
AT91C_TDES_START	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1826;"	d
AT91C_TDES_SWRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1827;"	d
AT91C_TDES_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2425;"	d
AT91C_TDES_TDESMOD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1830;"	d
AT91C_TDES_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2430;"	d
AT91C_TDES_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2427;"	d
AT91C_TDES_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2431;"	d
AT91C_TDES_TXBUFE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1852;"	d
AT91C_TDES_URAD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1853;"	d
AT91C_TDES_URAT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1857;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1858;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1860;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1859;"	d
AT91C_TDES_URAT_WO_REG_READ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1861;"	d
AT91C_TDES_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2438;"	d
AT91C_TWI_CHDIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	989;"	d
AT91C_TWI_CKDIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	990;"	d
AT91C_TWI_CLDIV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	988;"	d
AT91C_TWI_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2139;"	d
AT91C_TWI_CWGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2146;"	d
AT91C_TWI_DADR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	986;"	d
AT91C_TWI_IADR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2144;"	d
AT91C_TWI_IADRSZ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	980;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	982;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	983;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	984;"	d
AT91C_TWI_IADRSZ_NO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	981;"	d
AT91C_TWI_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2143;"	d
AT91C_TWI_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2138;"	d
AT91C_TWI_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2141;"	d
AT91C_TWI_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2145;"	d
AT91C_TWI_MREAD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	985;"	d
AT91C_TWI_MSDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	977;"	d
AT91C_TWI_MSEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	976;"	d
AT91C_TWI_NACK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	997;"	d
AT91C_TWI_OVRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	995;"	d
AT91C_TWI_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2147;"	d
AT91C_TWI_RXRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	993;"	d
AT91C_TWI_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2140;"	d
AT91C_TWI_START	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	974;"	d
AT91C_TWI_STOP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	975;"	d
AT91C_TWI_SWRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	978;"	d
AT91C_TWI_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2142;"	d
AT91C_TWI_TXCOMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	992;"	d
AT91C_TWI_TXRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	994;"	d
AT91C_TWI_UNRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	996;"	d
AT91C_UDP_CONFG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1097;"	d
AT91C_UDP_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2192;"	d
AT91C_UDP_DIR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1136;"	d
AT91C_UDP_DTGLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1145;"	d
AT91C_UDP_ENDBUSRES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1119;"	d
AT91C_UDP_EP0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1122;"	d
AT91C_UDP_EP1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1123;"	d
AT91C_UDP_EP2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1124;"	d
AT91C_UDP_EP3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1125;"	d
AT91C_UDP_EP4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1126;"	d
AT91C_UDP_EP5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1127;"	d
AT91C_UDP_EPEDS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1146;"	d
AT91C_UDP_EPINT0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1105;"	d
AT91C_UDP_EPINT1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1106;"	d
AT91C_UDP_EPINT2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1107;"	d
AT91C_UDP_EPINT3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1108;"	d
AT91C_UDP_EPINT4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1109;"	d
AT91C_UDP_EPINT5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1110;"	d
AT91C_UDP_EPTYPE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1137;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1143;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1140;"	d
AT91C_UDP_EPTYPE_CTRL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1138;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1144;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1141;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1142;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1139;"	d
AT91C_UDP_ESR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1098;"	d
AT91C_UDP_EXTRSM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1113;"	d
AT91C_UDP_FADD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1102;"	d
AT91C_UDP_FADDEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1096;"	d
AT91C_UDP_FADDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2188;"	d
AT91C_UDP_FDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2190;"	d
AT91C_UDP_FEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1103;"	d
AT91C_UDP_FORCESTALL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1134;"	d
AT91C_UDP_FRM_ERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1093;"	d
AT91C_UDP_FRM_NUM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1092;"	d
AT91C_UDP_FRM_OK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1094;"	d
AT91C_UDP_GLBSTATE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2197;"	d
AT91C_UDP_ICR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2194;"	d
AT91C_UDP_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2193;"	d
AT91C_UDP_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2198;"	d
AT91C_UDP_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2187;"	d
AT91C_UDP_ISOERROR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1132;"	d
AT91C_UDP_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2191;"	d
AT91C_UDP_NUM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2189;"	d
AT91C_UDP_PUON	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1150;"	d
AT91C_UDP_RMWUPE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1100;"	d
AT91C_UDP_RSMINPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1099;"	d
AT91C_UDP_RSTEP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2195;"	d
AT91C_UDP_RXBYTECNT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1147;"	d
AT91C_UDP_RXRSM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1112;"	d
AT91C_UDP_RXSETUP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1131;"	d
AT91C_UDP_RXSUSP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1111;"	d
AT91C_UDP_RX_DATA_BK0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1130;"	d
AT91C_UDP_RX_DATA_BK1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1135;"	d
AT91C_UDP_SOFINT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1114;"	d
AT91C_UDP_TXCOMP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1129;"	d
AT91C_UDP_TXPKTRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1133;"	d
AT91C_UDP_TXVC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2196;"	d
AT91C_UDP_TXVDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1149;"	d
AT91C_UDP_WAKEUP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	1115;"	d
AT91C_US0_BRGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2097;"	d
AT91C_US0_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2099;"	d
AT91C_US0_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2105;"	d
AT91C_US0_FIDI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2101;"	d
AT91C_US0_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2107;"	d
AT91C_US0_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2110;"	d
AT91C_US0_IF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2109;"	d
AT91C_US0_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2100;"	d
AT91C_US0_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2103;"	d
AT91C_US0_NER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2098;"	d
AT91C_US0_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2089;"	d
AT91C_US0_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2090;"	d
AT91C_US0_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2093;"	d
AT91C_US0_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2106;"	d
AT91C_US0_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2095;"	d
AT91C_US0_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2087;"	d
AT91C_US0_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2094;"	d
AT91C_US0_RTOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2104;"	d
AT91C_US0_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2088;"	d
AT91C_US0_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2108;"	d
AT91C_US0_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2091;"	d
AT91C_US0_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2086;"	d
AT91C_US0_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2092;"	d
AT91C_US0_TTGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2102;"	d
AT91C_US1_BRGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2080;"	d
AT91C_US1_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2083;"	d
AT91C_US1_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2074;"	d
AT91C_US1_FIDI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2082;"	d
AT91C_US1_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2075;"	d
AT91C_US1_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2076;"	d
AT91C_US1_IF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2071;"	d
AT91C_US1_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2081;"	d
AT91C_US1_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2084;"	d
AT91C_US1_NER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2072;"	d
AT91C_US1_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2061;"	d
AT91C_US1_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2063;"	d
AT91C_US1_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2065;"	d
AT91C_US1_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2079;"	d
AT91C_US1_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2060;"	d
AT91C_US1_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2066;"	d
AT91C_US1_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2067;"	d
AT91C_US1_RTOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2073;"	d
AT91C_US1_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2062;"	d
AT91C_US1_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2077;"	d
AT91C_US1_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2068;"	d
AT91C_US1_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2064;"	d
AT91C_US1_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2069;"	d
AT91C_US1_TTGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2078;"	d
AT91C_US_CHMODE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	327;"	d
AT91C_US_CHMODE_AUTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	329;"	d
AT91C_US_CHMODE_LOCAL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	330;"	d
AT91C_US_CHMODE_NORMAL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	328;"	d
AT91C_US_CHMODE_REMOTE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	331;"	d
AT91C_US_CHRL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	823;"	d
AT91C_US_CHRL_5_BITS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	824;"	d
AT91C_US_CHRL_6_BITS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	825;"	d
AT91C_US_CHRL_7_BITS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	826;"	d
AT91C_US_CHRL_8_BITS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	827;"	d
AT91C_US_CKLO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	835;"	d
AT91C_US_CLKS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	818;"	d
AT91C_US_CLKS_CLOCK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	819;"	d
AT91C_US_CLKS_EXT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	822;"	d
AT91C_US_CLKS_FDIV1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	820;"	d
AT91C_US_CLKS_SLOW	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	821;"	d
AT91C_US_COMM_RX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	344;"	d
AT91C_US_COMM_TX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	343;"	d
AT91C_US_CTS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	856;"	d
AT91C_US_CTSIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	849;"	d
AT91C_US_DCD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	855;"	d
AT91C_US_DCDIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	848;"	d
AT91C_US_DSNACK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	838;"	d
AT91C_US_DSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	854;"	d
AT91C_US_DSRIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	847;"	d
AT91C_US_DTRDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	805;"	d
AT91C_US_DTREN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	804;"	d
AT91C_US_ENDRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	335;"	d
AT91C_US_ENDTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	336;"	d
AT91C_US_FILTER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	840;"	d
AT91C_US_FORCE_NTRST	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	349;"	d
AT91C_US_FRAME	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	338;"	d
AT91C_US_INACK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	837;"	d
AT91C_US_ITERATION	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	844;"	d
AT91C_US_MAX_ITER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	839;"	d
AT91C_US_MODE9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	834;"	d
AT91C_US_MSBF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	833;"	d
AT91C_US_NACK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	845;"	d
AT91C_US_NBSTOP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	829;"	d
AT91C_US_NBSTOP_15_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	831;"	d
AT91C_US_NBSTOP_1_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	830;"	d
AT91C_US_NBSTOP_2_BIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	832;"	d
AT91C_US_OVER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	836;"	d
AT91C_US_OVRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	337;"	d
AT91C_US_PAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	320;"	d
AT91C_US_PARE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	339;"	d
AT91C_US_PAR_EVEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	321;"	d
AT91C_US_PAR_MARK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	324;"	d
AT91C_US_PAR_MULTI_DROP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	326;"	d
AT91C_US_PAR_NONE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	325;"	d
AT91C_US_PAR_ODD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	322;"	d
AT91C_US_PAR_SPACE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	323;"	d
AT91C_US_RETTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	803;"	d
AT91C_US_RI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	853;"	d
AT91C_US_RIIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	846;"	d
AT91C_US_RSTIT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	801;"	d
AT91C_US_RSTNACK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	802;"	d
AT91C_US_RSTRX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	312;"	d
AT91C_US_RSTSTA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	318;"	d
AT91C_US_RSTTX	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	313;"	d
AT91C_US_RTSDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	807;"	d
AT91C_US_RTSEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	806;"	d
AT91C_US_RXBRK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	842;"	d
AT91C_US_RXBUFF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	342;"	d
AT91C_US_RXDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	315;"	d
AT91C_US_RXEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	314;"	d
AT91C_US_RXRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	333;"	d
AT91C_US_SENDA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	800;"	d
AT91C_US_STPBRK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	798;"	d
AT91C_US_STTBRK	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	797;"	d
AT91C_US_STTTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	799;"	d
AT91C_US_SYNC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	828;"	d
AT91C_US_TIMEOUT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	843;"	d
AT91C_US_TXBUFE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	341;"	d
AT91C_US_TXDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	317;"	d
AT91C_US_TXEMPTY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	340;"	d
AT91C_US_TXEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	316;"	d
AT91C_US_TXRDY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	334;"	d
AT91C_US_USMODE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	809;"	d
AT91C_US_USMODE_HWHSH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	812;"	d
AT91C_US_USMODE_IRDA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	816;"	d
AT91C_US_USMODE_ISO7816_0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	814;"	d
AT91C_US_USMODE_ISO7816_1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	815;"	d
AT91C_US_USMODE_MODEM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	813;"	d
AT91C_US_USMODE_NORMAL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	810;"	d
AT91C_US_USMODE_RS485	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	811;"	d
AT91C_US_USMODE_SWHSH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	817;"	d
AT91C_VREG_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2009;"	d
AT91C_VREG_PSTDBY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	599;"	d
AT91C_WDTC_KEY	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	577;"	d
AT91C_WDTC_WDCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2005;"	d
AT91C_WDTC_WDD	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	584;"	d
AT91C_WDTC_WDDBGHLT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	585;"	d
AT91C_WDTC_WDDIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	583;"	d
AT91C_WDTC_WDERR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	589;"	d
AT91C_WDTC_WDFIEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	580;"	d
AT91C_WDTC_WDIDLEHLT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	586;"	d
AT91C_WDTC_WDMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2007;"	d
AT91C_WDTC_WDRPROC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	582;"	d
AT91C_WDTC_WDRSTEN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	581;"	d
AT91C_WDTC_WDRSTT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	576;"	d
AT91C_WDTC_WDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	2006;"	d
AT91C_WDTC_WDUNF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	588;"	d
AT91C_WDTC_WDV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	579;"	d
AT91PS_ADC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91PS_AES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91PS_AIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91PS_CAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91PS_CAN_MB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91PS_CKGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91PS_DBGU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91PS_EMAC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91PS_MC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91PS_PDC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91PS_PIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91PS_PITC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91PS_PMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91PS_PWMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91PS_PWMC_CH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91PS_RSTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91PS_RTTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91PS_SPI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91PS_SSC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91PS_SYS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91PS_TC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91PS_TCB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91PS_TDES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91PS_TWI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91PS_UDP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91PS_USART	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91PS_VREG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91PS_WDTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91SAM7X256_H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	47;"	d
AT91S_ADC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_AES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_CAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN_MB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CKGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_DBGU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_EMAC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_MC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_PDC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PITC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PWMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC_CH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_RSTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RTTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_SPI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SSC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SYS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_TC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TCB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TDES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TWI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_UDP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_USART	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_VREG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_WDTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91_REG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t
CAN_ACR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN
CAN_BR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN
CAN_ECR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN
CAN_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN
CAN_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN
CAN_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN
CAN_MB0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN
CAN_MB1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN
CAN_MB10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN
CAN_MB11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN
CAN_MB12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN
CAN_MB13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN
CAN_MB14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN
CAN_MB15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN
CAN_MB2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN
CAN_MB3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN
CAN_MB4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN
CAN_MB5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN
CAN_MB6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN
CAN_MB7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN
CAN_MB8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN
CAN_MB9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN
CAN_MB_MAM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MFID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN
CAN_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN
CAN_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN
CAN_TIM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN
CAN_TIMESTP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN
CAN_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN
CKGR_MCFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR
CKGR_MOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR
CKGR_PLLR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR
DBGU_BRGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU
DBGU_BRGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS
DBGU_CIDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU
DBGU_CIDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS
DBGU_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS
DBGU_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS
DBGU_EXID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU
DBGU_EXID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS
DBGU_FNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU
DBGU_FNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS
DBGU_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
DBGU_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
DBGU_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU
DBGU_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
DBGU_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU
DBGU_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS
DBGU_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS
DBGU_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS
DBGU_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS
EMAC_ALE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_CSE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_DTF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_ECOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_ELE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_FCSE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_FRO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_FTO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_HRB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC
EMAC_HRT	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC
EMAC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC
EMAC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_LCOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_MAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC
EMAC_MCF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCFGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC
EMAC_NSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_PFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC
EMAC_PTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC
EMAC_RBQP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_REV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC
EMAC_RJA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC
EMAC_RLE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC
EMAC_ROV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RRE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_SA1H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA1L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4H	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4L	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SCF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_STE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_TBQP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_TID	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPQ	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC
EMAC_TSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_TUND	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_USF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_USRIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC
EMAC_WOL	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC
MC_AASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC
MC_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC
MC_FCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC
MC_FMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC
MC_FSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC
MC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC
PDC_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC
PDC_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC
PDC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC
PIOA_ABSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOA_BSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOA_CODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOA_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOA_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOA_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOA_MDDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOA_ODSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OWDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOA_SODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_ABSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOB_BSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOB_CODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOB_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOB_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOB_MDDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOB_ODSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OWDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOB_SODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIO_ABSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO
PIO_ASR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO
PIO_BSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO
PIO_CODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO
PIO_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IFER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO
PIO_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO
PIO_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO
PIO_MDDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO
PIO_MDER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO
PIO_MDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO
PIO_ODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO
PIO_ODSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_OER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO
PIO_OWDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO
PIO_OWER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OWSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO
PIO_PDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_PER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO
PIO_PSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO
PIO_SODR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO
PITC_PIIR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC
PITC_PIIR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS
PITC_PIMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC
PITC_PIMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS
PITC_PISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC
PITC_PISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS
PITC_PIVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC
PITC_PIVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS
PMC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC
PMC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PMC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC
PMC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PMC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC
PMC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PMC_MCFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC
PMC_MCFR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS
PMC_MCKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC
PMC_MCKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS
PMC_MOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC
PMC_MOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS
PMC_PCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_PCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_PCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_PCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_PCKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC
PMC_PCKR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS
PMC_PCSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_PCSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_PLLR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC
PMC_PLLR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS
PMC_SCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_SCDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_SCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_SCER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_SCSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_SCSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC
PMC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS
PWMC_CCNTR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CDTYR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC
PWMC_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CPRDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CUPDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_DIS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_ENA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC
PWMC_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC
PWMC_Reserved	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH
PWMC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC
RSTC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC
RSTC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS
RSTC_RMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC
RSTC_RMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS
RSTC_RSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC
RSTC_RSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTAR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS
RTTC_RTMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS
RTTC_RTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTVR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved10	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved11	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved12	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved13	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved14	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved15	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved16	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved17	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved18	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved19	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved20	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved21	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved22	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved23	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved24	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved25	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved26	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved27	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved3	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved5	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved6	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved7	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved8	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved9	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
SPI_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI
SPI_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI
SPI_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI
SPI_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI
SPI_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI
SPI_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI
SPI_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI
SPI_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI
SPI_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI
SPI_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI
SPI_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI
SPI_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI
SSC_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC
SSC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC
SSC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC
SSC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC
SSC_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC
SSC_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC
SSC_RCMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC
SSC_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RFMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC
SSC_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RSHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC
SSC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC
SSC_TCMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TFMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC
SSC_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TSHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC
TCB_BCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB
TCB_BMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB
TCB_TC0	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB
TCB_TC1	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB
TCB_TC2	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB
TC_CCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC
TC_CMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC
TC_CV	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC
TC_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC
TC_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC
TC_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC
TC_RA	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC
TC_RB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC
TC_RC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC
TC_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC
TDES_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES
TDES_IDATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES
TDES_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES
TDES_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES
TDES_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES
TDES_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES
TDES_IVxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY1WxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY2WxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY3WxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES
TDES_ODATAxR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES
TDES_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES
TDES_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES
TDES_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_VR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES
TWI_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI
TWI_CWGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI
TWI_IADR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI
TWI_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI
TWI_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI
TWI_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI
TWI_MMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI
TWI_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI
TWI_SR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI
TWI_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI
UDP_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP
UDP_FADDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP
UDP_FDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP
UDP_GLBSTATE	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP
UDP_ICR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP
UDP_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP
UDP_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP
UDP_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP
UDP_ISR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP
UDP_NUM	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP
UDP_RSTEP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP
UDP_TXVC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP
US_BRGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART
US_CR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART
US_CSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART
US_FIDI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART
US_IDR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART
US_IER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART
US_IF	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART
US_IMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART
US_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART
US_NER	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART
US_PTCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART
US_PTSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART
US_RCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART
US_RHR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART
US_RNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART
US_RNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART
US_RPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART
US_RTOR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART
US_TCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART
US_THR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART
US_TNCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART
US_TNPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART
US_TPR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART
US_TTGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART
VREG_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS
VREG_MR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG
WDTC_WDCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS
WDTC_WDCR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS
WDTC_WDMR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS
WDTC_WDSR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC
_AT91S_ADC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_AES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AIC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_CAN	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN_MB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CKGR	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_DBGU	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_EMAC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_MC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_PDC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PIO	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PITC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PWMC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC_CH	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_RSTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RTTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_SPI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SSC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SYS	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_TC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TCB	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TDES	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TWI	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_UDP	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_USART	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_VREG	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_WDTC	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^typedef struct _AT91S_WDTC {$/;"	s
enabled	portable/GCC/ARM7_AT91SAM7S/ioat91sam7x256.h	/^AT91C_SSC_START_CONTINOUS EQU (0x0 <<  8) ;- (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.$/;"	v
AT91C_AIC_BRANCH_OPCODE	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	49;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	2279;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	2292;"	d
AT91C_MC_CORRECT_KEY	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1619;"	d
AT91C_US_ASYNC_IRDA_MODE	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1969;"	d
AT91C_US_ASYNC_MODE	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1935;"	d
AT91C_US_ASYNC_SCK_MODE	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1942;"	d
AT91C_US_ISO_READER_MODE	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1960;"	d
AT91C_US_SCK_USED	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1957;"	d
AT91C_US_SYNC_MODE	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	1949;"	d
AT91F_ADC_CfgModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f
AT91F_ADC_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f
AT91F_ADC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f
AT91F_ADC_CfgTimings	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f
AT91F_ADC_DisableChannel	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f
AT91F_ADC_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f
AT91F_ADC_EnableChannel	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f
AT91F_ADC_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f
AT91F_ADC_GetChannelStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f
AT91F_ADC_GetConvertedDataCH0	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f
AT91F_ADC_GetConvertedDataCH1	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f
AT91F_ADC_GetConvertedDataCH2	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f
AT91F_ADC_GetConvertedDataCH3	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f
AT91F_ADC_GetConvertedDataCH4	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f
AT91F_ADC_GetConvertedDataCH5	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f
AT91F_ADC_GetConvertedDataCH6	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f
AT91F_ADC_GetConvertedDataCH7	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f
AT91F_ADC_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f
AT91F_ADC_GetLastConvertedData	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f
AT91F_ADC_GetModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f
AT91F_ADC_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f
AT91F_ADC_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f
AT91F_ADC_IsStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f
AT91F_ADC_SoftReset	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f
AT91F_ADC_StartConversion	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f
AT91F_AES_CfgModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgModeReg ($/;"	f
AT91F_AES_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgPMC (void)$/;"	f
AT91F_AES_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_DisableIt ($/;"	f
AT91F_AES_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_EnableIt ($/;"	f
AT91F_AES_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetInterruptMaskStatus( \/\/ \\return AES Interrupt Mask Status$/;"	f
AT91F_AES_GetModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetModeReg ($/;"	f
AT91F_AES_GetOutputData	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetOutputData ($/;"	f
AT91F_AES_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetStatus( \/\/ \\return AES Interrupt Status$/;"	f
AT91F_AES_InputData	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_InputData ($/;"	f
AT91F_AES_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsInterruptMasked($/;"	f
AT91F_AES_IsStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsStatusSet($/;"	f
AT91F_AES_LoadNewSeed	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_LoadNewSeed ($/;"	f
AT91F_AES_SetCryptoKey	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetCryptoKey ($/;"	f
AT91F_AES_SetInitializationVector	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetInitializationVector ($/;"	f
AT91F_AES_SoftReset	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SoftReset ($/;"	f
AT91F_AES_StartProcessing	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_StartProcessing ($/;"	f
AT91F_AIC_AcknowledgeIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f
AT91F_AIC_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f
AT91F_AIC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f
AT91F_AIC_ClearIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f
AT91F_AIC_ConfigureIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f
AT91F_AIC_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f
AT91F_AIC_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f
AT91F_AIC_IsActive	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f
AT91F_AIC_IsPending	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f
AT91F_AIC_Open	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_Open($/;"	f
AT91F_AIC_SetExceptionVector	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f
AT91F_AIC_Trig	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void  AT91F_AIC_Trig ($/;"	f
AT91F_CAN_CfgBaudrateReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgBaudrateReg ($/;"	f
AT91F_CAN_CfgMessageAcceptanceMaskReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageAcceptanceMaskReg ($/;"	f
AT91F_CAN_CfgMessageCtrlReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageCtrlReg ($/;"	f
AT91F_CAN_CfgMessageDataHigh	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataHigh ($/;"	f
AT91F_CAN_CfgMessageDataLow	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataLow ($/;"	f
AT91F_CAN_CfgMessageIDReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageIDReg ($/;"	f
AT91F_CAN_CfgMessageModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageModeReg ($/;"	f
AT91F_CAN_CfgModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgModeReg ($/;"	f
AT91F_CAN_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPIO (void)$/;"	f
AT91F_CAN_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPMC (void)$/;"	f
AT91F_CAN_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_DisableIt ($/;"	f
AT91F_CAN_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_EnableIt ($/;"	f
AT91F_CAN_GetBaudrate	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetBaudrate ($/;"	f
AT91F_CAN_GetErrorCounter	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetErrorCounter ($/;"	f
AT91F_CAN_GetFamilyID	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetFamilyID ($/;"	f
AT91F_CAN_GetInternalCounter	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInternalCounter ($/;"	f
AT91F_CAN_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInterruptMaskStatus( \/\/ \\return CAN Interrupt Mask Status$/;"	f
AT91F_CAN_GetMessageAcceptanceMaskReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageAcceptanceMaskReg ($/;"	f
AT91F_CAN_GetMessageDataHigh	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataHigh ($/;"	f
AT91F_CAN_GetMessageDataLow	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataLow ($/;"	f
AT91F_CAN_GetMessageIDReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageIDReg ($/;"	f
AT91F_CAN_GetMessageModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageModeReg ($/;"	f
AT91F_CAN_GetMessageStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageStatus ($/;"	f
AT91F_CAN_GetModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetModeReg ($/;"	f
AT91F_CAN_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetStatus( \/\/ \\return CAN Interrupt Status$/;"	f
AT91F_CAN_GetTimestamp	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetTimestamp ($/;"	f
AT91F_CAN_InitAbortRequest	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitAbortRequest ($/;"	f
AT91F_CAN_InitTransferRequest	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitTransferRequest ($/;"	f
AT91F_CAN_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsInterruptMasked($/;"	f
AT91F_CAN_IsStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsStatusSet($/;"	f
AT91F_CAN_Open	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_Open ($/;"	f
AT91F_CKGR_CfgMainOscStartUpTime	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f
AT91F_CKGR_CfgMainOscillatorReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f
AT91F_CKGR_DisableMainOscillator	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f
AT91F_CKGR_EnableMainOscillator	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f
AT91F_CKGR_GetMainClock	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f
AT91F_CKGR_GetMainClockFreqReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f
AT91F_CKGR_GetMainOscillatorReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f
AT91F_DBGU_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f
AT91F_DBGU_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f
AT91F_DBGU_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Status$/;"	f
AT91F_DBGU_InterruptDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f
AT91F_DBGU_InterruptEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f
AT91F_DBGU_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f
AT91F_DisableCAN	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_DisableCAN($/;"	f
AT91F_EMAC_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPIO (void)$/;"	f
AT91F_EMAC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPMC (void)$/;"	f
AT91F_EnableCAN	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_EnableCAN($/;"	f
AT91F_InitMailboxRegisters	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_InitMailboxRegisters(AT91PS_CAN_MB	CAN_Mailbox,$/;"	f
AT91F_MC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f
AT91F_MC_EFC_CfgModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f
AT91F_MC_EFC_ComputeFMCN	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f
AT91F_MC_EFC_GetModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f
AT91F_MC_EFC_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f
AT91F_MC_EFC_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f
AT91F_MC_EFC_IsInterruptSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f
AT91F_MC_EFC_PerformCmd	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f
AT91F_MC_Remap	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_Remap (void)     \/\/  $/;"	f
AT91F_PDC_Close	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Close ($/;"	f
AT91F_PDC_DisableRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f
AT91F_PDC_DisableTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f
AT91F_PDC_EnableRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f
AT91F_PDC_EnableTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f
AT91F_PDC_IsNextRxEmpty	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsNextTxEmpty	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsRxEmpty	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsTxEmpty	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_Open	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Open ($/;"	f
AT91F_PDC_ReceiveFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f
AT91F_PDC_SendFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f
AT91F_PDC_SetNextRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f
AT91F_PDC_SetNextTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f
AT91F_PDC_SetRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetRx ($/;"	f
AT91F_PDC_SetTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetTx ($/;"	f
AT91F_PIOA_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f
AT91F_PIOB_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOB_CfgPMC (void)$/;"	f
AT91F_PIO_A_RegisterSelection	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f
AT91F_PIO_B_RegisterSelection	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f
AT91F_PIO_CfgDirectDrive	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f
AT91F_PIO_CfgInput	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInput($/;"	f
AT91F_PIO_CfgInputFilter	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f
AT91F_PIO_CfgOpendrain	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f
AT91F_PIO_CfgOutput	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f
AT91F_PIO_CfgPeriph	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f
AT91F_PIO_CfgPullup	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f
AT91F_PIO_ClearOutput	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f
AT91F_PIO_Disable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Disable($/;"	f
AT91F_PIO_Enable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Enable($/;"	f
AT91F_PIO_ForceOutput	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f
AT91F_PIO_GetCfgPullup	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup $/;"	f
AT91F_PIO_GetInput	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f
AT91F_PIO_GetInputFilterStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f
AT91F_PIO_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f
AT91F_PIO_GetInterruptStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f
AT91F_PIO_GetMultiDriverStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f
AT91F_PIO_GetOutputDataStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status $/;"	f
AT91F_PIO_GetOutputStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f
AT91F_PIO_GetOutputWriteStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f
AT91F_PIO_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f
AT91F_PIO_Get_AB_RegisterStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f
AT91F_PIO_InputFilterDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f
AT91F_PIO_InputFilterEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f
AT91F_PIO_InterruptDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f
AT91F_PIO_InterruptEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f
AT91F_PIO_IsAB_RegisterSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f
AT91F_PIO_IsCfgPullupStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f
AT91F_PIO_IsInputFilterSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f
AT91F_PIO_IsInputSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f
AT91F_PIO_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f
AT91F_PIO_IsInterruptSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f
AT91F_PIO_IsMultiDriverSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f
AT91F_PIO_IsOutputDataStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f
AT91F_PIO_IsOutputSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f
AT91F_PIO_IsOutputWriteSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f
AT91F_PIO_IsSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsSet($/;"	f
AT91F_PIO_MultiDriverDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f
AT91F_PIO_MultiDriverEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f
AT91F_PIO_OutputDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f
AT91F_PIO_OutputEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f
AT91F_PIO_OutputWriteDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f
AT91F_PIO_OutputWriteEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f
AT91F_PIO_SetOutput	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_SetOutput($/;"	f
AT91F_PITC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITC_CfgPMC (void)$/;"	f
AT91F_PITDisableInt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITDisableInt($/;"	f
AT91F_PITEnableInt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITEnableInt($/;"	f
AT91F_PITGetMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetMode($/;"	f
AT91F_PITGetPIIR	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIIR($/;"	f
AT91F_PITGetPIVR	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIVR($/;"	f
AT91F_PITGetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetStatus($/;"	f
AT91F_PITInit	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITInit($/;"	f
AT91F_PITSetPIV	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PITSetPIV($/;"	f
AT91F_PMC_CfgMCKReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f
AT91F_PMC_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f
AT91F_PMC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f
AT91F_PMC_CfgSysClkDisableReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f
AT91F_PMC_CfgSysClkEnableReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f
AT91F_PMC_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f
AT91F_PMC_DisablePCK	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f
AT91F_PMC_DisablePeriphClock	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f
AT91F_PMC_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f
AT91F_PMC_EnablePCK	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f
AT91F_PMC_EnablePeriphClock	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f
AT91F_PMC_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f
AT91F_PMC_GetMCKReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f
AT91F_PMC_GetMasterClock	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f
AT91F_PMC_GetPeriphClock	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f
AT91F_PMC_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f
AT91F_PMC_GetSysClkStatusReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f
AT91F_PMC_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f
AT91F_PMC_IsStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f
AT91F_PWMC_CH0_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f
AT91F_PWMC_CH1_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f
AT91F_PWMC_CH2_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f
AT91F_PWMC_CH3_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f
AT91F_PWMC_CfgChannel	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f
AT91F_PWMC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f
AT91F_PWMC_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f
AT91F_PWMC_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f
AT91F_PWMC_InterruptDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f
AT91F_PWMC_InterruptEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f
AT91F_PWMC_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f
AT91F_PWMC_IsStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f
AT91F_PWMC_StartChannel	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f
AT91F_PWMC_StopChannel	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f
AT91F_PWMC_UpdateChannel	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f
AT91F_RSTC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTC_CfgPMC (void)$/;"	f
AT91F_RSTGetMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetMode($/;"	f
AT91F_RSTGetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetStatus($/;"	f
AT91F_RSTIsSoftRstActive	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTIsSoftRstActive($/;"	f
AT91F_RSTSetMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSetMode($/;"	f
AT91F_RSTSoftReset	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSoftReset($/;"	f
AT91F_RTTC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTC_CfgPMC (void)$/;"	f
AT91F_RTTClearAlarmINT	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearAlarmINT($/;"	f
AT91F_RTTClearRttIncINT	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearRttIncINT($/;"	f
AT91F_RTTGetAlarmValue	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetAlarmValue($/;"	f
AT91F_RTTGetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetStatus($/;"	f
AT91F_RTTReadValue	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTReadValue($/;"	f
AT91F_RTTRestart	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTRestart($/;"	f
AT91F_RTTSetAlarmINT	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmINT($/;"	f
AT91F_RTTSetAlarmValue	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmValue($/;"	f
AT91F_RTTSetPrescaler	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetPrescaler($/;"	f
AT91F_RTTSetRttIncINT	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetRttIncINT($/;"	f
AT91F_RTTSetTimeBase	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetTimeBase($/;"	f
AT91F_SPI0_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPIO (void)$/;"	f
AT91F_SPI0_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPMC (void)$/;"	f
AT91F_SPI1_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPIO (void)$/;"	f
AT91F_SPI1_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPMC (void)$/;"	f
AT91F_SPI_CfgCs	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f
AT91F_SPI_CfgMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f
AT91F_SPI_CfgPCS	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f
AT91F_SPI_Close	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Close ($/;"	f
AT91F_SPI_Disable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Disable ($/;"	f
AT91F_SPI_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f
AT91F_SPI_Enable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Enable ($/;"	f
AT91F_SPI_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f
AT91F_SPI_GetChar	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_GetChar ($/;"	f
AT91F_SPI_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f
AT91F_SPI_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f
AT91F_SPI_Open	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f
AT91F_SPI_PutChar	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_PutChar ($/;"	f
AT91F_SPI_ReceiveFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f
AT91F_SPI_Reset	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Reset ($/;"	f
AT91F_SPI_SendFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f
AT91F_SSC_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f
AT91F_SSC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f
AT91F_SSC_Configure	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_Configure ($/;"	f
AT91F_SSC_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f
AT91F_SSC_DisableRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f
AT91F_SSC_DisableTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f
AT91F_SSC_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f
AT91F_SSC_EnableRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f
AT91F_SSC_EnableTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f
AT91F_SSC_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f
AT91F_SSC_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f
AT91F_SSC_ReceiveFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f
AT91F_SSC_SendFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f
AT91F_SSC_SetBaudrate	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f
AT91F_TC0_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f
AT91F_TC0_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f
AT91F_TC1_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f
AT91F_TC1_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f
AT91F_TC2_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f
AT91F_TC2_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f
AT91F_TC_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f
AT91F_TC_InterruptDisable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f
AT91F_TC_InterruptEnable	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f
AT91F_TC_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f
AT91F_TDES_CfgModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgModeReg ($/;"	f
AT91F_TDES_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgPMC (void)$/;"	f
AT91F_TDES_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_DisableIt ($/;"	f
AT91F_TDES_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_EnableIt ($/;"	f
AT91F_TDES_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetInterruptMaskStatus( \/\/ \\return TDES Interrupt Mask Status$/;"	f
AT91F_TDES_GetModeReg	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetModeReg ($/;"	f
AT91F_TDES_GetOutputData	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetOutputData ($/;"	f
AT91F_TDES_GetStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetStatus( \/\/ \\return TDES Interrupt Status$/;"	f
AT91F_TDES_InputData	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_InputData ($/;"	f
AT91F_TDES_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsInterruptMasked($/;"	f
AT91F_TDES_IsStatusSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsStatusSet($/;"	f
AT91F_TDES_SetCryptoKey1	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey1 ($/;"	f
AT91F_TDES_SetCryptoKey2	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey2 ($/;"	f
AT91F_TDES_SetCryptoKey3	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey3 ($/;"	f
AT91F_TDES_SetInitializationVector	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetInitializationVector ($/;"	f
AT91F_TDES_SoftReset	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SoftReset ($/;"	f
AT91F_TDES_StartProcessing	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_StartProcessing ($/;"	f
AT91F_TWI_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f
AT91F_TWI_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f
AT91F_TWI_Configure	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI controller$/;"	f
AT91F_TWI_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f
AT91F_TWI_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f
AT91F_TWI_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f
AT91F_TWI_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f
AT91F_UDP_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f
AT91F_UDP_DisableEp	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f
AT91F_UDP_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f
AT91F_UDP_EnableEp	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f
AT91F_UDP_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f
AT91F_UDP_EpClear	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpClear($/;"	f
AT91F_UDP_EpEndOfWr	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f
AT91F_UDP_EpRead	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f
AT91F_UDP_EpSet	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpSet($/;"	f
AT91F_UDP_EpStall	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpStall($/;"	f
AT91F_UDP_EpStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f
AT91F_UDP_EpWrite	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpWrite($/;"	f
AT91F_UDP_GetInterruptMaskStatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f
AT91F_UDP_GetState	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_IsInterruptMasked	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f
AT91F_UDP_ResetEp	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_SetAddress	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f
AT91F_UDP_SetState	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetState ($/;"	f
AT91F_US0_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f
AT91F_US0_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f
AT91F_US1_CfgPIO	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f
AT91F_US1_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f
AT91F_US_Baudrate	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f
AT91F_US_Close	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Close ($/;"	f
AT91F_US_Configure	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Configure ($/;"	f
AT91F_US_DisableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableIt ($/;"	f
AT91F_US_DisableRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableRx ($/;"	f
AT91F_US_DisableTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableTx ($/;"	f
AT91F_US_EnableIt	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableIt ($/;"	f
AT91F_US_EnableRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableRx ($/;"	f
AT91F_US_EnableTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableTx ($/;"	f
AT91F_US_Error	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Error ($/;"	f
AT91F_US_GetChar	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline int AT91F_US_GetChar ($/;"	f
AT91F_US_PutChar	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_PutChar ($/;"	f
AT91F_US_ReceiveFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f
AT91F_US_ResetRx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetRx ($/;"	f
AT91F_US_ResetTx	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetTx ($/;"	f
AT91F_US_RxReady	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f
AT91F_US_SendFrame	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f
AT91F_US_SetBaudrate	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f
AT91F_US_SetIrdaFilter	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f
AT91F_US_SetTimeguard	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f
AT91F_US_TxReady	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f
AT91F_VREG_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_CfgPMC (void)$/;"	f
AT91F_VREG_Disable_LowPowerMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Disable_LowPowerMode($/;"	f
AT91F_VREG_Enable_LowPowerMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Enable_LowPowerMode($/;"	f
AT91F_WDTC_CfgPMC	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTC_CfgPMC (void)$/;"	f
AT91F_WDTGetPeriod	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)$/;"	f
AT91F_WDTRestart	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTRestart($/;"	f
AT91F_WDTSGettatus	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTSGettatus($/;"	f
AT91F_WDTSetMode	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTSetMode($/;"	f
EXTENDED_FORMAT	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	2919;"	d
STANDARD_FORMAT	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	2918;"	d
lib_AT91SAM7X256_H	portable/GCC/ARM7_AT91SAM7S/lib_AT91SAM7X256.h	44;"	d
portENABLE_TIMER	portable/GCC/ARM7_AT91SAM7S/port.c	92;"	d	file:
portINITIAL_SPSR	portable/GCC/ARM7_AT91SAM7S/port.c	86;"	d	file:
portINSTRUCTION_SIZE	portable/GCC/ARM7_AT91SAM7S/port.c	88;"	d	file:
portINTERRUPT_ON_MATCH	portable/GCC/ARM7_AT91SAM7S/port.c	94;"	d	file:
portINT_LEVEL_SENSITIVE	portable/GCC/ARM7_AT91SAM7S/port.c	101;"	d	file:
portNO_CRITICAL_SECTION_NESTING	portable/GCC/ARM7_AT91SAM7S/port.c	89;"	d	file:
portPIT_CLOCK_DIVISOR	portable/GCC/ARM7_AT91SAM7S/port.c	98;"	d	file:
portPIT_COUNTER_VALUE	portable/GCC/ARM7_AT91SAM7S/port.c	99;"	d	file:
portPIT_ENABLE	portable/GCC/ARM7_AT91SAM7S/port.c	102;"	d	file:
portPIT_INT_ENABLE	portable/GCC/ARM7_AT91SAM7S/port.c	103;"	d	file:
portPRESCALE_VALUE	portable/GCC/ARM7_AT91SAM7S/port.c	93;"	d	file:
portRESET_COUNT_ON_MATCH	portable/GCC/ARM7_AT91SAM7S/port.c	95;"	d	file:
portTHUMB_MODE_BIT	portable/GCC/ARM7_AT91SAM7S/port.c	87;"	d	file:
prvSetupTimerInterrupt	portable/GCC/ARM7_AT91SAM7S/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM7_AT91SAM7S/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/ARM7_AT91SAM7S/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM7_AT91SAM7S/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
portCLEAR_VIC_INTERRUPT	portable/GCC/ARM7_AT91SAM7S/portISR.c	88;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/ARM7_AT91SAM7S/portISR.c	91;"	d	file:
portTIMER_MATCH_ISR_BIT	portable/GCC/ARM7_AT91SAM7S/portISR.c	87;"	d	file:
ulCriticalNesting	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vNonPreemptiveTick	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^	void vNonPreemptiveTick( void )$/;"	f
vPortDisableInterruptsFromThumb	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortDisableInterruptsFromThumb( void )$/;"	f
vPortEnableInterruptsFromThumb	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortEnableInterruptsFromThumb( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortExitCritical( void )$/;"	f
vPortISRStartFirstTask	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f
vPortYieldProcessor	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^void vPortYieldProcessor( void )$/;"	f
vPreemptiveTick	portable/GCC/ARM7_AT91SAM7S/portISR.c	/^	void vPreemptiveTick( void )$/;"	f
BaseType_t	portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM7_AT91SAM7S/portmacro.h	90;"	d
StackType_t	portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM7_AT91SAM7S/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ARM7_AT91SAM7S/portmacro.h	113;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM7_AT91SAM7S/portmacro.h	131;"	d
portCHAR	portable/GCC/ARM7_AT91SAM7S/portmacro.h	107;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_AT91SAM7S/portmacro.h	248;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_AT91SAM7S/portmacro.h	253;"	d
portDOUBLE	portable/GCC/ARM7_AT91SAM7S/portmacro.h	109;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_AT91SAM7S/portmacro.h	249;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_AT91SAM7S/portmacro.h	261;"	d
portENTER_CRITICAL	portable/GCC/ARM7_AT91SAM7S/portmacro.h	274;"	d
portEXIT_CRITICAL	portable/GCC/ARM7_AT91SAM7S/portmacro.h	275;"	d
portFLOAT	portable/GCC/ARM7_AT91SAM7S/portmacro.h	108;"	d
portLONG	portable/GCC/ARM7_AT91SAM7S/portmacro.h	110;"	d
portMAX_DELAY	portable/GCC/ARM7_AT91SAM7S/portmacro.h	121;"	d
portMAX_DELAY	portable/GCC/ARM7_AT91SAM7S/portmacro.h	124;"	d
portNOP	portable/GCC/ARM7_AT91SAM7S/portmacro.h	132;"	d
portRESTORE_CONTEXT	portable/GCC/ARM7_AT91SAM7S/portmacro.h	145;"	d
portSAVE_CONTEXT	portable/GCC/ARM7_AT91SAM7S/portmacro.h	182;"	d
portSHORT	portable/GCC/ARM7_AT91SAM7S/portmacro.h	111;"	d
portSTACK_GROWTH	portable/GCC/ARM7_AT91SAM7S/portmacro.h	129;"	d
portSTACK_TYPE	portable/GCC/ARM7_AT91SAM7S/portmacro.h	112;"	d
portTASK_FUNCTION	portable/GCC/ARM7_AT91SAM7S/portmacro.h	280;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM7_AT91SAM7S/portmacro.h	279;"	d
portTICK_PERIOD_MS	portable/GCC/ARM7_AT91SAM7S/portmacro.h	130;"	d
portYIELD	portable/GCC/ARM7_AT91SAM7S/portmacro.h	230;"	d
portYIELD_FROM_ISR	portable/GCC/ARM7_AT91SAM7S/portmacro.h	229;"	d
portENABLE_TIMER	portable/GCC/ARM7_LPC2000/port.c	90;"	d	file:
portINITIAL_SPSR	portable/GCC/ARM7_LPC2000/port.c	84;"	d	file:
portINSTRUCTION_SIZE	portable/GCC/ARM7_LPC2000/port.c	86;"	d	file:
portINTERRUPT_ON_MATCH	portable/GCC/ARM7_LPC2000/port.c	92;"	d	file:
portNO_CRITICAL_SECTION_NESTING	portable/GCC/ARM7_LPC2000/port.c	87;"	d	file:
portPRESCALE_VALUE	portable/GCC/ARM7_LPC2000/port.c	91;"	d	file:
portRESET_COUNT_ON_MATCH	portable/GCC/ARM7_LPC2000/port.c	93;"	d	file:
portTHUMB_MODE_BIT	portable/GCC/ARM7_LPC2000/port.c	85;"	d	file:
portTIMER_VIC_CHANNEL	portable/GCC/ARM7_LPC2000/port.c	96;"	d	file:
portTIMER_VIC_CHANNEL_BIT	portable/GCC/ARM7_LPC2000/port.c	97;"	d	file:
portTIMER_VIC_ENABLE	portable/GCC/ARM7_LPC2000/port.c	98;"	d	file:
prvSetupTimerInterrupt	portable/GCC/ARM7_LPC2000/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM7_LPC2000/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/ARM7_LPC2000/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM7_LPC2000/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
portCLEAR_VIC_INTERRUPT	portable/GCC/ARM7_LPC2000/portISR.c	97;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/ARM7_LPC2000/portISR.c	100;"	d	file:
portTIMER_MATCH_ISR_BIT	portable/GCC/ARM7_LPC2000/portISR.c	96;"	d	file:
ulCriticalNesting	portable/GCC/ARM7_LPC2000/portISR.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vPortDisableInterruptsFromThumb	portable/GCC/ARM7_LPC2000/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f
vPortEnableInterruptsFromThumb	portable/GCC/ARM7_LPC2000/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortExitCritical( void )$/;"	f
vPortISRStartFirstTask	portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f
vPortYieldProcessor	portable/GCC/ARM7_LPC2000/portISR.c	/^void vPortYieldProcessor( void )$/;"	f
vTickISR	portable/GCC/ARM7_LPC2000/portISR.c	/^void vTickISR( void )$/;"	f
BaseType_t	portable/GCC/ARM7_LPC2000/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM7_LPC2000/portmacro.h	67;"	d
StackType_t	portable/GCC/ARM7_LPC2000/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM7_LPC2000/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM7_LPC2000/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM7_LPC2000/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ARM7_LPC2000/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM7_LPC2000/portmacro.h	108;"	d
portCHAR	portable/GCC/ARM7_LPC2000/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_LPC2000/portmacro.h	225;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_LPC2000/portmacro.h	230;"	d
portDOUBLE	portable/GCC/ARM7_LPC2000/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_LPC2000/portmacro.h	226;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_LPC2000/portmacro.h	238;"	d
portENTER_CRITICAL	portable/GCC/ARM7_LPC2000/portmacro.h	251;"	d
portEXIT_CRITICAL	portable/GCC/ARM7_LPC2000/portmacro.h	252;"	d
portFLOAT	portable/GCC/ARM7_LPC2000/portmacro.h	85;"	d
portLONG	portable/GCC/ARM7_LPC2000/portmacro.h	87;"	d
portMAX_DELAY	portable/GCC/ARM7_LPC2000/portmacro.h	101;"	d
portMAX_DELAY	portable/GCC/ARM7_LPC2000/portmacro.h	98;"	d
portNOP	portable/GCC/ARM7_LPC2000/portmacro.h	109;"	d
portRESTORE_CONTEXT	portable/GCC/ARM7_LPC2000/portmacro.h	122;"	d
portSAVE_CONTEXT	portable/GCC/ARM7_LPC2000/portmacro.h	159;"	d
portSHORT	portable/GCC/ARM7_LPC2000/portmacro.h	88;"	d
portSTACK_GROWTH	portable/GCC/ARM7_LPC2000/portmacro.h	106;"	d
portSTACK_TYPE	portable/GCC/ARM7_LPC2000/portmacro.h	89;"	d
portTASK_FUNCTION	portable/GCC/ARM7_LPC2000/portmacro.h	257;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM7_LPC2000/portmacro.h	256;"	d
portTICK_PERIOD_MS	portable/GCC/ARM7_LPC2000/portmacro.h	107;"	d
portYIELD	portable/GCC/ARM7_LPC2000/portmacro.h	207;"	d
portYIELD_FROM_ISR	portable/GCC/ARM7_LPC2000/portmacro.h	206;"	d
portENABLE_TIMER	portable/GCC/ARM7_LPC23xx/port.c	90;"	d	file:
portINITIAL_SPSR	portable/GCC/ARM7_LPC23xx/port.c	84;"	d	file:
portINSTRUCTION_SIZE	portable/GCC/ARM7_LPC23xx/port.c	86;"	d	file:
portINTERRUPT_ON_MATCH	portable/GCC/ARM7_LPC23xx/port.c	92;"	d	file:
portNO_CRITICAL_SECTION_NESTING	portable/GCC/ARM7_LPC23xx/port.c	87;"	d	file:
portPRESCALE_VALUE	portable/GCC/ARM7_LPC23xx/port.c	91;"	d	file:
portRESET_COUNT_ON_MATCH	portable/GCC/ARM7_LPC23xx/port.c	93;"	d	file:
portTHUMB_MODE_BIT	portable/GCC/ARM7_LPC23xx/port.c	85;"	d	file:
portTIMER_VIC_CHANNEL	portable/GCC/ARM7_LPC23xx/port.c	96;"	d	file:
portTIMER_VIC_CHANNEL_BIT	portable/GCC/ARM7_LPC23xx/port.c	97;"	d	file:
portTIMER_VIC_ENABLE	portable/GCC/ARM7_LPC23xx/port.c	98;"	d	file:
prvSetupTimerInterrupt	portable/GCC/ARM7_LPC23xx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM7_LPC23xx/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/ARM7_LPC23xx/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM7_LPC23xx/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
portCLEAR_VIC_INTERRUPT	portable/GCC/ARM7_LPC23xx/portISR.c	79;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/ARM7_LPC23xx/portISR.c	82;"	d	file:
portTIMER_MATCH_ISR_BIT	portable/GCC/ARM7_LPC23xx/portISR.c	78;"	d	file:
ulCriticalNesting	portable/GCC/ARM7_LPC23xx/portISR.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vNonPreemptiveTick	portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vNonPreemptiveTick( void )$/;"	f
vPortDisableInterruptsFromThumb	portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f
vPortEnableInterruptsFromThumb	portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortExitCritical( void )$/;"	f
vPortISRStartFirstTask	portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f
vPortYieldProcessor	portable/GCC/ARM7_LPC23xx/portISR.c	/^void vPortYieldProcessor( void )$/;"	f
vPreemptiveTick	portable/GCC/ARM7_LPC23xx/portISR.c	/^	void vPreemptiveTick( void )$/;"	f
BaseType_t	portable/GCC/ARM7_LPC23xx/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM7_LPC23xx/portmacro.h	90;"	d
StackType_t	portable/GCC/ARM7_LPC23xx/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM7_LPC23xx/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM7_LPC23xx/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM7_LPC23xx/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ARM7_LPC23xx/portmacro.h	113;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM7_LPC23xx/portmacro.h	131;"	d
portCHAR	portable/GCC/ARM7_LPC23xx/portmacro.h	107;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_LPC23xx/portmacro.h	248;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM7_LPC23xx/portmacro.h	253;"	d
portDOUBLE	portable/GCC/ARM7_LPC23xx/portmacro.h	109;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_LPC23xx/portmacro.h	249;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM7_LPC23xx/portmacro.h	261;"	d
portENTER_CRITICAL	portable/GCC/ARM7_LPC23xx/portmacro.h	274;"	d
portEXIT_CRITICAL	portable/GCC/ARM7_LPC23xx/portmacro.h	275;"	d
portFLOAT	portable/GCC/ARM7_LPC23xx/portmacro.h	108;"	d
portLONG	portable/GCC/ARM7_LPC23xx/portmacro.h	110;"	d
portMAX_DELAY	portable/GCC/ARM7_LPC23xx/portmacro.h	121;"	d
portMAX_DELAY	portable/GCC/ARM7_LPC23xx/portmacro.h	124;"	d
portNOP	portable/GCC/ARM7_LPC23xx/portmacro.h	132;"	d
portRESTORE_CONTEXT	portable/GCC/ARM7_LPC23xx/portmacro.h	145;"	d
portSAVE_CONTEXT	portable/GCC/ARM7_LPC23xx/portmacro.h	182;"	d
portSHORT	portable/GCC/ARM7_LPC23xx/portmacro.h	111;"	d
portSTACK_GROWTH	portable/GCC/ARM7_LPC23xx/portmacro.h	129;"	d
portSTACK_TYPE	portable/GCC/ARM7_LPC23xx/portmacro.h	112;"	d
portTASK_FUNCTION	portable/GCC/ARM7_LPC23xx/portmacro.h	280;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM7_LPC23xx/portmacro.h	279;"	d
portTICK_PERIOD_MS	portable/GCC/ARM7_LPC23xx/portmacro.h	130;"	d
portYIELD	portable/GCC/ARM7_LPC23xx/portmacro.h	230;"	d
portYIELD_FROM_ISR	portable/GCC/ARM7_LPC23xx/portmacro.h	229;"	d
FreeRTOS_Tick_Handler	portable/GCC/ARM_CA9/port.c	/^void FreeRTOS_Tick_Handler( void )$/;"	f
configCLEAR_TICK_INTERRUPT	portable/GCC/ARM_CA9/port.c	114;"	d	file:
portAPSR_MODE_BITS_MASK	portable/GCC/ARM_CA9/port.c	143;"	d	file:
portAPSR_USER_MODE	portable/GCC/ARM_CA9/port.c	147;"	d	file:
portBINARY_POINT_BITS	portable/GCC/ARM_CA9/port.c	140;"	d	file:
portBIT_0_SET	portable/GCC/ARM_CA9/port.c	175;"	d	file:
portCLEAR_INTERRUPT_MASK	portable/GCC/ARM_CA9/port.c	164;"	d	file:
portCPU_IRQ_DISABLE	portable/GCC/ARM_CA9/port.c	152;"	d	file:
portCPU_IRQ_ENABLE	portable/GCC/ARM_CA9/port.c	157;"	d	file:
portINITIAL_SPSR	portable/GCC/ARM_CA9/port.c	133;"	d	file:
portINTERRUPT_ENABLE_BIT	portable/GCC/ARM_CA9/port.c	135;"	d	file:
portINTERRUPT_PRIORITY_REGISTER_OFFSET	portable/GCC/ARM_CA9/port.c	173;"	d	file:
portMAX_8_BIT_VALUE	portable/GCC/ARM_CA9/port.c	174;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/ARM_CA9/port.c	119;"	d	file:
portNO_FLOATING_POINT_CONTEXT	portable/GCC/ARM_CA9/port.c	130;"	d	file:
portTHUMB_MODE_ADDRESS	portable/GCC/ARM_CA9/port.c	136;"	d	file:
portTHUMB_MODE_BIT	portable/GCC/ARM_CA9/port.c	134;"	d	file:
portUNMASK_VALUE	portable/GCC/ARM_CA9/port.c	123;"	d	file:
pxPortInitialiseStack	portable/GCC/ARM_CA9/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/GCC/ARM_CA9/port.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
ulICCEOIR	portable/GCC/ARM_CA9/port.c	/^__attribute__(( used )) const uint32_t ulICCEOIR = portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS;$/;"	v
ulICCIAR	portable/GCC/ARM_CA9/port.c	/^__attribute__(( used )) const uint32_t ulICCIAR = portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS;$/;"	v
ulICCPMR	portable/GCC/ARM_CA9/port.c	/^__attribute__(( used )) const uint32_t ulICCPMR	= portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS;$/;"	v
ulMaxAPIPriorityMask	portable/GCC/ARM_CA9/port.c	/^__attribute__(( used )) const uint32_t ulMaxAPIPriorityMask = ( configMAX_API_CALL_INTERRUPT_PRIORITY << portPRIORITY_SHIFT );$/;"	v
ulPortInterruptNesting	portable/GCC/ARM_CA9/port.c	/^uint32_t ulPortInterruptNesting = 0UL;$/;"	v
ulPortSetInterruptMask	portable/GCC/ARM_CA9/port.c	/^uint32_t ulPortSetInterruptMask( void )$/;"	f
ulPortTaskHasFPUContext	portable/GCC/ARM_CA9/port.c	/^uint32_t ulPortTaskHasFPUContext = pdFALSE;$/;"	v
ulPortYieldRequired	portable/GCC/ARM_CA9/port.c	/^uint32_t ulPortYieldRequired = pdFALSE;$/;"	v
vPortClearInterruptMask	portable/GCC/ARM_CA9/port.c	/^void vPortClearInterruptMask( uint32_t ulNewMaskValue )$/;"	f
vPortEndScheduler	portable/GCC/ARM_CA9/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM_CA9/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM_CA9/port.c	/^void vPortExitCritical( void )$/;"	f
vPortTaskUsesFPU	portable/GCC/ARM_CA9/port.c	/^void vPortTaskUsesFPU( void )$/;"	f
vPortValidateInterruptPriority	portable/GCC/ARM_CA9/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM_CA9/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
FreeRTOS_IRQ_Handler	portable/GCC/ARM_CA9/portASM.S	/^FreeRTOS_IRQ_Handler:$/;"	l
FreeRTOS_SWI_Handler	portable/GCC/ARM_CA9/portASM.S	/^FreeRTOS_SWI_Handler:$/;"	l
exit_without_switch	portable/GCC/ARM_CA9/portASM.S	/^exit_without_switch:$/;"	l
pxCurrentTCBConst	portable/GCC/ARM_CA9/portASM.S	/^pxCurrentTCBConst: .word pxCurrentTCB$/;"	l
switch_before_exit	portable/GCC/ARM_CA9/portASM.S	/^switch_before_exit:$/;"	l
ulCriticalNestingConst	portable/GCC/ARM_CA9/portASM.S	/^ulCriticalNestingConst: .word ulCriticalNesting$/;"	l
ulICCEOIRConst	portable/GCC/ARM_CA9/portASM.S	/^ulICCEOIRConst:	.word ulICCEOIR$/;"	l
ulICCIARConst	portable/GCC/ARM_CA9/portASM.S	/^ulICCIARConst:	.word ulICCIAR$/;"	l
ulICCPMRConst	portable/GCC/ARM_CA9/portASM.S	/^ulICCPMRConst: .word ulICCPMR$/;"	l
ulMaxAPIPriorityMaskConst	portable/GCC/ARM_CA9/portASM.S	/^ulMaxAPIPriorityMaskConst: .word ulMaxAPIPriorityMask$/;"	l
ulPortInterruptNestingConst	portable/GCC/ARM_CA9/portASM.S	/^ulPortInterruptNestingConst: .word ulPortInterruptNesting$/;"	l
ulPortTaskHasFPUContextConst	portable/GCC/ARM_CA9/portASM.S	/^ulPortTaskHasFPUContextConst: .word ulPortTaskHasFPUContext$/;"	l
vApplicationIRQHandlerConst	portable/GCC/ARM_CA9/portASM.S	/^vApplicationIRQHandlerConst: .word vApplicationIRQHandler$/;"	l
vPortRestoreTaskContext	portable/GCC/ARM_CA9/portASM.S	/^vPortRestoreTaskContext:$/;"	l
vTaskSwitchContextConst	portable/GCC/ARM_CA9/portASM.S	/^vTaskSwitchContextConst: .word vTaskSwitchContext$/;"	l
BaseType_t	portable/GCC/ARM_CA9/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM_CA9/portmacro.h	67;"	d
StackType_t	portable/GCC/ARM_CA9/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM_CA9/portmacro.h	/^typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM_CA9/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/GCC/ARM_CA9/portmacro.h	178;"	d
portBASE_TYPE	portable/GCC/ARM_CA9/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM_CA9/portmacro.h	104;"	d
portCHAR	portable/GCC/ARM_CA9/portmacro.h	84;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CA9/portmacro.h	141;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM_CA9/portmacro.h	138;"	d
portDOUBLE	portable/GCC/ARM_CA9/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM_CA9/portmacro.h	139;"	d
portEND_SWITCHING_ISR	portable/GCC/ARM_CA9/portmacro.h	111;"	d
portENTER_CRITICAL	portable/GCC/ARM_CA9/portmacro.h	136;"	d
portEXIT_CRITICAL	portable/GCC/ARM_CA9/portmacro.h	137;"	d
portFLOAT	portable/GCC/ARM_CA9/portmacro.h	85;"	d
portGET_HIGHEST_PRIORITY	portable/GCC/ARM_CA9/portmacro.h	172;"	d
portICCBPR_BINARY_POINT_OFFSET	portable/GCC/ARM_CA9/portmacro.h	214;"	d
portICCBPR_BINARY_POINT_REGISTER	portable/GCC/ARM_CA9/portmacro.h	222;"	d
portICCEOIR_END_OF_INTERRUPT_OFFSET	portable/GCC/ARM_CA9/portmacro.h	213;"	d
portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS	portable/GCC/ARM_CA9/portmacro.h	220;"	d
portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET	portable/GCC/ARM_CA9/portmacro.h	212;"	d
portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS	portable/GCC/ARM_CA9/portmacro.h	219;"	d
portICCPMR_PRIORITY_MASK_OFFSET	portable/GCC/ARM_CA9/portmacro.h	211;"	d
portICCPMR_PRIORITY_MASK_REGISTER	portable/GCC/ARM_CA9/portmacro.h	218;"	d
portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS	portable/GCC/ARM_CA9/portmacro.h	221;"	d
portICCRPR_RUNNING_PRIORITY_OFFSET	portable/GCC/ARM_CA9/portmacro.h	215;"	d
portICCRPR_RUNNING_PRIORITY_REGISTER	portable/GCC/ARM_CA9/portmacro.h	223;"	d
portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS	portable/GCC/ARM_CA9/portmacro.h	217;"	d
portLONG	portable/GCC/ARM_CA9/portmacro.h	87;"	d
portLOWEST_INTERRUPT_PRIORITY	portable/GCC/ARM_CA9/portmacro.h	160;"	d
portLOWEST_USABLE_INTERRUPT_PRIORITY	portable/GCC/ARM_CA9/portmacro.h	161;"	d
portMAX_BINARY_POINT_VALUE	portable/GCC/ARM_CA9/portmacro.h	193;"	d
portMAX_BINARY_POINT_VALUE	portable/GCC/ARM_CA9/portmacro.h	196;"	d
portMAX_BINARY_POINT_VALUE	portable/GCC/ARM_CA9/portmacro.h	199;"	d
portMAX_BINARY_POINT_VALUE	portable/GCC/ARM_CA9/portmacro.h	202;"	d
portMAX_BINARY_POINT_VALUE	portable/GCC/ARM_CA9/portmacro.h	205;"	d
portMAX_DELAY	portable/GCC/ARM_CA9/portmacro.h	97;"	d
portNOP	portable/GCC/ARM_CA9/portmacro.h	181;"	d
portPRIORITY_SHIFT	portable/GCC/ARM_CA9/portmacro.h	192;"	d
portPRIORITY_SHIFT	portable/GCC/ARM_CA9/portmacro.h	195;"	d
portPRIORITY_SHIFT	portable/GCC/ARM_CA9/portmacro.h	198;"	d
portPRIORITY_SHIFT	portable/GCC/ARM_CA9/portmacro.h	201;"	d
portPRIORITY_SHIFT	portable/GCC/ARM_CA9/portmacro.h	204;"	d
portRECORD_READY_PRIORITY	portable/GCC/ARM_CA9/portmacro.h	167;"	d
portRESET_READY_PRIORITY	portable/GCC/ARM_CA9/portmacro.h	168;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CA9/portmacro.h	140;"	d
portSHORT	portable/GCC/ARM_CA9/portmacro.h	88;"	d
portSTACK_GROWTH	portable/GCC/ARM_CA9/portmacro.h	102;"	d
portSTACK_TYPE	portable/GCC/ARM_CA9/portmacro.h	89;"	d
portTASK_FUNCTION	portable/GCC/ARM_CA9/portmacro.h	149;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM_CA9/portmacro.h	148;"	d
portTASK_USES_FLOATING_POINT	portable/GCC/ARM_CA9/portmacro.h	158;"	d
portTICK_PERIOD_MS	portable/GCC/ARM_CA9/portmacro.h	103;"	d
portYIELD	portable/GCC/ARM_CA9/portmacro.h	122;"	d
portYIELD_FROM_ISR	portable/GCC/ARM_CA9/portmacro.h	121;"	d
portINITIAL_XPSR	portable/GCC/ARM_CM0/port.c	88;"	d	file:
portMIN_INTERRUPT_PRIORITY	portable/GCC/ARM_CM0/port.c	83;"	d	file:
portNVIC_INT_CTRL	portable/GCC/ARM_CM0/port.c	77;"	d	file:
portNVIC_PENDSVSET	portable/GCC/ARM_CM0/port.c	82;"	d	file:
portNVIC_PENDSV_PRI	portable/GCC/ARM_CM0/port.c	84;"	d	file:
portNVIC_SYSPRI2	portable/GCC/ARM_CM0/port.c	78;"	d	file:
portNVIC_SYSTICK_CLK	portable/GCC/ARM_CM0/port.c	79;"	d	file:
portNVIC_SYSTICK_CTRL	portable/GCC/ARM_CM0/port.c	75;"	d	file:
portNVIC_SYSTICK_ENABLE	portable/GCC/ARM_CM0/port.c	81;"	d	file:
portNVIC_SYSTICK_INT	portable/GCC/ARM_CM0/port.c	80;"	d	file:
portNVIC_SYSTICK_LOAD	portable/GCC/ARM_CM0/port.c	76;"	d	file:
portNVIC_SYSTICK_PRI	portable/GCC/ARM_CM0/port.c	85;"	d	file:
portTASK_RETURN_ADDRESS	portable/GCC/ARM_CM0/port.c	94;"	d	file:
portTASK_RETURN_ADDRESS	portable/GCC/ARM_CM0/port.c	96;"	d	file:
prvSetupTimerInterrupt	portable/GCC/ARM_CM0/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f
prvTaskExitError	portable/GCC/ARM_CM0/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM_CM0/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulSetInterruptMaskFromISR	portable/GCC/ARM_CM0/port.c	/^uint32_t ulSetInterruptMaskFromISR( void )$/;"	f
uxCriticalNesting	portable/GCC/ARM_CM0/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vClearInterruptMaskFromISR	portable/GCC/ARM_CM0/port.c	/^void vClearInterruptMaskFromISR( uint32_t ulMask )$/;"	f
vPortEndScheduler	portable/GCC/ARM_CM0/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM_CM0/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM_CM0/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSVCHandler	portable/GCC/ARM_CM0/port.c	/^void vPortSVCHandler( void )$/;"	f
vPortStartFirstTask	portable/GCC/ARM_CM0/port.c	/^void vPortStartFirstTask( void )$/;"	f
vPortYield	portable/GCC/ARM_CM0/port.c	/^void vPortYield( void )$/;"	f
xPortPendSVHandler	portable/GCC/ARM_CM0/port.c	/^void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM_CM0/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/GCC/ARM_CM0/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/GCC/ARM_CM0/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM_CM0/portmacro.h	68;"	d
StackType_t	portable/GCC/ARM_CM0/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM0/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM0/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM_CM0/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ARM_CM0/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM_CM0/portmacro.h	109;"	d
portCHAR	portable/GCC/ARM_CM0/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM0/portmacro.h	130;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM_CM0/portmacro.h	131;"	d
portDOUBLE	portable/GCC/ARM_CM0/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM_CM0/portmacro.h	132;"	d
portEND_SWITCHING_ISR	portable/GCC/ARM_CM0/portmacro.h	118;"	d
portENTER_CRITICAL	portable/GCC/ARM_CM0/portmacro.h	133;"	d
portEXIT_CRITICAL	portable/GCC/ARM_CM0/portmacro.h	134;"	d
portFLOAT	portable/GCC/ARM_CM0/portmacro.h	86;"	d
portLONG	portable/GCC/ARM_CM0/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/ARM_CM0/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/ARM_CM0/portmacro.h	99;"	d
portNOP	portable/GCC/ARM_CM0/portmacro.h	142;"	d
portNVIC_INT_CTRL_REG	portable/GCC/ARM_CM0/portmacro.h	115;"	d
portNVIC_PENDSVSET_BIT	portable/GCC/ARM_CM0/portmacro.h	116;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM0/portmacro.h	129;"	d
portSHORT	portable/GCC/ARM_CM0/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/ARM_CM0/portmacro.h	107;"	d
portSTACK_TYPE	portable/GCC/ARM_CM0/portmacro.h	90;"	d
portTASK_FUNCTION	portable/GCC/ARM_CM0/portmacro.h	140;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM_CM0/portmacro.h	139;"	d
portTICK_PERIOD_MS	portable/GCC/ARM_CM0/portmacro.h	108;"	d
portYIELD	portable/GCC/ARM_CM0/portmacro.h	117;"	d
portYIELD_FROM_ISR	portable/GCC/ARM_CM0/portmacro.h	119;"	d
configKERNEL_INTERRUPT_PRIORITY	portable/GCC/ARM_CM3/port.c	78;"	d	file:
configSYSTICK_CLOCK_HZ	portable/GCC/ARM_CM3/port.c	82;"	d	file:
pcInterruptPriorityRegisters	portable/GCC/ARM_CM3/port.c	/^	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;$/;"	v	file:
portAIRCR_REG	portable/GCC/ARM_CM3/port.c	109;"	d	file:
portFIRST_USER_INTERRUPT_NUMBER	portable/GCC/ARM_CM3/port.c	107;"	d	file:
portINITIAL_XPSR	portable/GCC/ARM_CM3/port.c	117;"	d	file:
portMAX_24_BIT_NUMBER	portable/GCC/ARM_CM3/port.c	120;"	d	file:
portMAX_8_BIT_VALUE	portable/GCC/ARM_CM3/port.c	110;"	d	file:
portMAX_PRIGROUP_BITS	portable/GCC/ARM_CM3/port.c	112;"	d	file:
portMISSED_COUNTS_FACTOR	portable/GCC/ARM_CM3/port.c	125;"	d	file:
portNVIC_IP_REGISTERS_OFFSET_16	portable/GCC/ARM_CM3/port.c	108;"	d	file:
portNVIC_PENDSVCLEAR_BIT	portable/GCC/ARM_CM3/port.c	100;"	d	file:
portNVIC_PENDSV_PRI	portable/GCC/ARM_CM3/port.c	103;"	d	file:
portNVIC_PEND_SYSTICK_CLEAR_BIT	portable/GCC/ARM_CM3/port.c	101;"	d	file:
portNVIC_SYSPRI2_REG	portable/GCC/ARM_CM3/port.c	95;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/GCC/ARM_CM3/port.c	84;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/GCC/ARM_CM3/port.c	88;"	d	file:
portNVIC_SYSTICK_COUNT_FLAG_BIT	portable/GCC/ARM_CM3/port.c	99;"	d	file:
portNVIC_SYSTICK_CTRL_REG	portable/GCC/ARM_CM3/port.c	92;"	d	file:
portNVIC_SYSTICK_CURRENT_VALUE_REG	portable/GCC/ARM_CM3/port.c	94;"	d	file:
portNVIC_SYSTICK_ENABLE_BIT	portable/GCC/ARM_CM3/port.c	98;"	d	file:
portNVIC_SYSTICK_INT_BIT	portable/GCC/ARM_CM3/port.c	97;"	d	file:
portNVIC_SYSTICK_LOAD_REG	portable/GCC/ARM_CM3/port.c	93;"	d	file:
portNVIC_SYSTICK_PRI	portable/GCC/ARM_CM3/port.c	104;"	d	file:
portPRIGROUP_SHIFT	portable/GCC/ARM_CM3/port.c	114;"	d	file:
portPRIORITY_GROUP_MASK	portable/GCC/ARM_CM3/port.c	113;"	d	file:
portTASK_RETURN_ADDRESS	portable/GCC/ARM_CM3/port.c	131;"	d	file:
portTASK_RETURN_ADDRESS	portable/GCC/ARM_CM3/port.c	133;"	d	file:
portTOP_BIT_OF_BYTE	portable/GCC/ARM_CM3/port.c	111;"	d	file:
prvPortStartFirstTask	portable/GCC/ARM_CM3/port.c	/^static void prvPortStartFirstTask( void )$/;"	f	file:
prvTaskExitError	portable/GCC/ARM_CM3/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM_CM3/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucMaxSysCallPriority	portable/GCC/ARM_CM3/port.c	/^	 static uint8_t ucMaxSysCallPriority = 0;$/;"	v	file:
ulMaxPRIGROUPValue	portable/GCC/ARM_CM3/port.c	/^	 static uint32_t ulMaxPRIGROUPValue = 0;$/;"	v	file:
ulPortSetInterruptMask	portable/GCC/ARM_CM3/port.c	/^__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )$/;"	f
ulStoppedTimerCompensation	portable/GCC/ARM_CM3/port.c	/^	static uint32_t ulStoppedTimerCompensation = 0;$/;"	v	file:
ulTimerCountsForOneTick	portable/GCC/ARM_CM3/port.c	/^	static uint32_t ulTimerCountsForOneTick = 0;$/;"	v	file:
uxCriticalNesting	portable/GCC/ARM_CM3/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortClearInterruptMask	portable/GCC/ARM_CM3/port.c	/^__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )$/;"	f
vPortEndScheduler	portable/GCC/ARM_CM3/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM_CM3/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM_CM3/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSVCHandler	portable/GCC/ARM_CM3/port.c	/^void vPortSVCHandler( void )$/;"	f
vPortSetupTimerInterrupt	portable/GCC/ARM_CM3/port.c	/^__attribute__(( weak )) void vPortSetupTimerInterrupt( void )$/;"	f
vPortSuppressTicksAndSleep	portable/GCC/ARM_CM3/port.c	/^	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortValidateInterruptPriority	portable/GCC/ARM_CM3/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
vPortYield	portable/GCC/ARM_CM3/port.c	/^void vPortYield( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/GCC/ARM_CM3/port.c	/^	static uint32_t xMaximumPossibleSuppressedTicks = 0;$/;"	v	file:
xPortPendSVHandler	portable/GCC/ARM_CM3/port.c	/^void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM_CM3/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/GCC/ARM_CM3/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/GCC/ARM_CM3/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM_CM3/portmacro.h	68;"	d
StackType_t	portable/GCC/ARM_CM3/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM3/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM3/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM_CM3/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/GCC/ARM_CM3/portmacro.h	180;"	d
portBASE_TYPE	portable/GCC/ARM_CM3/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM_CM3/portmacro.h	109;"	d
portCHAR	portable/GCC/ARM_CM3/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM3/portmacro.h	128;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM_CM3/portmacro.h	129;"	d
portDOUBLE	portable/GCC/ARM_CM3/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM_CM3/portmacro.h	130;"	d
portEND_SWITCHING_ISR	portable/GCC/ARM_CM3/portmacro.h	118;"	d
portENTER_CRITICAL	portable/GCC/ARM_CM3/portmacro.h	131;"	d
portEXIT_CRITICAL	portable/GCC/ARM_CM3/portmacro.h	132;"	d
portFLOAT	portable/GCC/ARM_CM3/portmacro.h	86;"	d
portGET_HIGHEST_PRIORITY	portable/GCC/ARM_CM3/portmacro.h	172;"	d
portLONG	portable/GCC/ARM_CM3/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/ARM_CM3/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/ARM_CM3/portmacro.h	99;"	d
portNOP	portable/GCC/ARM_CM3/portmacro.h	184;"	d
portNVIC_INT_CTRL_REG	portable/GCC/ARM_CM3/portmacro.h	115;"	d
portNVIC_PENDSVSET_BIT	portable/GCC/ARM_CM3/portmacro.h	116;"	d
portRECORD_READY_PRIORITY	portable/GCC/ARM_CM3/portmacro.h	167;"	d
portRESET_READY_PRIORITY	portable/GCC/ARM_CM3/portmacro.h	168;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM3/portmacro.h	127;"	d
portSHORT	portable/GCC/ARM_CM3/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/ARM_CM3/portmacro.h	107;"	d
portSTACK_TYPE	portable/GCC/ARM_CM3/portmacro.h	90;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/GCC/ARM_CM3/portmacro.h	145;"	d
portTASK_FUNCTION	portable/GCC/ARM_CM3/portmacro.h	139;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM_CM3/portmacro.h	138;"	d
portTICK_PERIOD_MS	portable/GCC/ARM_CM3/portmacro.h	108;"	d
portYIELD	portable/GCC/ARM_CM3/portmacro.h	117;"	d
portYIELD_FROM_ISR	portable/GCC/ARM_CM3/portmacro.h	119;"	d
ucPortCountLeadingZeros	portable/GCC/ARM_CM3/portmacro.h	/^	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )$/;"	f
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/GCC/ARM_CM3_MPU/port.c	73;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/GCC/ARM_CM3_MPU/port.c	80;"	d	file:
MPU_eTaskGetState	portable/GCC/ARM_CM3_MPU/port.c	/^	eTaskState MPU_eTaskGetState( TaskHandle_t pxTask )$/;"	f
MPU_pvPortMalloc	portable/GCC/ARM_CM3_MPU/port.c	/^void *MPU_pvPortMalloc( size_t xSize )$/;"	f
MPU_uxQueueMessagesWaiting	portable/GCC/ARM_CM3_MPU/port.c	/^UBaseType_t MPU_uxQueueMessagesWaiting( const QueueHandle_t pxQueue )$/;"	f
MPU_uxTaskGetNumberOfTasks	portable/GCC/ARM_CM3_MPU/port.c	/^UBaseType_t MPU_uxTaskGetNumberOfTasks( void )$/;"	f
MPU_uxTaskGetStackHighWaterMark	portable/GCC/ARM_CM3_MPU/port.c	/^	UBaseType_t MPU_uxTaskGetStackHighWaterMark( TaskHandle_t xTask )$/;"	f
MPU_uxTaskGetSystemState	portable/GCC/ARM_CM3_MPU/port.c	/^	UBaseType_t MPU_uxTaskGetSystemState( TaskStatus_t *pxTaskStatusArray, UBaseType_t uxArraySize, uint32_t *pulTotalRunTime )$/;"	f
MPU_uxTaskPriorityGet	portable/GCC/ARM_CM3_MPU/port.c	/^	UBaseType_t MPU_uxTaskPriorityGet( TaskHandle_t pxTask )$/;"	f
MPU_vPortFree	portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vPortFree( void *pv )$/;"	f
MPU_vPortInitialiseBlocks	portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vPortInitialiseBlocks( void )$/;"	f
MPU_vQueueAddToRegistry	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vQueueAddToRegistry( QueueHandle_t xQueue, char *pcName )$/;"	f
MPU_vQueueDelete	portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vQueueDelete( QueueHandle_t xQueue )$/;"	f
MPU_vTaskAllocateMPURegions	portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vTaskAllocateMPURegions( TaskHandle_t xTask, const MemoryRegion_t * const xRegions )$/;"	f
MPU_vTaskDelay	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskDelay( TickType_t xTicksToDelay )$/;"	f
MPU_vTaskDelayUntil	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, TickType_t xTimeIncrement )$/;"	f
MPU_vTaskDelete	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskDelete( TaskHandle_t pxTaskToDelete )$/;"	f
MPU_vTaskGetRunTimeStats	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskGetRunTimeStats( char *pcWriteBuffer )$/;"	f
MPU_vTaskList	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskList( char *pcWriteBuffer )$/;"	f
MPU_vTaskPrioritySet	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskPrioritySet( TaskHandle_t pxTask, UBaseType_t uxNewPriority )$/;"	f
MPU_vTaskResume	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskResume( TaskHandle_t pxTaskToResume )$/;"	f
MPU_vTaskSetApplicationTaskTag	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskSetApplicationTaskTag( TaskHandle_t xTask, TaskHookFunction_t pxTagValue )$/;"	f
MPU_vTaskSuspend	portable/GCC/ARM_CM3_MPU/port.c	/^	void MPU_vTaskSuspend( TaskHandle_t pxTaskToSuspend )$/;"	f
MPU_vTaskSuspendAll	portable/GCC/ARM_CM3_MPU/port.c	/^void MPU_vTaskSuspendAll( void )$/;"	f
MPU_xPortGetFreeHeapSize	portable/GCC/ARM_CM3_MPU/port.c	/^size_t MPU_xPortGetFreeHeapSize( void )$/;"	f
MPU_xQueueAddToSet	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )$/;"	f
MPU_xQueueAltGenericReceive	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xQueueAltGenericReceive( QueueHandle_t pxQueue, void * const pvBuffer, TickType_t xTicksToWait, BaseType_t xJustPeeking )$/;"	f
MPU_xQueueAltGenericSend	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xQueueAltGenericSend( QueueHandle_t pxQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, BaseType_t xCopyPosition )$/;"	f
MPU_xQueueCreateCountingSemaphore	portable/GCC/ARM_CM3_MPU/port.c	/^	QueueHandle_t MPU_xQueueCreateCountingSemaphore( UBaseType_t uxCountValue, UBaseType_t uxInitialCount )$/;"	f
MPU_xQueueCreateMutex	portable/GCC/ARM_CM3_MPU/port.c	/^	QueueHandle_t MPU_xQueueCreateMutex( void )$/;"	f
MPU_xQueueCreateSet	portable/GCC/ARM_CM3_MPU/port.c	/^	QueueSetHandle_t MPU_xQueueCreateSet( UBaseType_t uxEventQueueLength )$/;"	f
MPU_xQueueGenericCreate	portable/GCC/ARM_CM3_MPU/port.c	/^QueueHandle_t MPU_xQueueGenericCreate( UBaseType_t uxQueueLength, UBaseType_t uxItemSize, uint8_t ucQueueType )$/;"	f
MPU_xQueueGenericReceive	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t MPU_xQueueGenericReceive( QueueHandle_t pxQueue, void * const pvBuffer, TickType_t xTicksToWait, BaseType_t xJustPeeking )$/;"	f
MPU_xQueueGenericReset	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t MPU_xQueueGenericReset( QueueHandle_t pxQueue, BaseType_t xNewQueue )$/;"	f
MPU_xQueueGenericSend	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t MPU_xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, BaseType_t xCopyPosition )$/;"	f
MPU_xQueueGiveMutexRecursive	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xQueueGiveMutexRecursive( QueueHandle_t xMutex )$/;"	f
MPU_xQueuePeekFromISR	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t MPU_xQueuePeekFromISR( QueueHandle_t pxQueue, void * const pvBuffer )$/;"	f
MPU_xQueueRemoveFromSet	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xQueueRemoveFromSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )$/;"	f
MPU_xQueueSelectFromSet	portable/GCC/ARM_CM3_MPU/port.c	/^	QueueSetMemberHandle_t MPU_xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t xBlockTimeTicks )$/;"	f
MPU_xQueueTakeMutexRecursive	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xBlockTime )$/;"	f
MPU_xTaskCallApplicationTaskHook	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xTaskCallApplicationTaskHook( TaskHandle_t xTask, void *pvParameter )$/;"	f
MPU_xTaskGenericCreate	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t MPU_xTaskGenericCreate( TaskFunction_t pvTaskCode, const char * const pcName, uint16_t usStackDepth, void *pvParameters, UBaseType_t uxPriority, TaskHandle_t *pxCreatedTask, StackType_t *puxStackBuffer, const MemoryRegion_t * const xRegions )$/;"	f
MPU_xTaskGetApplicationTaskTag	portable/GCC/ARM_CM3_MPU/port.c	/^	TaskHookFunction_t MPU_xTaskGetApplicationTaskTag( TaskHandle_t xTask )$/;"	f
MPU_xTaskGetCurrentTaskHandle	portable/GCC/ARM_CM3_MPU/port.c	/^	TaskHandle_t MPU_xTaskGetCurrentTaskHandle( void )$/;"	f
MPU_xTaskGetIdleTaskHandle	portable/GCC/ARM_CM3_MPU/port.c	/^	TaskHandle_t MPU_xTaskGetIdleTaskHandle( void )$/;"	f
MPU_xTaskGetSchedulerState	portable/GCC/ARM_CM3_MPU/port.c	/^	BaseType_t MPU_xTaskGetSchedulerState( void )$/;"	f
MPU_xTaskGetTickCount	portable/GCC/ARM_CM3_MPU/port.c	/^TickType_t MPU_xTaskGetTickCount( void )$/;"	f
MPU_xTaskResumeAll	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t MPU_xTaskResumeAll( void )$/;"	f
portEXPECTED_MPU_TYPE_VALUE	portable/GCC/ARM_CM3_MPU/port.c	95;"	d	file:
portINITIAL_CONTROL_IF_PRIVILEGED	portable/GCC/ARM_CM3_MPU/port.c	115;"	d	file:
portINITIAL_CONTROL_IF_UNPRIVILEGED	portable/GCC/ARM_CM3_MPU/port.c	114;"	d	file:
portINITIAL_XPSR	portable/GCC/ARM_CM3_MPU/port.c	113;"	d	file:
portMPU_BACKGROUND_ENABLE	portable/GCC/ARM_CM3_MPU/port.c	97;"	d	file:
portMPU_CTRL	portable/GCC/ARM_CM3_MPU/port.c	94;"	d	file:
portMPU_ENABLE	portable/GCC/ARM_CM3_MPU/port.c	96;"	d	file:
portMPU_REGION_ATTRIBUTE	portable/GCC/ARM_CM3_MPU/port.c	93;"	d	file:
portMPU_REGION_BASE_ADDRESS	portable/GCC/ARM_CM3_MPU/port.c	92;"	d	file:
portMPU_REGION_ENABLE	portable/GCC/ARM_CM3_MPU/port.c	100;"	d	file:
portMPU_REGION_VALID	portable/GCC/ARM_CM3_MPU/port.c	99;"	d	file:
portMPU_TYPE	portable/GCC/ARM_CM3_MPU/port.c	91;"	d	file:
portNVIC_MEM_FAULT_ENABLE	portable/GCC/ARM_CM3_MPU/port.c	88;"	d	file:
portNVIC_PENDSV_PRI	portable/GCC/ARM_CM3_MPU/port.c	108;"	d	file:
portNVIC_SVC_PRI	portable/GCC/ARM_CM3_MPU/port.c	110;"	d	file:
portNVIC_SYSPRI1	portable/GCC/ARM_CM3_MPU/port.c	86;"	d	file:
portNVIC_SYSPRI2	portable/GCC/ARM_CM3_MPU/port.c	85;"	d	file:
portNVIC_SYSTICK_CLK	portable/GCC/ARM_CM3_MPU/port.c	105;"	d	file:
portNVIC_SYSTICK_CTRL	portable/GCC/ARM_CM3_MPU/port.c	83;"	d	file:
portNVIC_SYSTICK_ENABLE	portable/GCC/ARM_CM3_MPU/port.c	107;"	d	file:
portNVIC_SYSTICK_INT	portable/GCC/ARM_CM3_MPU/port.c	106;"	d	file:
portNVIC_SYSTICK_LOAD	portable/GCC/ARM_CM3_MPU/port.c	84;"	d	file:
portNVIC_SYSTICK_PRI	portable/GCC/ARM_CM3_MPU/port.c	109;"	d	file:
portNVIC_SYS_CTRL_STATE	portable/GCC/ARM_CM3_MPU/port.c	87;"	d	file:
portOFFSET_TO_PC	portable/GCC/ARM_CM3_MPU/port.c	118;"	d	file:
portPERIPHERALS_END_ADDRESS	portable/GCC/ARM_CM3_MPU/port.c	102;"	d	file:
portPERIPHERALS_START_ADDRESS	portable/GCC/ARM_CM3_MPU/port.c	101;"	d	file:
portPRIVILEGED_EXECUTION_START_ADDRESS	portable/GCC/ARM_CM3_MPU/port.c	98;"	d	file:
portRESET_PRIVILEGE	portable/GCC/ARM_CM3_MPU/port.c	121;"	d	file:
prvGetMPURegionSizeSetting	portable/GCC/ARM_CM3_MPU/port.c	/^static uint32_t prvGetMPURegionSizeSetting( uint32_t ulActualSizeInBytes )$/;"	f	file:
prvRaisePrivilege	portable/GCC/ARM_CM3_MPU/port.c	/^static BaseType_t prvRaisePrivilege( void )$/;"	f	file:
prvRestoreContextOfFirstTask	portable/GCC/ARM_CM3_MPU/port.c	/^static void prvRestoreContextOfFirstTask( void )$/;"	f	file:
prvSVCHandler	portable/GCC/ARM_CM3_MPU/port.c	/^static void prvSVCHandler(	uint32_t *pulParam )$/;"	f	file:
prvSetupMPU	portable/GCC/ARM_CM3_MPU/port.c	/^static void prvSetupMPU( void )$/;"	f	file:
prvSetupTimerInterrupt	portable/GCC/ARM_CM3_MPU/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM_CM3_MPU/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged )$/;"	f
uxCriticalNesting	portable/GCC/ARM_CM3_MPU/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortEndScheduler	portable/GCC/ARM_CM3_MPU/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM_CM3_MPU/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM_CM3_MPU/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSVCHandler	portable/GCC/ARM_CM3_MPU/port.c	/^void vPortSVCHandler( void )$/;"	f
vPortStoreTaskMPUSettings	portable/GCC/ARM_CM3_MPU/port.c	/^void vPortStoreTaskMPUSettings( xMPU_SETTINGS *xMPUSettings, const struct xMEMORY_REGION * const xRegions, StackType_t *pxBottomOfStack, uint16_t usStackDepth )$/;"	f
xPortPendSVHandler	portable/GCC/ARM_CM3_MPU/port.c	/^void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM_CM3_MPU/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/GCC/ARM_CM3_MPU/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef long BaseType_t;$/;"	t
MPU_REGION_REGISTERS	portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef struct MPU_REGION_REGISTERS$/;"	s
MPU_SETTINGS	portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef struct MPU_SETTINGS$/;"	s
PORTMACRO_H	portable/GCC/ARM_CM3_MPU/portmacro.h	68;"	d
StackType_t	portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM3_MPU/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM3_MPU/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM_CM3_MPU/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ARM_CM3_MPU/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM_CM3_MPU/portmacro.h	144;"	d
portCHAR	portable/GCC/ARM_CM3_MPU/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK	portable/GCC/ARM_CM3_MPU/portmacro.h	183;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM3_MPU/portmacro.h	194;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM_CM3_MPU/portmacro.h	200;"	d
portDOUBLE	portable/GCC/ARM_CM3_MPU/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM_CM3_MPU/portmacro.h	201;"	d
portEND_SWITCHING_ISR	portable/GCC/ARM_CM3_MPU/portmacro.h	159;"	d
portENTER_CRITICAL	portable/GCC/ARM_CM3_MPU/portmacro.h	202;"	d
portEXIT_CRITICAL	portable/GCC/ARM_CM3_MPU/portmacro.h	203;"	d
portFIRST_CONFIGURABLE_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	122;"	d
portFLOAT	portable/GCC/ARM_CM3_MPU/portmacro.h	86;"	d
portGENERAL_PERIPHERALS_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	120;"	d
portLAST_CONFIGURABLE_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	123;"	d
portLONG	portable/GCC/ARM_CM3_MPU/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/ARM_CM3_MPU/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/ARM_CM3_MPU/portmacro.h	99;"	d
portMPU_REGION_CACHEABLE_BUFFERABLE	portable/GCC/ARM_CM3_MPU/portmacro.h	114;"	d
portMPU_REGION_EXECUTE_NEVER	portable/GCC/ARM_CM3_MPU/portmacro.h	115;"	d
portMPU_REGION_PRIVILEGED_READ_ONLY	portable/GCC/ARM_CM3_MPU/portmacro.h	111;"	d
portMPU_REGION_PRIVILEGED_READ_WRITE	portable/GCC/ARM_CM3_MPU/portmacro.h	113;"	d
portMPU_REGION_READ_ONLY	portable/GCC/ARM_CM3_MPU/portmacro.h	112;"	d
portMPU_REGION_READ_WRITE	portable/GCC/ARM_CM3_MPU/portmacro.h	110;"	d
portNOP	portable/GCC/ARM_CM3_MPU/portmacro.h	210;"	d
portNUM_CONFIGURABLE_REGIONS	portable/GCC/ARM_CM3_MPU/portmacro.h	124;"	d
portNVIC_INT_CTRL	portable/GCC/ARM_CM3_MPU/portmacro.h	157;"	d
portNVIC_PENDSVSET	portable/GCC/ARM_CM3_MPU/portmacro.h	158;"	d
portPRIVILEGED_FLASH_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	118;"	d
portPRIVILEGED_RAM_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	119;"	d
portPRIVILEGE_BIT	portable/GCC/ARM_CM3_MPU/portmacro.h	108;"	d
portSET_INTERRUPT_MASK	portable/GCC/ARM_CM3_MPU/portmacro.h	170;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM3_MPU/portmacro.h	193;"	d
portSHORT	portable/GCC/ARM_CM3_MPU/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/ARM_CM3_MPU/portmacro.h	142;"	d
portSTACK_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	121;"	d
portSTACK_TYPE	portable/GCC/ARM_CM3_MPU/portmacro.h	90;"	d
portSVC_RAISE_PRIVILEGE	portable/GCC/ARM_CM3_MPU/portmacro.h	150;"	d
portSVC_START_SCHEDULER	portable/GCC/ARM_CM3_MPU/portmacro.h	148;"	d
portSVC_YIELD	portable/GCC/ARM_CM3_MPU/portmacro.h	149;"	d
portSWITCH_TO_USER_MODE	portable/GCC/ARM_CM3_MPU/portmacro.h	127;"	d
portTASK_FUNCTION	portable/GCC/ARM_CM3_MPU/portmacro.h	208;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM_CM3_MPU/portmacro.h	207;"	d
portTICK_PERIOD_MS	portable/GCC/ARM_CM3_MPU/portmacro.h	143;"	d
portTOTAL_NUM_REGIONS	portable/GCC/ARM_CM3_MPU/portmacro.h	125;"	d
portUNPRIVILEGED_FLASH_REGION	portable/GCC/ARM_CM3_MPU/portmacro.h	117;"	d
portUSING_MPU_WRAPPERS	portable/GCC/ARM_CM3_MPU/portmacro.h	107;"	d
portYIELD	portable/GCC/ARM_CM3_MPU/portmacro.h	154;"	d
portYIELD_FROM_ISR	portable/GCC/ARM_CM3_MPU/portmacro.h	160;"	d
portYIELD_WITHIN_API	portable/GCC/ARM_CM3_MPU/portmacro.h	155;"	d
ulRegionAttribute	portable/GCC/ARM_CM3_MPU/portmacro.h	/^	uint32_t ulRegionAttribute;$/;"	m	struct:MPU_REGION_REGISTERS
ulRegionBaseAddress	portable/GCC/ARM_CM3_MPU/portmacro.h	/^	uint32_t ulRegionBaseAddress;$/;"	m	struct:MPU_REGION_REGISTERS
xMPU_REGION_REGISTERS	portable/GCC/ARM_CM3_MPU/portmacro.h	/^} xMPU_REGION_REGISTERS;$/;"	t	typeref:struct:MPU_REGION_REGISTERS
xMPU_SETTINGS	portable/GCC/ARM_CM3_MPU/portmacro.h	/^} xMPU_SETTINGS;$/;"	t	typeref:struct:MPU_SETTINGS
xRegion	portable/GCC/ARM_CM3_MPU/portmacro.h	/^	xMPU_REGION_REGISTERS xRegion[ portTOTAL_NUM_REGIONS ];$/;"	m	struct:MPU_SETTINGS
configSYSTICK_CLOCK_HZ	portable/GCC/ARM_CM4F/port.c	79;"	d	file:
pcInterruptPriorityRegisters	portable/GCC/ARM_CM4F/port.c	/^	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;$/;"	v	file:
portAIRCR_REG	portable/GCC/ARM_CM4F/port.c	106;"	d	file:
portASPEN_AND_LSPEN_BITS	portable/GCC/ARM_CM4F/port.c	115;"	d	file:
portFIRST_USER_INTERRUPT_NUMBER	portable/GCC/ARM_CM4F/port.c	104;"	d	file:
portFPCCR	portable/GCC/ARM_CM4F/port.c	114;"	d	file:
portINITIAL_EXEC_RETURN	portable/GCC/ARM_CM4F/port.c	119;"	d	file:
portINITIAL_XPSR	portable/GCC/ARM_CM4F/port.c	118;"	d	file:
portMAX_24_BIT_NUMBER	portable/GCC/ARM_CM4F/port.c	122;"	d	file:
portMAX_8_BIT_VALUE	portable/GCC/ARM_CM4F/port.c	107;"	d	file:
portMAX_PRIGROUP_BITS	portable/GCC/ARM_CM4F/port.c	109;"	d	file:
portMISSED_COUNTS_FACTOR	portable/GCC/ARM_CM4F/port.c	127;"	d	file:
portNVIC_IP_REGISTERS_OFFSET_16	portable/GCC/ARM_CM4F/port.c	105;"	d	file:
portNVIC_PENDSVCLEAR_BIT	portable/GCC/ARM_CM4F/port.c	97;"	d	file:
portNVIC_PENDSV_PRI	portable/GCC/ARM_CM4F/port.c	100;"	d	file:
portNVIC_PEND_SYSTICK_CLEAR_BIT	portable/GCC/ARM_CM4F/port.c	98;"	d	file:
portNVIC_SYSPRI2_REG	portable/GCC/ARM_CM4F/port.c	92;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/GCC/ARM_CM4F/port.c	81;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/GCC/ARM_CM4F/port.c	85;"	d	file:
portNVIC_SYSTICK_COUNT_FLAG_BIT	portable/GCC/ARM_CM4F/port.c	96;"	d	file:
portNVIC_SYSTICK_CTRL_REG	portable/GCC/ARM_CM4F/port.c	89;"	d	file:
portNVIC_SYSTICK_CURRENT_VALUE_REG	portable/GCC/ARM_CM4F/port.c	91;"	d	file:
portNVIC_SYSTICK_ENABLE_BIT	portable/GCC/ARM_CM4F/port.c	95;"	d	file:
portNVIC_SYSTICK_INT_BIT	portable/GCC/ARM_CM4F/port.c	94;"	d	file:
portNVIC_SYSTICK_LOAD_REG	portable/GCC/ARM_CM4F/port.c	90;"	d	file:
portNVIC_SYSTICK_PRI	portable/GCC/ARM_CM4F/port.c	101;"	d	file:
portPRIGROUP_SHIFT	portable/GCC/ARM_CM4F/port.c	111;"	d	file:
portPRIORITY_GROUP_MASK	portable/GCC/ARM_CM4F/port.c	110;"	d	file:
portTASK_RETURN_ADDRESS	portable/GCC/ARM_CM4F/port.c	133;"	d	file:
portTASK_RETURN_ADDRESS	portable/GCC/ARM_CM4F/port.c	135;"	d	file:
portTOP_BIT_OF_BYTE	portable/GCC/ARM_CM4F/port.c	108;"	d	file:
prvPortStartFirstTask	portable/GCC/ARM_CM4F/port.c	/^static void prvPortStartFirstTask( void )$/;"	f	file:
prvTaskExitError	portable/GCC/ARM_CM4F/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ARM_CM4F/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucMaxSysCallPriority	portable/GCC/ARM_CM4F/port.c	/^	 static uint8_t ucMaxSysCallPriority = 0;$/;"	v	file:
ulMaxPRIGROUPValue	portable/GCC/ARM_CM4F/port.c	/^	 static uint32_t ulMaxPRIGROUPValue = 0;$/;"	v	file:
ulPortSetInterruptMask	portable/GCC/ARM_CM4F/port.c	/^__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )$/;"	f
ulStoppedTimerCompensation	portable/GCC/ARM_CM4F/port.c	/^	static uint32_t ulStoppedTimerCompensation = 0;$/;"	v	file:
ulTimerCountsForOneTick	portable/GCC/ARM_CM4F/port.c	/^	static uint32_t ulTimerCountsForOneTick = 0;$/;"	v	file:
uxCriticalNesting	portable/GCC/ARM_CM4F/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortClearInterruptMask	portable/GCC/ARM_CM4F/port.c	/^__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )$/;"	f
vPortEnableVFP	portable/GCC/ARM_CM4F/port.c	/^static void vPortEnableVFP( void )$/;"	f	file:
vPortEndScheduler	portable/GCC/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSVCHandler	portable/GCC/ARM_CM4F/port.c	/^void vPortSVCHandler( void )$/;"	f
vPortSetupTimerInterrupt	portable/GCC/ARM_CM4F/port.c	/^__attribute__(( weak )) void vPortSetupTimerInterrupt( void )$/;"	f
vPortSuppressTicksAndSleep	portable/GCC/ARM_CM4F/port.c	/^	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortValidateInterruptPriority	portable/GCC/ARM_CM4F/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
vPortYield	portable/GCC/ARM_CM4F/port.c	/^void vPortYield( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/GCC/ARM_CM4F/port.c	/^	static uint32_t xMaximumPossibleSuppressedTicks = 0;$/;"	v	file:
xPortPendSVHandler	portable/GCC/ARM_CM4F/port.c	/^void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/GCC/ARM_CM4F/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/GCC/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/GCC/ARM_CM4F/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ARM_CM4F/portmacro.h	68;"	d
StackType_t	portable/GCC/ARM_CM4F/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM4F/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ARM_CM4F/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ARM_CM4F/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/GCC/ARM_CM4F/portmacro.h	181;"	d
portBASE_TYPE	portable/GCC/ARM_CM4F/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/ARM_CM4F/portmacro.h	109;"	d
portCHAR	portable/GCC/ARM_CM4F/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM4F/portmacro.h	128;"	d
portDISABLE_INTERRUPTS	portable/GCC/ARM_CM4F/portmacro.h	129;"	d
portDOUBLE	portable/GCC/ARM_CM4F/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/ARM_CM4F/portmacro.h	130;"	d
portEND_SWITCHING_ISR	portable/GCC/ARM_CM4F/portmacro.h	118;"	d
portENTER_CRITICAL	portable/GCC/ARM_CM4F/portmacro.h	131;"	d
portEXIT_CRITICAL	portable/GCC/ARM_CM4F/portmacro.h	132;"	d
portFLOAT	portable/GCC/ARM_CM4F/portmacro.h	86;"	d
portGET_HIGHEST_PRIORITY	portable/GCC/ARM_CM4F/portmacro.h	173;"	d
portLONG	portable/GCC/ARM_CM4F/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/ARM_CM4F/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/ARM_CM4F/portmacro.h	99;"	d
portNOP	portable/GCC/ARM_CM4F/portmacro.h	185;"	d
portNVIC_INT_CTRL_REG	portable/GCC/ARM_CM4F/portmacro.h	115;"	d
portNVIC_PENDSVSET_BIT	portable/GCC/ARM_CM4F/portmacro.h	116;"	d
portRECORD_READY_PRIORITY	portable/GCC/ARM_CM4F/portmacro.h	168;"	d
portRESET_READY_PRIORITY	portable/GCC/ARM_CM4F/portmacro.h	169;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/ARM_CM4F/portmacro.h	127;"	d
portSHORT	portable/GCC/ARM_CM4F/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/ARM_CM4F/portmacro.h	107;"	d
portSTACK_TYPE	portable/GCC/ARM_CM4F/portmacro.h	90;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/GCC/ARM_CM4F/portmacro.h	146;"	d
portTASK_FUNCTION	portable/GCC/ARM_CM4F/portmacro.h	140;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ARM_CM4F/portmacro.h	139;"	d
portTICK_PERIOD_MS	portable/GCC/ARM_CM4F/portmacro.h	108;"	d
portYIELD	portable/GCC/ARM_CM4F/portmacro.h	117;"	d
portYIELD_FROM_ISR	portable/GCC/ARM_CM4F/portmacro.h	119;"	d
ucPortCountLeadingZeros	portable/GCC/ARM_CM4F/portmacro.h	/^	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )$/;"	f
SIG_OUTPUT_COMPARE1A	portable/GCC/ATMega323/port.c	/^	void SIG_OUTPUT_COMPARE1A( void )$/;"	f
TCB_t	portable/GCC/ATMega323/port.c	/^typedef void TCB_t;$/;"	t	file:
portCLEAR_COUNTER_ON_MATCH	portable/GCC/ATMega323/port.c	89;"	d	file:
portCLOCK_PRESCALER	portable/GCC/ATMega323/port.c	91;"	d	file:
portCOMPARE_MATCH_A_INTERRUPT_ENABLE	portable/GCC/ATMega323/port.c	92;"	d	file:
portFLAGS_INT_ENABLED	portable/GCC/ATMega323/port.c	86;"	d	file:
portPRESCALE_64	portable/GCC/ATMega323/port.c	90;"	d	file:
portRESTORE_CONTEXT	portable/GCC/ATMega323/port.c	169;"	d	file:
portSAVE_CONTEXT	portable/GCC/ATMega323/port.c	119;"	d	file:
prvSetupTimerInterrupt	portable/GCC/ATMega323/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/ATMega323/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/ATMega323/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/GCC/ATMega323/port.c	/^void vPortYield( void )$/;"	f
vPortYieldFromTick	portable/GCC/ATMega323/port.c	/^void vPortYieldFromTick( void )$/;"	f
xPortStartScheduler	portable/GCC/ATMega323/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/ATMega323/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ATMega323/portmacro.h	74;"	d
StackType_t	portable/GCC/ATMega323/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ATMega323/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ATMega323/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ATMega323/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ATMega323/portmacro.h	97;"	d
portBYTE_ALIGNMENT	portable/GCC/ATMega323/portmacro.h	127;"	d
portCHAR	portable/GCC/ATMega323/portmacro.h	91;"	d
portDISABLE_INTERRUPTS	portable/GCC/ATMega323/portmacro.h	120;"	d
portDOUBLE	portable/GCC/ATMega323/portmacro.h	93;"	d
portENABLE_INTERRUPTS	portable/GCC/ATMega323/portmacro.h	121;"	d
portENTER_CRITICAL	portable/GCC/ATMega323/portmacro.h	113;"	d
portEXIT_CRITICAL	portable/GCC/ATMega323/portmacro.h	117;"	d
portFLOAT	portable/GCC/ATMega323/portmacro.h	92;"	d
portLONG	portable/GCC/ATMega323/portmacro.h	94;"	d
portMAX_DELAY	portable/GCC/ATMega323/portmacro.h	105;"	d
portMAX_DELAY	portable/GCC/ATMega323/portmacro.h	108;"	d
portNOP	portable/GCC/ATMega323/portmacro.h	128;"	d
portSHORT	portable/GCC/ATMega323/portmacro.h	95;"	d
portSTACK_GROWTH	portable/GCC/ATMega323/portmacro.h	125;"	d
portSTACK_TYPE	portable/GCC/ATMega323/portmacro.h	96;"	d
portTASK_FUNCTION	portable/GCC/ATMega323/portmacro.h	138;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ATMega323/portmacro.h	137;"	d
portTICK_PERIOD_MS	portable/GCC/ATMega323/portmacro.h	126;"	d
portYIELD	portable/GCC/ATMega323/portmacro.h	133;"	d
_evba	portable/GCC/AVR32_UC3/exception.S	/^_evba:$/;"	l
_handle_Breakpoint	portable/GCC/AVR32_UC3/exception.S	/^_handle_Breakpoint:$/;"	l
_handle_Bus_Error_Data_Fetch	portable/GCC/AVR32_UC3/exception.S	/^_handle_Bus_Error_Data_Fetch:$/;"	l
_handle_Bus_Error_Instruction_Fetch	portable/GCC/AVR32_UC3/exception.S	/^_handle_Bus_Error_Instruction_Fetch:$/;"	l
_handle_Coprocessor_Absent	portable/GCC/AVR32_UC3/exception.S	/^_handle_Coprocessor_Absent:$/;"	l
_handle_DTLB_Miss_Read	portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Miss_Read:$/;"	l
_handle_DTLB_Miss_Write	portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Miss_Write:$/;"	l
_handle_DTLB_Modified	portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Modified:$/;"	l
_handle_DTLB_Protection_Read	portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Protection_Read:$/;"	l
_handle_DTLB_Protection_Write	portable/GCC/AVR32_UC3/exception.S	/^_handle_DTLB_Protection_Write:$/;"	l
_handle_Data_Address_Read	portable/GCC/AVR32_UC3/exception.S	/^_handle_Data_Address_Read:$/;"	l
_handle_Data_Address_Write	portable/GCC/AVR32_UC3/exception.S	/^_handle_Data_Address_Write:$/;"	l
_handle_Floating_Point	portable/GCC/AVR32_UC3/exception.S	/^_handle_Floating_Point:$/;"	l
_handle_ITLB_Miss	portable/GCC/AVR32_UC3/exception.S	/^_handle_ITLB_Miss:$/;"	l
_handle_ITLB_Protection	portable/GCC/AVR32_UC3/exception.S	/^_handle_ITLB_Protection:$/;"	l
_handle_Illegal_Opcode	portable/GCC/AVR32_UC3/exception.S	/^_handle_Illegal_Opcode:$/;"	l
_handle_Instruction_Address	portable/GCC/AVR32_UC3/exception.S	/^_handle_Instruction_Address:$/;"	l
_handle_NMI	portable/GCC/AVR32_UC3/exception.S	/^_handle_NMI:$/;"	l
_handle_Privilege_Violation	portable/GCC/AVR32_UC3/exception.S	/^_handle_Privilege_Violation:$/;"	l
_handle_Supervisor_Call	portable/GCC/AVR32_UC3/exception.S	/^_handle_Supervisor_Call:$/;"	l
_handle_TLB_Multiple_Hit	portable/GCC/AVR32_UC3/exception.S	/^_handle_TLB_Multiple_Hit:$/;"	l
_handle_Unimplemented_Instruction	portable/GCC/AVR32_UC3/exception.S	/^_handle_Unimplemented_Instruction:$/;"	l
_handle_Unrecoverable_Exception	portable/GCC/AVR32_UC3/exception.S	/^_handle_Unrecoverable_Exception:$/;"	l
_int0	portable/GCC/AVR32_UC3/exception.S	/^_int0:$/;"	l
_int0_normal	portable/GCC/AVR32_UC3/exception.S	/^_int0_normal:$/;"	l
_int1	portable/GCC/AVR32_UC3/exception.S	/^_int1:$/;"	l
_int1_normal	portable/GCC/AVR32_UC3/exception.S	/^_int1_normal:$/;"	l
_int2	portable/GCC/AVR32_UC3/exception.S	/^_int2:$/;"	l
_int2_normal	portable/GCC/AVR32_UC3/exception.S	/^_int2_normal:$/;"	l
_int3	portable/GCC/AVR32_UC3/exception.S	/^_int3:$/;"	l
_int3_normal	portable/GCC/AVR32_UC3/exception.S	/^_int3_normal:$/;"	l
ipr_val	portable/GCC/AVR32_UC3/exception.S	/^ipr_val:$/;"	l
SCALLYield	portable/GCC/AVR32_UC3/port.c	/^__attribute__((__naked__)) void SCALLYield( void )$/;"	f
__malloc_lock	portable/GCC/AVR32_UC3/port.c	/^void __malloc_lock(struct _reent *ptr)$/;"	f
__malloc_unlock	portable/GCC/AVR32_UC3/port.c	/^void __malloc_unlock(struct _reent *ptr)$/;"	f
_init_startup	portable/GCC/AVR32_UC3/port.c	/^void _init_startup(void)$/;"	f
portINITIAL_SR	portable/GCC/AVR32_UC3/port.c	99;"	d	file:
portINSTRUCTION_SIZE	portable/GCC/AVR32_UC3/port.c	100;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/AVR32_UC3/port.c	103;"	d	file:
prvClearTcInt	portable/GCC/AVR32_UC3/port.c	/^	__attribute__((__noinline__)) static void prvClearTcInt(void)$/;"	f	file:
prvScheduleFirstTick	portable/GCC/AVR32_UC3/port.c	/^	static void prvScheduleFirstTick(void)$/;"	f	file:
prvScheduleNextTick	portable/GCC/AVR32_UC3/port.c	/^	__attribute__((__noinline__)) static void prvScheduleNextTick(void)$/;"	f	file:
prvSetupTimerInterrupt	portable/GCC/AVR32_UC3/port.c	/^static void prvSetupTimerInterrupt(void)$/;"	f	file:
pvPortRealloc	portable/GCC/AVR32_UC3/port.c	/^void *pvPortRealloc( void *pv, size_t xWantedSize )$/;"	f
pxPortInitialiseStack	portable/GCC/AVR32_UC3/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/GCC/AVR32_UC3/port.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vPortEndScheduler	portable/GCC/AVR32_UC3/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/AVR32_UC3/port.c	/^__attribute__((__noinline__)) void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/AVR32_UC3/port.c	/^__attribute__((__noinline__)) void vPortExitCritical( void )$/;"	f
vTick	portable/GCC/AVR32_UC3/port.c	/^__attribute__((__naked__)) static void vTick( void )$/;"	f	file:
xPortStartScheduler	portable/GCC/AVR32_UC3/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/AVR32_UC3/portmacro.h	/^typedef long BaseType_t;$/;"	t
DISABLE_ALL_EXCEPTIONS	portable/GCC/AVR32_UC3/portmacro.h	141;"	d
DISABLE_ALL_INTERRUPTS	portable/GCC/AVR32_UC3/portmacro.h	144;"	d
DISABLE_INT_LEVEL	portable/GCC/AVR32_UC3/portmacro.h	147;"	d
ENABLE_ALL_EXCEPTIONS	portable/GCC/AVR32_UC3/portmacro.h	142;"	d
ENABLE_ALL_INTERRUPTS	portable/GCC/AVR32_UC3/portmacro.h	145;"	d
ENABLE_INT_LEVEL	portable/GCC/AVR32_UC3/portmacro.h	148;"	d
PORTMACRO_H	portable/GCC/AVR32_UC3/portmacro.h	82;"	d
StackType_t	portable/GCC/AVR32_UC3/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TASK_DELAY_MIN	portable/GCC/AVR32_UC3/portmacro.h	117;"	d
TASK_DELAY_MS	portable/GCC/AVR32_UC3/portmacro.h	115;"	d
TASK_DELAY_S	portable/GCC/AVR32_UC3/portmacro.h	116;"	d
TickType_t	portable/GCC/AVR32_UC3/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/AVR32_UC3/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/AVR32_UC3/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
configTICK_TC_IRQ	portable/GCC/AVR32_UC3/portmacro.h	119;"	d
portBASE_TYPE	portable/GCC/AVR32_UC3/portmacro.h	109;"	d
portBYTE_ALIGNMENT	portable/GCC/AVR32_UC3/portmacro.h	133;"	d
portCHAR	portable/GCC/AVR32_UC3/portmacro.h	103;"	d
portDBG_TRACE	portable/GCC/AVR32_UC3/portmacro.h	165;"	d
portDBG_TRACE	portable/GCC/AVR32_UC3/portmacro.h	172;"	d
portDISABLE_INTERRUPTS	portable/GCC/AVR32_UC3/portmacro.h	177;"	d
portDOUBLE	portable/GCC/AVR32_UC3/portmacro.h	105;"	d
portENABLE_INTERRUPTS	portable/GCC/AVR32_UC3/portmacro.h	178;"	d
portENTER_CRITICAL	portable/GCC/AVR32_UC3/portmacro.h	184;"	d
portENTER_SWITCHING_ISR	portable/GCC/AVR32_UC3/portmacro.h	551;"	d
portENTER_SWITCHING_ISR	portable/GCC/AVR32_UC3/portmacro.h	581;"	d
portEXIT_CRITICAL	portable/GCC/AVR32_UC3/portmacro.h	185;"	d
portEXIT_SWITCHING_ISR	portable/GCC/AVR32_UC3/portmacro.h	563;"	d
portEXIT_SWITCHING_ISR	portable/GCC/AVR32_UC3/portmacro.h	629;"	d
portFLOAT	portable/GCC/AVR32_UC3/portmacro.h	104;"	d
portLONG	portable/GCC/AVR32_UC3/portmacro.h	106;"	d
portMAX_DELAY	portable/GCC/AVR32_UC3/portmacro.h	123;"	d
portMAX_DELAY	portable/GCC/AVR32_UC3/portmacro.h	126;"	d
portNOP	portable/GCC/AVR32_UC3/portmacro.h	134;"	d
portRESTORE_CONTEXT	portable/GCC/AVR32_UC3/portmacro.h	198;"	d
portRESTORE_CONTEXT_OS_INT	portable/GCC/AVR32_UC3/portmacro.h	287;"	d
portRESTORE_CONTEXT_OS_INT	portable/GCC/AVR32_UC3/portmacro.h	356;"	d
portRESTORE_CONTEXT_SCALL	portable/GCC/AVR32_UC3/portmacro.h	489;"	d
portSAVE_CONTEXT_OS_INT	portable/GCC/AVR32_UC3/portmacro.h	275;"	d
portSAVE_CONTEXT_OS_INT	portable/GCC/AVR32_UC3/portmacro.h	304;"	d
portSAVE_CONTEXT_SCALL	portable/GCC/AVR32_UC3/portmacro.h	422;"	d
portSHORT	portable/GCC/AVR32_UC3/portmacro.h	107;"	d
portSTACK_GROWTH	portable/GCC/AVR32_UC3/portmacro.h	131;"	d
portSTACK_TYPE	portable/GCC/AVR32_UC3/portmacro.h	108;"	d
portTASK_FUNCTION	portable/GCC/AVR32_UC3/portmacro.h	699;"	d
portTASK_FUNCTION_PROTO	portable/GCC/AVR32_UC3/portmacro.h	698;"	d
portTICK_PERIOD_MS	portable/GCC/AVR32_UC3/portmacro.h	132;"	d
portYIELD	portable/GCC/AVR32_UC3/portmacro.h	695;"	d
interrupt31_handler	portable/GCC/CORTUS_APS3/port.c	/^void interrupt31_handler( void )$/;"	f
interrupt7_handler	portable/GCC/CORTUS_APS3/port.c	/^void interrupt7_handler( void )$/;"	f
portINITIAL_PSR	portable/GCC/CORTUS_APS3/port.c	79;"	d	file:
prvProcessTick	portable/GCC/CORTUS_APS3/port.c	/^static void prvProcessTick( void )$/;"	f	file:
prvSetupTimerInterrupt	portable/GCC/CORTUS_APS3/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/CORTUS_APS3/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t * pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/CORTUS_APS3/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/GCC/CORTUS_APS3/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/CORTUS_APS3/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/CORTUS_APS3/portmacro.h	67;"	d
StackType_t	portable/GCC/CORTUS_APS3/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/CORTUS_APS3/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/CORTUS_APS3/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/CORTUS_APS3/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/CORTUS_APS3/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/GCC/CORTUS_APS3/portmacro.h	110;"	d
portCHAR	portable/GCC/CORTUS_APS3/portmacro.h	86;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/CORTUS_APS3/portmacro.h	112;"	d
portDISABLE_INTERRUPTS	portable/GCC/CORTUS_APS3/portmacro.h	132;"	d
portDOUBLE	portable/GCC/CORTUS_APS3/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/GCC/CORTUS_APS3/portmacro.h	133;"	d
portENTER_CRITICAL	portable/GCC/CORTUS_APS3/portmacro.h	127;"	d
portEXIT_CRITICAL	portable/GCC/CORTUS_APS3/portmacro.h	128;"	d
portFLOAT	portable/GCC/CORTUS_APS3/portmacro.h	87;"	d
portIRQ_TRAP_YIELD	portable/GCC/CORTUS_APS3/portmacro.h	113;"	d
portLONG	portable/GCC/CORTUS_APS3/portmacro.h	89;"	d
portMAX_DELAY	portable/GCC/CORTUS_APS3/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/CORTUS_APS3/portmacro.h	103;"	d
portNOP	portable/GCC/CORTUS_APS3/portmacro.h	111;"	d
portRESTORE_CONTEXT	portable/GCC/CORTUS_APS3/portmacro.h	161;"	d
portSAVE_CONTEXT	portable/GCC/CORTUS_APS3/portmacro.h	141;"	d
portSHORT	portable/GCC/CORTUS_APS3/portmacro.h	90;"	d
portSTACK_GROWTH	portable/GCC/CORTUS_APS3/portmacro.h	108;"	d
portSTACK_TYPE	portable/GCC/CORTUS_APS3/portmacro.h	91;"	d
portTASK_FUNCTION	portable/GCC/CORTUS_APS3/portmacro.h	183;"	d
portTASK_FUNCTION_PROTO	portable/GCC/CORTUS_APS3/portmacro.h	182;"	d
portTICK_PERIOD_MS	portable/GCC/CORTUS_APS3/portmacro.h	109;"	d
portYIELD	portable/GCC/CORTUS_APS3/portmacro.h	122;"	d
portYIELD_FROM_ISR	portable/GCC/CORTUS_APS3/portmacro.h	137;"	d
portINITIAL_FORMAT_VECTOR	portable/GCC/ColdFire_V2/port.c	70;"	d	file:
portINITIAL_STATUS_REGISTER	portable/GCC/ColdFire_V2/port.c	73;"	d	file:
pxPortInitialiseStack	portable/GCC/ColdFire_V2/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t * pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/GCC/ColdFire_V2/port.c	/^static uint32_t ulCriticalNesting = 0x9999UL;$/;"	v	file:
vPortEndScheduler	portable/GCC/ColdFire_V2/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/ColdFire_V2/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/ColdFire_V2/port.c	/^void vPortExitCritical( void )$/;"	f
vPortYieldHandler	portable/GCC/ColdFire_V2/port.c	/^void vPortYieldHandler( void )$/;"	f
xPortStartScheduler	portable/GCC/ColdFire_V2/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
__cs3_isr_interrupt_80	portable/GCC/ColdFire_V2/portasm.S	/^__cs3_isr_interrupt_80:$/;"	l
mcf5xxx_wr_cacr	portable/GCC/ColdFire_V2/portasm.S	/^mcf5xxx_wr_cacr:$/;"	l
ulPortSetIPL	portable/GCC/ColdFire_V2/portasm.S	/^ulPortSetIPL:$/;"	l
vPortStartFirstTask	portable/GCC/ColdFire_V2/portasm.S	/^vPortStartFirstTask:$/;"	l
BaseType_t	portable/GCC/ColdFire_V2/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/ColdFire_V2/portmacro.h	67;"	d
StackType_t	portable/GCC/ColdFire_V2/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/ColdFire_V2/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/ColdFire_V2/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/ColdFire_V2/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/ColdFire_V2/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/GCC/ColdFire_V2/portmacro.h	106;"	d
portCHAR	portable/GCC/ColdFire_V2/portmacro.h	84;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/ColdFire_V2/portmacro.h	123;"	d
portDISABLE_INTERRUPTS	portable/GCC/ColdFire_V2/portmacro.h	111;"	d
portDOUBLE	portable/GCC/ColdFire_V2/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/GCC/ColdFire_V2/portmacro.h	112;"	d
portEND_SWITCHING_ISR	portable/GCC/ColdFire_V2/portmacro.h	141;"	d
portENTER_CRITICAL	portable/GCC/ColdFire_V2/portmacro.h	117;"	d
portEXIT_CRITICAL	portable/GCC/ColdFire_V2/portmacro.h	118;"	d
portFLOAT	portable/GCC/ColdFire_V2/portmacro.h	85;"	d
portLONG	portable/GCC/ColdFire_V2/portmacro.h	87;"	d
portMAX_DELAY	portable/GCC/ColdFire_V2/portmacro.h	101;"	d
portMAX_DELAY	portable/GCC/ColdFire_V2/portmacro.h	98;"	d
portNOP	portable/GCC/ColdFire_V2/portmacro.h	129;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/ColdFire_V2/portmacro.h	122;"	d
portSHORT	portable/GCC/ColdFire_V2/portmacro.h	88;"	d
portSTACK_GROWTH	portable/GCC/ColdFire_V2/portmacro.h	107;"	d
portSTACK_TYPE	portable/GCC/ColdFire_V2/portmacro.h	89;"	d
portTASK_FUNCTION	portable/GCC/ColdFire_V2/portmacro.h	138;"	d
portTASK_FUNCTION_PROTO	portable/GCC/ColdFire_V2/portmacro.h	137;"	d
portTICK_PERIOD_MS	portable/GCC/ColdFire_V2/portmacro.h	108;"	d
portYIELD	portable/GCC/ColdFire_V2/portmacro.h	132;"	d
portCLEAR_ON_TGRA_COMPARE_MATCH	portable/GCC/H8S2329/port.c	82;"	d	file:
portCLOCK_DIV	portable/GCC/H8S2329/port.c	84;"	d	file:
portCLOCK_DIV_64	portable/GCC/H8S2329/port.c	83;"	d	file:
portINITIAL_CCR	portable/GCC/H8S2329/port.c	79;"	d	file:
portMSTP13	portable/GCC/H8S2329/port.c	87;"	d	file:
portTGRA_INTERRUPT_ENABLE	portable/GCC/H8S2329/port.c	85;"	d	file:
portTIMER_CHANNEL	portable/GCC/H8S2329/port.c	86;"	d	file:
prvSetupTimerInterrupt	portable/GCC/H8S2329/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/H8S2329/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/H8S2329/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/GCC/H8S2329/port.c	/^void vPortYield( void )$/;"	f
vTickISR	portable/GCC/H8S2329/port.c	/^	void vTickISR( void )$/;"	f
xPortStartScheduler	portable/GCC/H8S2329/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/H8S2329/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/H8S2329/portmacro.h	68;"	d
StackType_t	portable/GCC/H8S2329/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/H8S2329/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/H8S2329/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/H8S2329/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/H8S2329/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/H8S2329/portmacro.h	107;"	d
portCHAR	portable/GCC/H8S2329/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/GCC/H8S2329/portmacro.h	116;"	d
portDOUBLE	portable/GCC/H8S2329/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/H8S2329/portmacro.h	115;"	d
portENTER_CRITICAL	portable/GCC/H8S2329/portmacro.h	119;"	d
portENTER_SWITCHING_ISR	portable/GCC/H8S2329/portmacro.h	156;"	d
portEXIT_CRITICAL	portable/GCC/H8S2329/portmacro.h	123;"	d
portEXIT_SWITCHING_ISR	portable/GCC/H8S2329/portmacro.h	158;"	d
portFLOAT	portable/GCC/H8S2329/portmacro.h	86;"	d
portLONG	portable/GCC/H8S2329/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/H8S2329/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/H8S2329/portmacro.h	99;"	d
portNOP	portable/GCC/H8S2329/portmacro.h	111;"	d
portRESTORE_STACK_POINTER	portable/GCC/H8S2329/portmacro.h	143;"	d
portSAVE_STACK_POINTER	portable/GCC/H8S2329/portmacro.h	133;"	d
portSHORT	portable/GCC/H8S2329/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/H8S2329/portmacro.h	108;"	d
portSTACK_TYPE	portable/GCC/H8S2329/portmacro.h	90;"	d
portTASK_FUNCTION	portable/GCC/H8S2329/portmacro.h	169;"	d
portTASK_FUNCTION_PROTO	portable/GCC/H8S2329/portmacro.h	168;"	d
portTICK_PERIOD_MS	portable/GCC/H8S2329/portmacro.h	109;"	d
portYIELD	portable/GCC/H8S2329/portmacro.h	110;"	d
ATTR_NEAR	portable/GCC/HCS12/port.c	88;"	d	file:
prvSetupTimerInterrupt	portable/GCC/HCS12/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/HCS12/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
uxCriticalNesting	portable/GCC/HCS12/port.c	/^volatile UBaseType_t uxCriticalNesting = 0x80;  \/\/ un-initialized$/;"	v
vPortEndScheduler	portable/GCC/HCS12/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortTickInterrupt	portable/GCC/HCS12/port.c	/^void vPortTickInterrupt( void )$/;"	f
vPortYield	portable/GCC/HCS12/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/GCC/HCS12/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xStartSchedulerNear	portable/GCC/HCS12/port.c	/^BaseType_t xStartSchedulerNear( void )$/;"	f
BaseType_t	portable/GCC/HCS12/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/HCS12/portmacro.h	68;"	d
StackType_t	portable/GCC/HCS12/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/HCS12/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/HCS12/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/HCS12/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/HCS12/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/HCS12/portmacro.h	108;"	d
portCHAR	portable/GCC/HCS12/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/GCC/HCS12/portmacro.h	116;"	d
portDOUBLE	portable/GCC/HCS12/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/HCS12/portmacro.h	115;"	d
portENTER_CRITICAL	portable/GCC/HCS12/portmacro.h	124;"	d
portEXIT_CRITICAL	portable/GCC/HCS12/portmacro.h	137;"	d
portFLOAT	portable/GCC/HCS12/portmacro.h	86;"	d
portISR_HEAD	portable/GCC/HCS12/portmacro.h	237;"	d
portISR_TAIL	portable/GCC/HCS12/portmacro.h	249;"	d
portLONG	portable/GCC/HCS12/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/HCS12/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/HCS12/portmacro.h	103;"	d
portRESTORE_CONTEXT	portable/GCC/HCS12/portmacro.h	167;"	d
portRESTORE_CONTEXT	portable/GCC/HCS12/portmacro.h	206;"	d
portSAVE_CONTEXT	portable/GCC/HCS12/portmacro.h	186;"	d
portSAVE_CONTEXT	portable/GCC/HCS12/portmacro.h	219;"	d
portSHORT	portable/GCC/HCS12/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/HCS12/portmacro.h	109;"	d
portSTACK_TYPE	portable/GCC/HCS12/portmacro.h	90;"	d
portTASK_FUNCTION	portable/GCC/HCS12/portmacro.h	277;"	d
portTASK_FUNCTION_PROTO	portable/GCC/HCS12/portmacro.h	276;"	d
portTASK_SWITCH_FROM_ISR	portable/GCC/HCS12/portmacro.h	269;"	d
portTICK_PERIOD_MS	portable/GCC/HCS12/portmacro.h	110;"	d
portYIELD	portable/GCC/HCS12/portmacro.h	111;"	d
MCF_INTC0_ICR36	portable/GCC/MCF5235/port.c	82;"	d	file:
MCF_INTC0_ICRn_IL	portable/GCC/MCF5235/port.c	87;"	d	file:
MCF_INTC0_ICRn_IP	portable/GCC/MCF5235/port.c	86;"	d	file:
MCF_INTC0_IMRH	portable/GCC/MCF5235/port.c	83;"	d	file:
MCF_INTC0_IMRH_INT_MASK36	portable/GCC/MCF5235/port.c	84;"	d	file:
MCF_INTC0_IMRH_MASKALL	portable/GCC/MCF5235/port.c	85;"	d	file:
MCF_PIT_MODULUS_REGISTER	portable/GCC/MCF5235/port.c	72;"	d	file:
MCF_PIT_PCSR0	portable/GCC/MCF5235/port.c	75;"	d	file:
MCF_PIT_PCSR_EN	portable/GCC/MCF5235/port.c	77;"	d	file:
MCF_PIT_PCSR_OVW	portable/GCC/MCF5235/port.c	81;"	d	file:
MCF_PIT_PCSR_PIE	portable/GCC/MCF5235/port.c	80;"	d	file:
MCF_PIT_PCSR_PIF	portable/GCC/MCF5235/port.c	79;"	d	file:
MCF_PIT_PCSR_PRE	portable/GCC/MCF5235/port.c	76;"	d	file:
MCF_PIT_PCSR_RLD	portable/GCC/MCF5235/port.c	78;"	d	file:
MCF_PIT_PMR0	portable/GCC/MCF5235/port.c	74;"	d	file:
MCF_PIT_PRESCALER	portable/GCC/MCF5235/port.c	70;"	d	file:
MCF_PIT_TIMER_TICKS	portable/GCC/MCF5235/port.c	71;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/GCC/MCF5235/port.c	90;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/MCF5235/port.c	89;"	d	file:
portVECTOR_SYSCALL	portable/GCC/MCF5235/port.c	67;"	d	file:
portVECTOR_TABLE	portable/GCC/MCF5235/port.c	66;"	d	file:
portVECTOR_TIMER	portable/GCC/MCF5235/port.c	68;"	d	file:
prvPortPreemptiveTick	portable/GCC/MCF5235/port.c	/^prvPortPreemptiveTick ( void )$/;"	f	file:
prvPortPreemptiveTick	portable/GCC/MCF5235/port.c	/^prvPortPreemptiveTick( void )$/;"	f	file:
prvPortYield	portable/GCC/MCF5235/port.c	/^prvPortYield( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/MCF5235/port.c	/^pxPortInitialiseStack( StackType_t * pxTopOfStack, TaskFunction_t pxCode,$/;"	f
ulCriticalNesting	portable/GCC/MCF5235/port.c	/^volatile uint32_t              ulCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/GCC/MCF5235/port.c	/^vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/GCC/MCF5235/port.c	/^vPortEnterCritical()$/;"	f
vPortExitCritical	portable/GCC/MCF5235/port.c	/^vPortExitCritical()$/;"	f
vuint16	portable/GCC/MCF5235/port.c	/^typedef volatile uint16_t vuint16;$/;"	t	file:
vuint32	portable/GCC/MCF5235/port.c	/^typedef volatile uint32_t vuint32;$/;"	t	file:
vuint8	portable/GCC/MCF5235/port.c	/^typedef volatile uint8_t vuint8;$/;"	t	file:
xPortStartScheduler	portable/GCC/MCF5235/port.c	/^xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/MCF5235/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/MCF5235/portmacro.h	55;"	d
StackType_t	portable/GCC/MCF5235/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/MCF5235/portmacro.h	/^    typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/MCF5235/portmacro.h	/^    typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/MCF5235/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/MCF5235/portmacro.h	68;"	d
portBYTE_ALIGNMENT	portable/GCC/MCF5235/portmacro.h	85;"	d
portCHAR	portable/GCC/MCF5235/portmacro.h	62;"	d
portDISABLE_INTERRUPTS	portable/GCC/MCF5235/portmacro.h	138;"	d
portDOUBLE	portable/GCC/MCF5235/portmacro.h	64;"	d
portENABLE_INTERRUPTS	portable/GCC/MCF5235/portmacro.h	140;"	d
portENTER_CRITICAL	portable/GCC/MCF5235/portmacro.h	129;"	d
portENTER_SWITCHING_ISR	portable/GCC/MCF5235/portmacro.h	149;"	d
portEXIT_CRITICAL	portable/GCC/MCF5235/portmacro.h	132;"	d
portEXIT_SWITCHING_ISR	portable/GCC/MCF5235/portmacro.h	155;"	d
portFLOAT	portable/GCC/MCF5235/portmacro.h	63;"	d
portIPL_MAX	portable/GCC/MCF5235/portmacro.h	88;"	d
portLONG	portable/GCC/MCF5235/portmacro.h	65;"	d
portMAX_DELAY	portable/GCC/MCF5235/portmacro.h	76;"	d
portMAX_DELAY	portable/GCC/MCF5235/portmacro.h	79;"	d
portNOP	portable/GCC/MCF5235/portmacro.h	146;"	d
portRESTORE_CONTEXT	portable/GCC/MCF5235/portmacro.h	118;"	d
portSAVE_CONTEXT	portable/GCC/MCF5235/portmacro.h	100;"	d
portSET_IPL	portable/GCC/MCF5235/portmacro.h	135;"	d
portSHORT	portable/GCC/MCF5235/portmacro.h	66;"	d
portSTACK_GROWTH	portable/GCC/MCF5235/portmacro.h	83;"	d
portSTACK_TYPE	portable/GCC/MCF5235/portmacro.h	67;"	d
portTASK_FUNCTION	portable/GCC/MCF5235/portmacro.h	173;"	d
portTASK_FUNCTION_PROTO	portable/GCC/MCF5235/portmacro.h	170;"	d
portTICK_PERIOD_MS	portable/GCC/MCF5235/portmacro.h	84;"	d
portTRAP_YIELD	portable/GCC/MCF5235/portmacro.h	87;"	d
portYIELD	portable/GCC/MCF5235/portmacro.h	143;"	d
TCB_t	portable/GCC/MSP430F449/port.c	/^typedef void TCB_t;$/;"	t	file:
portACLK_FREQUENCY_HZ	portable/GCC/MSP430F449/port.c	86;"	d	file:
portFLAGS_INT_ENABLED	portable/GCC/MSP430F449/port.c	88;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/GCC/MSP430F449/port.c	87;"	d	file:
portRESTORE_CONTEXT	portable/GCC/MSP430F449/port.c	146;"	d	file:
portSAVE_CONTEXT	portable/GCC/MSP430F449/port.c	117;"	d	file:
prvSetupTimerInterrupt	portable/GCC/MSP430F449/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/MSP430F449/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/GCC/MSP430F449/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/GCC/MSP430F449/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/GCC/MSP430F449/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/GCC/MSP430F449/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/MSP430F449/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/MSP430F449/portmacro.h	67;"	d
StackType_t	portable/GCC/MSP430F449/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/MSP430F449/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/MSP430F449/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/MSP430F449/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/MSP430F449/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/GCC/MSP430F449/portmacro.h	151;"	d
portCHAR	portable/GCC/MSP430F449/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/GCC/MSP430F449/portmacro.h	106;"	d
portDOUBLE	portable/GCC/MSP430F449/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/GCC/MSP430F449/portmacro.h	107;"	d
portENTER_CRITICAL	portable/GCC/MSP430F449/portmacro.h	113;"	d
portEXIT_CRITICAL	portable/GCC/MSP430F449/portmacro.h	125;"	d
portFLOAT	portable/GCC/MSP430F449/portmacro.h	85;"	d
portLONG	portable/GCC/MSP430F449/portmacro.h	87;"	d
portMAX_DELAY	portable/GCC/MSP430F449/portmacro.h	101;"	d
portMAX_DELAY	portable/GCC/MSP430F449/portmacro.h	98;"	d
portNOP	portable/GCC/MSP430F449/portmacro.h	147;"	d
portNO_CRITICAL_SECTION_NESTING	portable/GCC/MSP430F449/portmacro.h	111;"	d
portSHORT	portable/GCC/MSP430F449/portmacro.h	88;"	d
portSTACK_GROWTH	portable/GCC/MSP430F449/portmacro.h	152;"	d
portSTACK_TYPE	portable/GCC/MSP430F449/portmacro.h	89;"	d
portTASK_FUNCTION	portable/GCC/MSP430F449/portmacro.h	158;"	d
portTASK_FUNCTION_PROTO	portable/GCC/MSP430F449/portmacro.h	157;"	d
portTICK_PERIOD_MS	portable/GCC/MSP430F449/portmacro.h	153;"	d
portYIELD	portable/GCC/MSP430F449/portmacro.h	146;"	d
portCOUNTER_0	portable/GCC/MicroBlaze/port.c	92;"	d	file:
portINITIAL_MSR_STATE	portable/GCC/MicroBlaze/port.c	84;"	d	file:
portINITIAL_NESTING_VALUE	portable/GCC/MicroBlaze/port.c	89;"	d	file:
portISR_STACK_FILL_VALUE	portable/GCC/MicroBlaze/port.c	96;"	d	file:
prvSetupTimerInterrupt	portable/GCC/MicroBlaze/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pulISRStack	portable/GCC/MicroBlaze/port.c	/^uint32_t *pulISRStack;$/;"	v
pxPortInitialiseStack	portable/GCC/MicroBlaze/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
uxCriticalNesting	portable/GCC/MicroBlaze/port.c	/^volatile UBaseType_t uxCriticalNesting = portINITIAL_NESTING_VALUE;$/;"	v
vPortEndScheduler	portable/GCC/MicroBlaze/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/GCC/MicroBlaze/port.c	/^void vPortYield( void )$/;"	f
vTaskISRHandler	portable/GCC/MicroBlaze/port.c	/^void vTaskISRHandler( void )$/;"	f
vTickISR	portable/GCC/MicroBlaze/port.c	/^void vTickISR( void *pvBaseAddress )$/;"	f
xPortStartScheduler	portable/GCC/MicroBlaze/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
VPortYieldASM	portable/GCC/MicroBlaze/portasm.s	/^VPortYieldASM:$/;"	l
__FreeRTOS_interrupt_handler	portable/GCC/MicroBlaze/portasm.s	/^__FreeRTOS_interrupt_handler:$/;"	l
vStartFirstTask	portable/GCC/MicroBlaze/portasm.s	/^vStartFirstTask:$/;"	l
BaseType_t	portable/GCC/MicroBlaze/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/MicroBlaze/portmacro.h	67;"	d
StackType_t	portable/GCC/MicroBlaze/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/MicroBlaze/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/MicroBlaze/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/MicroBlaze/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/MicroBlaze/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/GCC/MicroBlaze/portmacro.h	145;"	d
portCHAR	portable/GCC/MicroBlaze/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/GCC/MicroBlaze/portmacro.h	108;"	d
portDOUBLE	portable/GCC/MicroBlaze/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/GCC/MicroBlaze/portmacro.h	109;"	d
portENTER_CRITICAL	portable/GCC/MicroBlaze/portmacro.h	115;"	d
portEXIT_CRITICAL	portable/GCC/MicroBlaze/portmacro.h	121;"	d
portFLOAT	portable/GCC/MicroBlaze/portmacro.h	85;"	d
portLONG	portable/GCC/MicroBlaze/portmacro.h	87;"	d
portMAX_DELAY	portable/GCC/MicroBlaze/portmacro.h	101;"	d
portMAX_DELAY	portable/GCC/MicroBlaze/portmacro.h	98;"	d
portNOP	portable/GCC/MicroBlaze/portmacro.h	148;"	d
portSHORT	portable/GCC/MicroBlaze/portmacro.h	88;"	d
portSTACK_GROWTH	portable/GCC/MicroBlaze/portmacro.h	146;"	d
portSTACK_TYPE	portable/GCC/MicroBlaze/portmacro.h	89;"	d
portTASK_FUNCTION	portable/GCC/MicroBlaze/portmacro.h	153;"	d
portTASK_FUNCTION_PROTO	portable/GCC/MicroBlaze/portmacro.h	152;"	d
portTICK_PERIOD_MS	portable/GCC/MicroBlaze/portmacro.h	147;"	d
portYIELD	portable/GCC/MicroBlaze/portmacro.h	138;"	d
portYIELD_FROM_ISR	portable/GCC/MicroBlaze/portmacro.h	141;"	d
portINITIAL_FSR	portable/GCC/MicroBlazeV8/port.c	95;"	d	file:
portINITIAL_NESTING_VALUE	portable/GCC/MicroBlazeV8/port.c	86;"	d	file:
portMSR_IE	portable/GCC/MicroBlazeV8/port.c	89;"	d	file:
prvEnsureInterruptControllerIsInitialised	portable/GCC/MicroBlazeV8/port.c	/^static int32_t prvEnsureInterruptControllerIsInitialised( void )$/;"	f	file:
prvInitialiseInterruptController	portable/GCC/MicroBlazeV8/port.c	/^static int32_t prvInitialiseInterruptController( void )$/;"	f	file:
pulISRStack	portable/GCC/MicroBlazeV8/port.c	/^uint32_t *pulISRStack;$/;"	v
pxPortInitialiseStack	portable/GCC/MicroBlazeV8/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulTaskSwitchRequested	portable/GCC/MicroBlazeV8/port.c	/^volatile uint32_t ulTaskSwitchRequested = 0UL;$/;"	v
uxCriticalNesting	portable/GCC/MicroBlazeV8/port.c	/^volatile UBaseType_t uxCriticalNesting = portINITIAL_NESTING_VALUE;$/;"	v
vPortDisableInterrupt	portable/GCC/MicroBlazeV8/port.c	/^void vPortDisableInterrupt( uint8_t ucInterruptID )$/;"	f
vPortEnableInterrupt	portable/GCC/MicroBlazeV8/port.c	/^void vPortEnableInterrupt( uint8_t ucInterruptID )$/;"	f
vPortEndScheduler	portable/GCC/MicroBlazeV8/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortTickISR	portable/GCC/MicroBlazeV8/port.c	/^void vPortTickISR( void *pvUnused )$/;"	f
vPortYield	portable/GCC/MicroBlazeV8/port.c	/^void vPortYield( void )$/;"	f
xInterruptControllerInstance	portable/GCC/MicroBlazeV8/port.c	/^static XIntc xInterruptControllerInstance;$/;"	v	file:
xPortInstallInterruptHandler	portable/GCC/MicroBlazeV8/port.c	/^BaseType_t xPortInstallInterruptHandler( uint8_t ucInterruptID, XInterruptHandler pxHandler, void *pvCallBackRef )$/;"	f
xPortStartScheduler	portable/GCC/MicroBlazeV8/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
portexASM_HANDLER_STACK_FRAME_SIZE	portable/GCC/MicroBlazeV8/port_exceptions.c	95;"	d	file:
portexINSTRUCTION_SIZE	portable/GCC/MicroBlazeV8/port_exceptions.c	98;"	d	file:
portexMSR_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	89;"	d	file:
portexR10_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	84;"	d	file:
portexR11_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	85;"	d	file:
portexR12_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	86;"	d	file:
portexR15_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	87;"	d	file:
portexR18_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	88;"	d	file:
portexR19_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	90;"	d	file:
portexR3_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	77;"	d	file:
portexR4_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	78;"	d	file:
portexR5_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	79;"	d	file:
portexR6_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	80;"	d	file:
portexR7_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	81;"	d	file:
portexR8_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	82;"	d	file:
portexR9_STACK_OFFSET	portable/GCC/MicroBlazeV8/port_exceptions.c	83;"	d	file:
pulStackPointerOnFunctionEntry	portable/GCC/MicroBlazeV8/port_exceptions.c	/^uint32_t *pulStackPointerOnFunctionEntry = NULL;$/;"	v
vApplicationExceptionRegisterDump	portable/GCC/MicroBlazeV8/port_exceptions.c	/^void vApplicationExceptionRegisterDump( xPortRegisterDump *xRegisterDump )$/;"	f
vPortExceptionHandler	portable/GCC/MicroBlazeV8/port_exceptions.c	/^void vPortExceptionHandler( void *pvExceptionID )$/;"	f
vPortExceptionsInstallHandlers	portable/GCC/MicroBlazeV8/port_exceptions.c	/^void vPortExceptionsInstallHandlers( void )$/;"	f
xRegisterDump	portable/GCC/MicroBlazeV8/port_exceptions.c	/^static xPortRegisterDump xRegisterDump;$/;"	v	file:
VPortYieldASM	portable/GCC/MicroBlazeV8/portasm.S	/^VPortYieldASM:$/;"	l
_interrupt_handler	portable/GCC/MicroBlazeV8/portasm.S	/^_interrupt_handler:$/;"	l
exit_from_yield	portable/GCC/MicroBlazeV8/portasm.S	/^exit_from_yield:$/;"	l
portCRITICAL_NESTING_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portCRITICAL_NESTING_OFFSET 124$/;"	d
portFSR_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portFSR_OFFSET 132$/;"	d
portMSR_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portMSR_OFFSET 128$/;"	d
portR10_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR10_OFFSET	88$/;"	d
portR11_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR11_OFFSET	84$/;"	d
portR12_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR12_OFFSET	80$/;"	d
portR13_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR13_OFFSET	76$/;"	d
portR14_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR14_OFFSET	72$/;"	d
portR15_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR15_OFFSET	68$/;"	d
portR16_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR16_OFFSET	64$/;"	d
portR17_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR17_OFFSET	60$/;"	d
portR18_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR18_OFFSET	56$/;"	d
portR19_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR19_OFFSET	52$/;"	d
portR20_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR20_OFFSET	48$/;"	d
portR21_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR21_OFFSET	44$/;"	d
portR22_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR22_OFFSET	40$/;"	d
portR23_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR23_OFFSET	36$/;"	d
portR24_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR24_OFFSET	32$/;"	d
portR25_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR25_OFFSET	28$/;"	d
portR26_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR26_OFFSET	24$/;"	d
portR27_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR27_OFFSET	20$/;"	d
portR28_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR28_OFFSET	16$/;"	d
portR29_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR29_OFFSET	12$/;"	d
portR2_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR2_OFFSET	120$/;"	d
portR30_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR30_OFFSET	8$/;"	d
portR31_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR31_OFFSET	4$/;"	d
portR3_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR3_OFFSET	116$/;"	d
portR4_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR4_OFFSET	112$/;"	d
portR5_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR5_OFFSET	108$/;"	d
portR6_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR6_OFFSET	104$/;"	d
portR7_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR7_OFFSET	100$/;"	d
portR8_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR8_OFFSET	96$/;"	d
portR9_OFFSET	portable/GCC/MicroBlazeV8/portasm.S	/^#define portR9_OFFSET	92$/;"	d
task_switch_not_requested	portable/GCC/MicroBlazeV8/portasm.S	/^task_switch_not_requested:$/;"	l
vPortExceptionHandlerEntry	portable/GCC/MicroBlazeV8/portasm.S	/^vPortExceptionHandlerEntry:$/;"	l
vPortStartFirstTask	portable/GCC/MicroBlazeV8/portasm.S	/^vPortStartFirstTask:$/;"	l
BaseType_t	portable/GCC/MicroBlazeV8/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/MicroBlazeV8/portmacro.h	67;"	d
PORT_REGISTER_DUMP	portable/GCC/MicroBlazeV8/portmacro.h	/^typedef struct PORT_REGISTER_DUMP$/;"	s
StackType_t	portable/GCC/MicroBlazeV8/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/MicroBlazeV8/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/MicroBlazeV8/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/MicroBlazeV8/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
pcCurrentTaskName	portable/GCC/MicroBlazeV8/portmacro.h	/^	int8_t *pcCurrentTaskName;$/;"	m	struct:PORT_REGISTER_DUMP
pcExceptionCause	portable/GCC/MicroBlazeV8/portmacro.h	/^	int8_t *pcExceptionCause;$/;"	m	struct:PORT_REGISTER_DUMP
portBASE_TYPE	portable/GCC/MicroBlazeV8/portmacro.h	94;"	d
portBYTE_ALIGNMENT	portable/GCC/MicroBlazeV8/portmacro.h	156;"	d
portCHAR	portable/GCC/MicroBlazeV8/portmacro.h	88;"	d
portDISABLE_INTERRUPTS	portable/GCC/MicroBlazeV8/portmacro.h	112;"	d
portDOUBLE	portable/GCC/MicroBlazeV8/portmacro.h	90;"	d
portENABLE_INTERRUPTS	portable/GCC/MicroBlazeV8/portmacro.h	113;"	d
portENTER_CRITICAL	portable/GCC/MicroBlazeV8/portmacro.h	120;"	d
portEXIT_CRITICAL	portable/GCC/MicroBlazeV8/portmacro.h	126;"	d
portFLOAT	portable/GCC/MicroBlazeV8/portmacro.h	89;"	d
portLONG	portable/GCC/MicroBlazeV8/portmacro.h	91;"	d
portMAX_DELAY	portable/GCC/MicroBlazeV8/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/MicroBlazeV8/portmacro.h	105;"	d
portNOP	portable/GCC/MicroBlazeV8/portmacro.h	159;"	d
portSHORT	portable/GCC/MicroBlazeV8/portmacro.h	92;"	d
portSTACK_GROWTH	portable/GCC/MicroBlazeV8/portmacro.h	157;"	d
portSTACK_TYPE	portable/GCC/MicroBlazeV8/portmacro.h	93;"	d
portTASK_FUNCTION	portable/GCC/MicroBlazeV8/portmacro.h	164;"	d
portTASK_FUNCTION_PROTO	portable/GCC/MicroBlazeV8/portmacro.h	163;"	d
portTICK_PERIOD_MS	portable/GCC/MicroBlazeV8/portmacro.h	158;"	d
portYIELD	portable/GCC/MicroBlazeV8/portmacro.h	143;"	d
portYIELD_FROM_ISR	portable/GCC/MicroBlazeV8/portmacro.h	152;"	d
ulEAR	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulEAR;$/;"	m	struct:PORT_REGISTER_DUMP
ulEDR	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulEDR;$/;"	m	struct:PORT_REGISTER_DUMP
ulESR	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulESR;$/;"	m	struct:PORT_REGISTER_DUMP
ulFSR	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulFSR;$/;"	m	struct:PORT_REGISTER_DUMP
ulMSR	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulMSR;$/;"	m	struct:PORT_REGISTER_DUMP
ulPC	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulPC;$/;"	m	struct:PORT_REGISTER_DUMP
ulR10	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR10;$/;"	m	struct:PORT_REGISTER_DUMP
ulR11	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR11;$/;"	m	struct:PORT_REGISTER_DUMP
ulR12	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR12;$/;"	m	struct:PORT_REGISTER_DUMP
ulR13_read_write_small_data_area	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR13_read_write_small_data_area;$/;"	m	struct:PORT_REGISTER_DUMP
ulR14_return_address_from_interrupt	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR14_return_address_from_interrupt;$/;"	m	struct:PORT_REGISTER_DUMP
ulR15_return_address_from_subroutine	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR15_return_address_from_subroutine;$/;"	m	struct:PORT_REGISTER_DUMP
ulR16_return_address_from_trap	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR16_return_address_from_trap;$/;"	m	struct:PORT_REGISTER_DUMP
ulR17_return_address_from_exceptions	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR17_return_address_from_exceptions; \/* The exception entry code will copy the BTR into R17 if the exception occurred in the delay slot of a branch instruction. *\/$/;"	m	struct:PORT_REGISTER_DUMP
ulR18	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR18;$/;"	m	struct:PORT_REGISTER_DUMP
ulR19	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR19;$/;"	m	struct:PORT_REGISTER_DUMP
ulR1_SP	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR1_SP;$/;"	m	struct:PORT_REGISTER_DUMP
ulR20	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR20;$/;"	m	struct:PORT_REGISTER_DUMP
ulR21	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR21;$/;"	m	struct:PORT_REGISTER_DUMP
ulR22	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR22;$/;"	m	struct:PORT_REGISTER_DUMP
ulR23	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR23;$/;"	m	struct:PORT_REGISTER_DUMP
ulR24	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR24;$/;"	m	struct:PORT_REGISTER_DUMP
ulR25	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR25;$/;"	m	struct:PORT_REGISTER_DUMP
ulR26	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR26;$/;"	m	struct:PORT_REGISTER_DUMP
ulR27	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR27;$/;"	m	struct:PORT_REGISTER_DUMP
ulR28	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR28;$/;"	m	struct:PORT_REGISTER_DUMP
ulR29	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR29;$/;"	m	struct:PORT_REGISTER_DUMP
ulR2_small_data_area	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR2_small_data_area;$/;"	m	struct:PORT_REGISTER_DUMP
ulR3	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR3;$/;"	m	struct:PORT_REGISTER_DUMP
ulR30	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR30;$/;"	m	struct:PORT_REGISTER_DUMP
ulR31	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR31;$/;"	m	struct:PORT_REGISTER_DUMP
ulR4	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR4;$/;"	m	struct:PORT_REGISTER_DUMP
ulR5	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR5;$/;"	m	struct:PORT_REGISTER_DUMP
ulR6	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR6;$/;"	m	struct:PORT_REGISTER_DUMP
ulR7	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR7;$/;"	m	struct:PORT_REGISTER_DUMP
ulR8	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR8;$/;"	m	struct:PORT_REGISTER_DUMP
ulR9	portable/GCC/MicroBlazeV8/portmacro.h	/^	uint32_t ulR9;$/;"	m	struct:PORT_REGISTER_DUMP
xCurrentTaskHandle	portable/GCC/MicroBlazeV8/portmacro.h	/^	void * xCurrentTaskHandle;$/;"	m	struct:PORT_REGISTER_DUMP
xPortRegisterDump	portable/GCC/MicroBlazeV8/portmacro.h	/^} xPortRegisterDump;$/;"	t	typeref:struct:PORT_REGISTER_DUMP
alt_irq_register	portable/GCC/NiosII/port.c	/^int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )$/;"	f
portINITIAL_ESTATUS	portable/GCC/NiosII/port.c	84;"	d	file:
prvReadGp	portable/GCC/NiosII/port.c	/^static void prvReadGp( uint32_t *ulValue )$/;"	f	file:
prvSetupTimerInterrupt	portable/GCC/NiosII/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f
pxPortInitialiseStack	portable/GCC/NiosII/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/NiosII/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSysTickHandler	portable/GCC/NiosII/port.c	/^void vPortSysTickHandler( void * context, alt_u32 id )$/;"	f
xPortStartScheduler	portable/GCC/NiosII/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
call_scheduler	portable/GCC/NiosII/port_asm.S	/^call_scheduler:$/;"	l
hw_irq_handler	portable/GCC/NiosII/port_asm.S	/^hw_irq_handler:$/;"	l
hw_irq_test	portable/GCC/NiosII/port_asm.S	/^hw_irq_test:$/;"	l
restore_context	portable/GCC/NiosII/port_asm.S	/^restore_context:$/;"	l
restore_sp_from_pxCurrentTCB	portable/GCC/NiosII/port_asm.S	/^restore_sp_from_pxCurrentTCB:$/;"	l
save_context	portable/GCC/NiosII/port_asm.S	/^save_context:$/;"	l
save_sp_to_pxCurrentTCB	portable/GCC/NiosII/port_asm.S	/^save_sp_to_pxCurrentTCB:$/;"	l
soft_exceptions	portable/GCC/NiosII/port_asm.S	/^soft_exceptions:$/;"	l
BaseType_t	portable/GCC/NiosII/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/NiosII/portmacro.h	67;"	d
StackType_t	portable/GCC/NiosII/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/NiosII/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/NiosII/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/NiosII/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/NiosII/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/GCC/NiosII/portmacro.h	110;"	d
portCHAR	portable/GCC/NiosII/portmacro.h	86;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/NiosII/portmacro.h	112;"	d
portDISABLE_INTERRUPTS	portable/GCC/NiosII/portmacro.h	128;"	d
portDOUBLE	portable/GCC/NiosII/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/GCC/NiosII/portmacro.h	129;"	d
portEND_SWITCHING_ISR	portable/GCC/NiosII/portmacro.h	117;"	d
portENTER_CRITICAL	portable/GCC/NiosII/portmacro.h	130;"	d
portEXIT_CRITICAL	portable/GCC/NiosII/portmacro.h	131;"	d
portFLOAT	portable/GCC/NiosII/portmacro.h	87;"	d
portLONG	portable/GCC/NiosII/portmacro.h	89;"	d
portMAX_DELAY	portable/GCC/NiosII/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/NiosII/portmacro.h	103;"	d
portNOP	portable/GCC/NiosII/portmacro.h	111;"	d
portSHORT	portable/GCC/NiosII/portmacro.h	90;"	d
portSTACK_GROWTH	portable/GCC/NiosII/portmacro.h	108;"	d
portSTACK_TYPE	portable/GCC/NiosII/portmacro.h	91;"	d
portTASK_FUNCTION	portable/GCC/NiosII/portmacro.h	136;"	d
portTASK_FUNCTION_PROTO	portable/GCC/NiosII/portmacro.h	135;"	d
portTICK_PERIOD_MS	portable/GCC/NiosII/portmacro.h	109;"	d
portYIELD	portable/GCC/NiosII/portmacro.h	116;"	d
traceTASK_SWITCHED_IN	portable/GCC/PPC405_Xilinx/FPU_Macros.h	77;"	d
traceTASK_SWITCHED_OUT	portable/GCC/PPC405_Xilinx/FPU_Macros.h	68;"	d
portAPU_PRESENT	portable/GCC/PPC405_Xilinx/port.c	88;"	d	file:
portAPU_PRESENT	portable/GCC/PPC405_Xilinx/port.c	91;"	d	file:
portCRITICAL_INTERRUPT_ENABLE	portable/GCC/PPC405_Xilinx/port.c	83;"	d	file:
portEXTERNAL_INTERRUPT_ENABLE	portable/GCC/PPC405_Xilinx/port.c	84;"	d	file:
portFCM_FPU_PRESENT	portable/GCC/PPC405_Xilinx/port.c	89;"	d	file:
portFCM_FPU_PRESENT	portable/GCC/PPC405_Xilinx/port.c	92;"	d	file:
portINITIAL_MSR	portable/GCC/PPC405_Xilinx/port.c	95;"	d	file:
portMACHINE_CHECK_ENABLE	portable/GCC/PPC405_Xilinx/port.c	85;"	d	file:
prvSetupTimerInterrupt	portable/GCC/PPC405_Xilinx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/PPC405_Xilinx/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/PPC405_Xilinx/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortISRHandler	portable/GCC/PPC405_Xilinx/port.c	/^void vPortISRHandler( void *pvNullDoNotUse )$/;"	f
vPortSetupInterruptController	portable/GCC/PPC405_Xilinx/port.c	/^void vPortSetupInterruptController( void )$/;"	f
xInterruptController	portable/GCC/PPC405_Xilinx/port.c	/^static XIntc xInterruptController;$/;"	v	file:
xPortInstallInterruptHandler	portable/GCC/PPC405_Xilinx/port.c	/^BaseType_t xPortInstallInterruptHandler( uint8_t ucInterruptID, XInterruptHandler pxHandler, void *pvCallBackRef )$/;"	f
xPortStartScheduler	portable/GCC/PPC405_Xilinx/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
vPortISRWrapper	portable/GCC/PPC405_Xilinx/portasm.S	/^vPortISRWrapper:$/;"	l
vPortRestoreFPURegisters	portable/GCC/PPC405_Xilinx/portasm.S	/^vPortRestoreFPURegisters:$/;"	l
vPortSaveFPURegisters	portable/GCC/PPC405_Xilinx/portasm.S	/^vPortSaveFPURegisters:$/;"	l
vPortStartFirstTask	portable/GCC/PPC405_Xilinx/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortTickISR	portable/GCC/PPC405_Xilinx/portasm.S	/^vPortTickISR:$/;"	l
vPortYield	portable/GCC/PPC405_Xilinx/portasm.S	/^vPortYield:$/;"	l
BaseType_t	portable/GCC/PPC405_Xilinx/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/PPC405_Xilinx/portmacro.h	67;"	d
StackType_t	portable/GCC/PPC405_Xilinx/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/PPC405_Xilinx/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/PPC405_Xilinx/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/PPC405_Xilinx/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/PPC405_Xilinx/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/GCC/PPC405_Xilinx/portmacro.h	133;"	d
portCHAR	portable/GCC/PPC405_Xilinx/portmacro.h	86;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/PPC405_Xilinx/portmacro.h	109;"	d
portDISABLE_INTERRUPTS	portable/GCC/PPC405_Xilinx/portmacro.h	112;"	d
portDOUBLE	portable/GCC/PPC405_Xilinx/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/GCC/PPC405_Xilinx/portmacro.h	113;"	d
portENTER_CRITICAL	portable/GCC/PPC405_Xilinx/portmacro.h	120;"	d
portEXIT_CRITICAL	portable/GCC/PPC405_Xilinx/portmacro.h	121;"	d
portFLOAT	portable/GCC/PPC405_Xilinx/portmacro.h	87;"	d
portLONG	portable/GCC/PPC405_Xilinx/portmacro.h	89;"	d
portMAX_DELAY	portable/GCC/PPC405_Xilinx/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/PPC405_Xilinx/portmacro.h	103;"	d
portNOP	portable/GCC/PPC405_Xilinx/portmacro.h	136;"	d
portNO_FLOP_REGISTERS_TO_SAVE	portable/GCC/PPC405_Xilinx/portmacro.h	139;"	d
portSHORT	portable/GCC/PPC405_Xilinx/portmacro.h	90;"	d
portSTACK_GROWTH	portable/GCC/PPC405_Xilinx/portmacro.h	134;"	d
portSTACK_TYPE	portable/GCC/PPC405_Xilinx/portmacro.h	91;"	d
portTASK_FUNCTION	portable/GCC/PPC405_Xilinx/portmacro.h	145;"	d
portTASK_FUNCTION_PROTO	portable/GCC/PPC405_Xilinx/portmacro.h	144;"	d
portTICK_PERIOD_MS	portable/GCC/PPC405_Xilinx/portmacro.h	135;"	d
portYIELD	portable/GCC/PPC405_Xilinx/portmacro.h	127;"	d
portYIELD_FROM_ISR	portable/GCC/PPC405_Xilinx/portmacro.h	128;"	d
traceTASK_SWITCHED_IN	portable/GCC/PPC440_Xilinx/FPU_Macros.h	77;"	d
traceTASK_SWITCHED_OUT	portable/GCC/PPC440_Xilinx/FPU_Macros.h	68;"	d
portAPU_PRESENT	portable/GCC/PPC440_Xilinx/port.c	88;"	d	file:
portAPU_PRESENT	portable/GCC/PPC440_Xilinx/port.c	91;"	d	file:
portCRITICAL_INTERRUPT_ENABLE	portable/GCC/PPC440_Xilinx/port.c	83;"	d	file:
portEXTERNAL_INTERRUPT_ENABLE	portable/GCC/PPC440_Xilinx/port.c	84;"	d	file:
portFCM_FPU_PRESENT	portable/GCC/PPC440_Xilinx/port.c	89;"	d	file:
portFCM_FPU_PRESENT	portable/GCC/PPC440_Xilinx/port.c	92;"	d	file:
portINITIAL_MSR	portable/GCC/PPC440_Xilinx/port.c	95;"	d	file:
portMACHINE_CHECK_ENABLE	portable/GCC/PPC440_Xilinx/port.c	85;"	d	file:
prvSetupTimerInterrupt	portable/GCC/PPC440_Xilinx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/PPC440_Xilinx/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/PPC440_Xilinx/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortISRHandler	portable/GCC/PPC440_Xilinx/port.c	/^void vPortISRHandler( void *pvNullDoNotUse )$/;"	f
vPortSetupInterruptController	portable/GCC/PPC440_Xilinx/port.c	/^void vPortSetupInterruptController( void )$/;"	f
xInterruptController	portable/GCC/PPC440_Xilinx/port.c	/^static XIntc xInterruptController;$/;"	v	file:
xPortInstallInterruptHandler	portable/GCC/PPC440_Xilinx/port.c	/^BaseType_t xPortInstallInterruptHandler( uint8_t ucInterruptID, XInterruptHandler pxHandler, void *pvCallBackRef )$/;"	f
xPortStartScheduler	portable/GCC/PPC440_Xilinx/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
vPortISRWrapper	portable/GCC/PPC440_Xilinx/portasm.S	/^vPortISRWrapper:$/;"	l
vPortRestoreFPURegisters	portable/GCC/PPC440_Xilinx/portasm.S	/^vPortRestoreFPURegisters:$/;"	l
vPortSaveFPURegisters	portable/GCC/PPC440_Xilinx/portasm.S	/^vPortSaveFPURegisters:$/;"	l
vPortStartFirstTask	portable/GCC/PPC440_Xilinx/portasm.S	/^vPortStartFirstTask:$/;"	l
vPortTickISR	portable/GCC/PPC440_Xilinx/portasm.S	/^vPortTickISR:$/;"	l
vPortYield	portable/GCC/PPC440_Xilinx/portasm.S	/^vPortYield:$/;"	l
BaseType_t	portable/GCC/PPC440_Xilinx/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/PPC440_Xilinx/portmacro.h	67;"	d
StackType_t	portable/GCC/PPC440_Xilinx/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/PPC440_Xilinx/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/PPC440_Xilinx/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/PPC440_Xilinx/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/PPC440_Xilinx/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/GCC/PPC440_Xilinx/portmacro.h	133;"	d
portCHAR	portable/GCC/PPC440_Xilinx/portmacro.h	86;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/PPC440_Xilinx/portmacro.h	109;"	d
portDISABLE_INTERRUPTS	portable/GCC/PPC440_Xilinx/portmacro.h	112;"	d
portDOUBLE	portable/GCC/PPC440_Xilinx/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/GCC/PPC440_Xilinx/portmacro.h	113;"	d
portENTER_CRITICAL	portable/GCC/PPC440_Xilinx/portmacro.h	120;"	d
portEXIT_CRITICAL	portable/GCC/PPC440_Xilinx/portmacro.h	121;"	d
portFLOAT	portable/GCC/PPC440_Xilinx/portmacro.h	87;"	d
portLONG	portable/GCC/PPC440_Xilinx/portmacro.h	89;"	d
portMAX_DELAY	portable/GCC/PPC440_Xilinx/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/PPC440_Xilinx/portmacro.h	103;"	d
portNOP	portable/GCC/PPC440_Xilinx/portmacro.h	136;"	d
portNO_FLOP_REGISTERS_TO_SAVE	portable/GCC/PPC440_Xilinx/portmacro.h	139;"	d
portSHORT	portable/GCC/PPC440_Xilinx/portmacro.h	90;"	d
portSTACK_GROWTH	portable/GCC/PPC440_Xilinx/portmacro.h	134;"	d
portSTACK_TYPE	portable/GCC/PPC440_Xilinx/portmacro.h	91;"	d
portTASK_FUNCTION	portable/GCC/PPC440_Xilinx/portmacro.h	145;"	d
portTASK_FUNCTION_PROTO	portable/GCC/PPC440_Xilinx/portmacro.h	144;"	d
portTICK_PERIOD_MS	portable/GCC/PPC440_Xilinx/portmacro.h	135;"	d
portYIELD	portable/GCC/PPC440_Xilinx/portmacro.h	127;"	d
portYIELD_FROM_ISR	portable/GCC/PPC440_Xilinx/portmacro.h	128;"	d
configSETUP_TICK_INTERRUPT	portable/GCC/RX100/port.c	147;"	d	file:
portCLOCK_DIVISOR	portable/GCC/RX100/port.c	101;"	d	file:
portCLOCK_DIVISOR	portable/GCC/RX100/port.c	93;"	d	file:
portCLOCK_DIVISOR	portable/GCC/RX100/port.c	95;"	d	file:
portCLOCK_DIVISOR	portable/GCC/RX100/port.c	97;"	d	file:
portCLOCK_DIVISOR	portable/GCC/RX100/port.c	99;"	d	file:
portDISABLE_INTERRUPTS_FROM_KERNEL_ISR	portable/GCC/RX100/port.c	109;"	d	file:
portENABLE_INTERRUPTS_FROM_KERNEL_ISR	portable/GCC/RX100/port.c	110;"	d	file:
portINITIAL_PSW	portable/GCC/RX100/port.c	87;"	d	file:
portLOCK_KEY	portable/GCC/RX100/port.c	115;"	d	file:
portUNLOCK_KEY	portable/GCC/RX100/port.c	114;"	d	file:
prvSetupTimerInterrupt	portable/GCC/RX100/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvSleep	portable/GCC/RX100/port.c	/^	static void prvSleep( TickType_t xExpectedIdleTime )$/;"	f	file:
prvStartFirstTask	portable/GCC/RX100/port.c	/^static void prvStartFirstTask( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/RX100/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulMatchValueForOneTick	portable/GCC/RX100/port.c	/^static const uint32_t ulMatchValueForOneTick = ( ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) \/ configTICK_RATE_HZ );$/;"	v	file:
ulPortGetIPL	portable/GCC/RX100/port.c	/^uint32_t ulPortGetIPL( void )$/;"	f
ulStoppedTimerCompensation	portable/GCC/RX100/port.c	/^	static const uint32_t ulStoppedTimerCompensation = 100UL \/ ( configCPU_CLOCK_HZ \/ ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) );$/;"	v	file:
ulTickFlag	portable/GCC/RX100/port.c	/^	static volatile uint32_t ulTickFlag = pdFALSE;$/;"	v	file:
vPortEndScheduler	portable/GCC/RX100/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSetIPL	portable/GCC/RX100/port.c	/^void vPortSetIPL( uint32_t ulNewIPL )$/;"	f
vPortSoftwareInterruptISR	portable/GCC/RX100/port.c	/^void vPortSoftwareInterruptISR( void )$/;"	f
vPortSuppressTicksAndSleep	portable/GCC/RX100/port.c	/^	void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortTickISR	portable/GCC/RX100/port.c	/^void vPortTickISR( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/GCC/RX100/port.c	/^	static const TickType_t xMaximumPossibleSuppressedTicks = USHRT_MAX \/ ( ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) \/ configTICK_RATE_HZ );$/;"	v	file:
xPortStartScheduler	portable/GCC/RX100/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/RX100/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/RX100/portmacro.h	68;"	d
StackType_t	portable/GCC/RX100/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/RX100/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/RX100/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/RX100/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/GCC/RX100/portmacro.h	138;"	d
portBASE_TYPE	portable/GCC/RX100/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/GCC/RX100/portmacro.h	108;"	d
portCHAR	portable/GCC/RX100/portmacro.h	86;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/RX100/portmacro.h	157;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/RX100/portmacro.h	145;"	d
portDISABLE_INTERRUPTS	portable/GCC/RX100/portmacro.h	139;"	d
portDISABLE_INTERRUPTS	portable/GCC/RX100/portmacro.h	141;"	d
portDOUBLE	portable/GCC/RX100/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/GCC/RX100/portmacro.h	136;"	d
portENTER_CRITICAL	portable/GCC/RX100/portmacro.h	150;"	d
portEXIT_CRITICAL	portable/GCC/RX100/portmacro.h	151;"	d
portFLOAT	portable/GCC/RX100/portmacro.h	87;"	d
portLONG	portable/GCC/RX100/portmacro.h	89;"	d
portMAX_DELAY	portable/GCC/RX100/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/RX100/portmacro.h	103;"	d
portNOP	portable/GCC/RX100/portmacro.h	111;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/RX100/portmacro.h	156;"	d
portSHORT	portable/GCC/RX100/portmacro.h	90;"	d
portSTACK_GROWTH	portable/GCC/RX100/portmacro.h	109;"	d
portSTACK_TYPE	portable/GCC/RX100/portmacro.h	91;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/GCC/RX100/portmacro.h	163;"	d
portTASK_FUNCTION	portable/GCC/RX100/portmacro.h	171;"	d
portTASK_FUNCTION_PROTO	portable/GCC/RX100/portmacro.h	170;"	d
portTICK_PERIOD_MS	portable/GCC/RX100/portmacro.h	110;"	d
portYIELD	portable/GCC/RX100/portmacro.h	116;"	d
portYIELD_FROM_ISR	portable/GCC/RX100/portmacro.h	125;"	d
portDISABLE_INTERRUPTS_FROM_KERNEL_ISR	portable/GCC/RX600/port.c	92;"	d	file:
portENABLE_INTERRUPTS_FROM_KERNEL_ISR	portable/GCC/RX600/port.c	93;"	d	file:
portINITIAL_FPSW	portable/GCC/RX600/port.c	85;"	d	file:
portINITIAL_PSW	portable/GCC/RX600/port.c	84;"	d	file:
prvStartFirstTask	portable/GCC/RX600/port.c	/^static void prvStartFirstTask( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/RX600/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulPortGetIPL	portable/GCC/RX600/port.c	/^uint32_t ulPortGetIPL( void )$/;"	f
vPortEndScheduler	portable/GCC/RX600/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSetIPL	portable/GCC/RX600/port.c	/^void vPortSetIPL( uint32_t ulNewIPL )$/;"	f
vSoftwareInterruptISR	portable/GCC/RX600/port.c	/^void vSoftwareInterruptISR( void )$/;"	f
vTickISR	portable/GCC/RX600/port.c	/^void vTickISR( void )$/;"	f
xPortStartScheduler	portable/GCC/RX600/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/RX600/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/RX600/portmacro.h	68;"	d
StackType_t	portable/GCC/RX600/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/RX600/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/RX600/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/RX600/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/GCC/RX600/portmacro.h	140;"	d
portBASE_TYPE	portable/GCC/RX600/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/GCC/RX600/portmacro.h	108;"	d
portCHAR	portable/GCC/RX600/portmacro.h	86;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/RX600/portmacro.h	159;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/RX600/portmacro.h	147;"	d
portDISABLE_INTERRUPTS	portable/GCC/RX600/portmacro.h	141;"	d
portDISABLE_INTERRUPTS	portable/GCC/RX600/portmacro.h	143;"	d
portDOUBLE	portable/GCC/RX600/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/GCC/RX600/portmacro.h	138;"	d
portENTER_CRITICAL	portable/GCC/RX600/portmacro.h	152;"	d
portEXIT_CRITICAL	portable/GCC/RX600/portmacro.h	153;"	d
portFLOAT	portable/GCC/RX600/portmacro.h	87;"	d
portLONG	portable/GCC/RX600/portmacro.h	89;"	d
portMAX_DELAY	portable/GCC/RX600/portmacro.h	100;"	d
portMAX_DELAY	portable/GCC/RX600/portmacro.h	103;"	d
portNOP	portable/GCC/RX600/portmacro.h	111;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/RX600/portmacro.h	158;"	d
portSHORT	portable/GCC/RX600/portmacro.h	90;"	d
portSTACK_GROWTH	portable/GCC/RX600/portmacro.h	109;"	d
portSTACK_TYPE	portable/GCC/RX600/portmacro.h	91;"	d
portTASK_FUNCTION	portable/GCC/RX600/portmacro.h	165;"	d
portTASK_FUNCTION_PROTO	portable/GCC/RX600/portmacro.h	164;"	d
portTICK_PERIOD_MS	portable/GCC/RX600/portmacro.h	110;"	d
portYIELD	portable/GCC/RX600/portmacro.h	117;"	d
portYIELD_FROM_ISR	portable/GCC/RX600/portmacro.h	127;"	d
portINITIAL_SPSR	portable/GCC/STR75x/port.c	80;"	d	file:
portINSTRUCTION_SIZE	portable/GCC/STR75x/port.c	82;"	d	file:
portNO_CRITICAL_NESTING	portable/GCC/STR75x/port.c	85;"	d	file:
portPRESCALE	portable/GCC/STR75x/port.c	88;"	d	file:
portTHUMB_MODE_BIT	portable/GCC/STR75x/port.c	81;"	d	file:
prvSetupTimerInterrupt	portable/GCC/STR75x/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/STR75x/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/GCC/STR75x/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/GCC/STR75x/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
portNO_CRITICAL_NESTING	portable/GCC/STR75x/portISR.c	81;"	d	file:
ulCriticalNesting	portable/GCC/STR75x/portISR.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vPortDisableInterruptsFromThumb	portable/GCC/STR75x/portISR.c	/^	void vPortDisableInterruptsFromThumb( void )$/;"	f
vPortEnableInterruptsFromThumb	portable/GCC/STR75x/portISR.c	/^	void vPortEnableInterruptsFromThumb( void )$/;"	f
vPortEnterCritical	portable/GCC/STR75x/portISR.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/GCC/STR75x/portISR.c	/^void vPortExitCritical( void )$/;"	f
vPortISRStartFirstTask	portable/GCC/STR75x/portISR.c	/^void vPortISRStartFirstTask( void )$/;"	f
vPortTickISR	portable/GCC/STR75x/portISR.c	/^void vPortTickISR( void )$/;"	f
BaseType_t	portable/GCC/STR75x/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/GCC/STR75x/portmacro.h	68;"	d
StackType_t	portable/GCC/STR75x/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/STR75x/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/STR75x/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/STR75x/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/GCC/STR75x/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/GCC/STR75x/portmacro.h	109;"	d
portCHAR	portable/GCC/STR75x/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/GCC/STR75x/portmacro.h	127;"	d
portDISABLE_INTERRUPTS	portable/GCC/STR75x/portmacro.h	132;"	d
portDOUBLE	portable/GCC/STR75x/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/GCC/STR75x/portmacro.h	128;"	d
portENABLE_INTERRUPTS	portable/GCC/STR75x/portmacro.h	140;"	d
portEND_SWITCHING_ISR	portable/GCC/STR75x/portmacro.h	158;"	d
portENTER_CRITICAL	portable/GCC/STR75x/portmacro.h	153;"	d
portEXIT_CRITICAL	portable/GCC/STR75x/portmacro.h	154;"	d
portFLOAT	portable/GCC/STR75x/portmacro.h	86;"	d
portLONG	portable/GCC/STR75x/portmacro.h	88;"	d
portMAX_DELAY	portable/GCC/STR75x/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/STR75x/portmacro.h	99;"	d
portNOP	portable/GCC/STR75x/portmacro.h	111;"	d
portSHORT	portable/GCC/STR75x/portmacro.h	89;"	d
portSTACK_GROWTH	portable/GCC/STR75x/portmacro.h	107;"	d
portSTACK_TYPE	portable/GCC/STR75x/portmacro.h	90;"	d
portTASK_FUNCTION	portable/GCC/STR75x/portmacro.h	171;"	d
portTASK_FUNCTION_PROTO	portable/GCC/STR75x/portmacro.h	170;"	d
portTICK_PERIOD_MS	portable/GCC/STR75x/portmacro.h	108;"	d
portYIELD	portable/GCC/STR75x/portmacro.h	110;"	d
portCSA_FCX_MASK	portable/GCC/TriCore_1782/port.c	97;"	d	file:
portENABLE_CPU_INTERRUPT	portable/GCC/TriCore_1782/port.c	107;"	d	file:
portINITIAL_PCXI_UPPER_CONTEXT_WORD	portable/GCC/TriCore_1782/port.c	93;"	d	file:
portINITIAL_PRIVILEGED_PROGRAM_STATUS_WORD	portable/GCC/TriCore_1782/port.c	91;"	d	file:
portINITIAL_SYSCON	portable/GCC/TriCore_1782/port.c	94;"	d	file:
portINITIAL_UNPRIVILEGED_PROGRAM_STATUS_WORD	portable/GCC/TriCore_1782/port.c	92;"	d	file:
portNUM_WORDS_IN_CSA	portable/GCC/TriCore_1782/port.c	104;"	d	file:
portRESTORE_PSW_MASK	portable/GCC/TriCore_1782/port.c	100;"	d	file:
portSYSCALL_TRAP	portable/GCC/TriCore_1782/port.c	101;"	d	file:
portSYSTEM_PROGRAM_STATUS_WORD	portable/GCC/TriCore_1782/port.c	90;"	d	file:
prvInterruptYield	portable/GCC/TriCore_1782/port.c	/^static void prvInterruptYield( int iId )$/;"	f	file:
prvSetupTimerInterrupt	portable/GCC/TriCore_1782/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvSystemTickHandler	portable/GCC/TriCore_1782/port.c	/^static void prvSystemTickHandler( int iArg )$/;"	f	file:
prvTrapYield	portable/GCC/TriCore_1782/port.c	/^static void prvTrapYield( int iTrapIdentification )$/;"	f	file:
pxPortInitialiseStack	portable/GCC/TriCore_1782/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t * pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCompareMatchValue	portable/GCC/TriCore_1782/port.c	/^static const uint32_t ulCompareMatchValue = ( configPERIPHERAL_CLOCK_HZ \/ configTICK_RATE_HZ );$/;"	v	file:
uxPortSetInterruptMaskFromISR	portable/GCC/TriCore_1782/port.c	/^uint32_t uxPortSetInterruptMaskFromISR( void )$/;"	f
vPortEndScheduler	portable/GCC/TriCore_1782/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortReclaimCSA	portable/GCC/TriCore_1782/port.c	/^void vPortReclaimCSA( uint32_t *pxTCB )$/;"	f
xPortStartScheduler	portable/GCC/TriCore_1782/port.c	/^int32_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/GCC/TriCore_1782/portmacro.h	/^typedef long BaseType_t;$/;"	t
MPU_SETTINGS	portable/GCC/TriCore_1782/portmacro.h	/^typedef struct MPU_SETTINGS { uint32_t ulNotUsed; } xMPU_SETTINGS;$/;"	s
PORTMACRO_H	portable/GCC/TriCore_1782/portmacro.h	67;"	d
StackType_t	portable/GCC/TriCore_1782/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/GCC/TriCore_1782/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/GCC/TriCore_1782/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/GCC/TriCore_1782/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portADDRESS_TO_CSA	portable/GCC/TriCore_1782/portmacro.h	135;"	d
portBASE_TYPE	portable/GCC/TriCore_1782/portmacro.h	94;"	d
portBYTE_ALIGNMENT	portable/GCC/TriCore_1782/portmacro.h	112;"	d
portCCPN_MASK	portable/GCC/TriCore_1782/portmacro.h	125;"	d
portCHAR	portable/GCC/TriCore_1782/portmacro.h	88;"	d
portCLEAN_UP_TCB	portable/GCC/TriCore_1782/portmacro.h	201;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/GCC/TriCore_1782/portmacro.h	170;"	d
portCRITICAL_NESTING_IN_TCB	portable/GCC/TriCore_1782/portmacro.h	114;"	d
portCSA_TO_ADDRESS	portable/GCC/TriCore_1782/portmacro.h	134;"	d
portDISABLE_INTERRUPTS	portable/GCC/TriCore_1782/portmacro.h	147;"	d
portDOUBLE	portable/GCC/TriCore_1782/portmacro.h	90;"	d
portENABLE_INTERRUPTS	portable/GCC/TriCore_1782/portmacro.h	159;"	d
portENTER_CRITICAL	portable/GCC/TriCore_1782/portmacro.h	129;"	d
portEXIT_CRITICAL	portable/GCC/TriCore_1782/portmacro.h	130;"	d
portFLOAT	portable/GCC/TriCore_1782/portmacro.h	89;"	d
portLONG	portable/GCC/TriCore_1782/portmacro.h	91;"	d
portMAX_DELAY	portable/GCC/TriCore_1782/portmacro.h	102;"	d
portMAX_DELAY	portable/GCC/TriCore_1782/portmacro.h	105;"	d
portNOP	portable/GCC/TriCore_1782/portmacro.h	113;"	d
portPRIVILEGE_BIT	portable/GCC/TriCore_1782/portmacro.h	123;"	d
portRESTORE_FIRST_TASK_PRIORITY_LEVEL	portable/GCC/TriCore_1782/portmacro.h	115;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/GCC/TriCore_1782/portmacro.h	184;"	d
portSHORT	portable/GCC/TriCore_1782/portmacro.h	92;"	d
portSTACK_GROWTH	portable/GCC/TriCore_1782/portmacro.h	110;"	d
portSTACK_TYPE	portable/GCC/TriCore_1782/portmacro.h	93;"	d
portSYSCALL_RAISE_PRIORITY	portable/GCC/TriCore_1782/portmacro.h	141;"	d
portSYSCALL_TASK_YIELD	portable/GCC/TriCore_1782/portmacro.h	140;"	d
portTASK_FUNCTION	portable/GCC/TriCore_1782/portmacro.h	193;"	d
portTASK_FUNCTION_PROTO	portable/GCC/TriCore_1782/portmacro.h	192;"	d
portTICK_PERIOD_MS	portable/GCC/TriCore_1782/portmacro.h	111;"	d
portYIELD	portable/GCC/TriCore_1782/portmacro.h	138;"	d
portYIELD_FROM_ISR	portable/GCC/TriCore_1782/portmacro.h	187;"	d
ulNotUsed	portable/GCC/TriCore_1782/portmacro.h	/^typedef struct MPU_SETTINGS { uint32_t ulNotUsed; } xMPU_SETTINGS;$/;"	m	struct:MPU_SETTINGS
xMPU_SETTINGS	portable/GCC/TriCore_1782/portmacro.h	/^typedef struct MPU_SETTINGS { uint32_t ulNotUsed; } xMPU_SETTINGS;$/;"	t	typeref:struct:MPU_SETTINGS
portASSERT_TRAP	portable/GCC/TriCore_1782/porttrap.c	96;"	d	file:
portCM_TRAP	portable/GCC/TriCore_1782/porttrap.c	94;"	d	file:
portIE_TRAP	portable/GCC/TriCore_1782/porttrap.c	93;"	d	file:
portIPT_TRAP	portable/GCC/TriCore_1782/porttrap.c	92;"	d	file:
portMMU_TRAP	portable/GCC/TriCore_1782/porttrap.c	91;"	d	file:
portNMI_TRAP	portable/GCC/TriCore_1782/porttrap.c	97;"	d	file:
portSBP_TRAP	portable/GCC/TriCore_1782/porttrap.c	95;"	d	file:
portTIN_ASSERT_ARITHMETIC_OVERFLOW	portable/GCC/TriCore_1782/porttrap.c	137;"	d	file:
portTIN_ASSERT_STICKY_ARITHMETIC_OVERFLOW	portable/GCC/TriCore_1782/porttrap.c	138;"	d	file:
portTIN_CM_CALL_DEPTH_OVERFLOW	portable/GCC/TriCore_1782/porttrap.c	121;"	d	file:
portTIN_CM_CALL_DEPTH_UNDEFLOW	portable/GCC/TriCore_1782/porttrap.c	122;"	d	file:
portTIN_CM_CALL_STACK_UNDERFLOW	portable/GCC/TriCore_1782/porttrap.c	124;"	d	file:
portTIN_CM_CONTEXT_TYPE	portable/GCC/TriCore_1782/porttrap.c	125;"	d	file:
portTIN_CM_FREE_CONTEXT_LIST_DEPLETION	portable/GCC/TriCore_1782/porttrap.c	120;"	d	file:
portTIN_CM_FREE_CONTEXT_LIST_UNDERFLOW	portable/GCC/TriCore_1782/porttrap.c	123;"	d	file:
portTIN_CM_NESTING_ERROR	portable/GCC/TriCore_1782/porttrap.c	126;"	d	file:
portTIN_IE_DATA_ADDRESS_ALIGNMENT	portable/GCC/TriCore_1782/porttrap.c	116;"	d	file:
portTIN_IE_ILLEGAL_OPCODE	portable/GCC/TriCore_1782/porttrap.c	113;"	d	file:
portTIN_IE_INVALID_LOCAL_MEMORY_ADDRESS	portable/GCC/TriCore_1782/porttrap.c	117;"	d	file:
portTIN_IE_INVALID_OPERAND	portable/GCC/TriCore_1782/porttrap.c	115;"	d	file:
portTIN_IE_UNIMPLEMENTED_OPCODE	portable/GCC/TriCore_1782/porttrap.c	114;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_EXECUTION	portable/GCC/TriCore_1782/porttrap.c	107;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_GLOBAL_REGISTER_WRITE_PROTECTION	portable/GCC/TriCore_1782/porttrap.c	110;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_NULL_ADDRESS	portable/GCC/TriCore_1782/porttrap.c	109;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_PERIPHERAL_ACCESS	portable/GCC/TriCore_1782/porttrap.c	108;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_READ	portable/GCC/TriCore_1782/porttrap.c	105;"	d	file:
portTIN_IPT_MEMORY_PROTECTION_WRITE	portable/GCC/TriCore_1782/porttrap.c	106;"	d	file:
portTIN_IPT_PRIVILIGED_INSTRUCTION	portable/GCC/TriCore_1782/porttrap.c	104;"	d	file:
portTIN_MMU_VIRTUAL_ADDRESS_FILL	portable/GCC/TriCore_1782/porttrap.c	100;"	d	file:
portTIN_MMU_VIRTUAL_ADDRESS_PROTECTION	portable/GCC/TriCore_1782/porttrap.c	101;"	d	file:
portTIN_NMI_NON_MASKABLE_INTERRUPT	portable/GCC/TriCore_1782/porttrap.c	141;"	d	file:
portTIN_SBP_COPROCESSOR_TRAP_ASYNCHRONOUS_ERROR	portable/GCC/TriCore_1782/porttrap.c	132;"	d	file:
portTIN_SBP_DATA_ACCESS_ASYNCHRONOUS_ERROR	portable/GCC/TriCore_1782/porttrap.c	131;"	d	file:
portTIN_SBP_DATA_ACCESS_SYNCHRONOUS_ERROR	portable/GCC/TriCore_1782/porttrap.c	130;"	d	file:
portTIN_SBP_DATA_MEMORY_INTEGRITY_ERROR	portable/GCC/TriCore_1782/porttrap.c	134;"	d	file:
portTIN_SBP_PROGRAM_FETCH_SYNCHRONOUS_ERROR	portable/GCC/TriCore_1782/porttrap.c	129;"	d	file:
portTIN_SBP_PROGRAM_MEMORY_INTEGRITY_ERROR	portable/GCC/TriCore_1782/porttrap.c	133;"	d	file:
vAssertionTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vAssertionTrap( int iTrapIdentification )$/;"	f
vContextManagementTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vContextManagementTrap( int iTrapIdentification )$/;"	f
vInstructionErrorTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vInstructionErrorTrap( int iTrapIdentification )$/;"	f
vInternalProtectionTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vInternalProtectionTrap( int iTrapIdentification )$/;"	f
vMMUTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vMMUTrap( int iTrapIdentification )$/;"	f
vNonMaskableInterruptTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vNonMaskableInterruptTrap( int iTrapIdentification )$/;"	f
vSystemBusAndPeripheralsTrap	portable/GCC/TriCore_1782/porttrap.c	/^void vSystemBusAndPeripheralsTrap( int iTrapIdentification )$/;"	f
vTrapInstallHandlers	portable/GCC/TriCore_1782/porttrap.c	/^void vTrapInstallHandlers( void )$/;"	f
A	portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v
A	portable/IAR/78K0R/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v
AX	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, SP					$/;"	v
AX	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, [HL]$/;"	v
AX	portable/IAR/78K0R/ISR_Support.h	/^	POP	      AX	                ; Restore usCriticalNesting value.$/;"	v
BC	portable/IAR/78K0R/ISR_Support.h	/^	POP	      BC                    ; Restore the necessary general purpose registers.$/;"	v
CS	portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, CS                 ; Save CS register.$/;"	v
ENDM	portable/IAR/78K0R/ISR_Support.h	/^	ENDM$/;"	v
ES	portable/IAR/78K0R/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v
HL	portable/IAR/78K0R/ISR_Support.h	/^	POP       HL                    ; Restore general purpose register HL.$/;"	v
MACRO	portable/IAR/78K0R/ISR_Support.h	/^;   portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/78K0R/ISR_Support.h	/^;   portSAVE_CONTEXT MACRO$/;"	v
MOVW	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      [HL], AX					$/;"	v
Pointer	portable/IAR/78K0R/ISR_Support.h	/^;	memory mode) registers the usCriticalNesting Value and the Stack Pointer$/;"	v
SP	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      SP, AX$/;"	v
X	portable/IAR/78K0R/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v
pxCurrentTCB	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB	    ; Restore the Stack pointer.$/;"	v
pxCurrentTCB	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB 	    ; Save the Stack pointer.$/;"	v
registers	portable/IAR/78K0R/ISR_Support.h	/^;   Saves the context of the general purpose registers, CS and ES (only in far $/;"	v
scheduler	portable/IAR/78K0R/ISR_Support.h	/^; Variables used by scheduler$/;"	v
stack	portable/IAR/78K0R/ISR_Support.h	/^;   of the active Task onto the task stack$/;"	v
stack	portable/IAR/78K0R/ISR_Support.h	/^;   of the selected task from the task stack$/;"	v
usCriticalNesting	portable/IAR/78K0R/ISR_Support.h	/^	MOVW      AX, usCriticalNesting ; Save the usCriticalNesting value.$/;"	v
usCriticalNesting	portable/IAR/78K0R/ISR_Support.h	/^;   Restores the task Stack Pointer then use this to restore usCriticalNesting,$/;"	v
TCB_t	portable/IAR/78K0R/port.c	/^typedef void TCB_t;$/;"	t	file:
portINITIAL_CRITICAL_NESTING	portable/IAR/78K0R/port.c	75;"	d	file:
portPSW	portable/IAR/78K0R/port.c	88;"	d	file:
prvSetupTimerInterrupt	portable/IAR/78K0R/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/78K0R/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/IAR/78K0R/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/IAR/78K0R/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/IAR/78K0R/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/78K0R/portmacro.h	/^typedef short BaseType_t;$/;"	t
LVI_DISABLED	portable/IAR/78K0R/portmacro.h	172;"	d
LVI_ENABLED	portable/IAR/78K0R/portmacro.h	171;"	d
OCD_DISABLED	portable/IAR/78K0R/portmacro.h	174;"	d
OCD_ENABLED	portable/IAR/78K0R/portmacro.h	175;"	d
OCD_ENABLED_ERASE	portable/IAR/78K0R/portmacro.h	176;"	d
OPT_BYTES_SIZE	portable/IAR/78K0R/portmacro.h	168;"	d
PORTMACRO_H	portable/IAR/78K0R/portmacro.h	67;"	d
RESERVED_FF	portable/IAR/78K0R/portmacro.h	173;"	d
SECU_ID_SIZE	portable/IAR/78K0R/portmacro.h	169;"	d
StackType_t	portable/IAR/78K0R/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/78K0R/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
TickType_t	portable/IAR/78K0R/portmacro.h	/^	typedef unsigned int TickType_t;$/;"	t
UBaseType_t	portable/IAR/78K0R/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
WATCHDOG_DISABLED	portable/IAR/78K0R/portmacro.h	170;"	d
portBASE_TYPE	portable/IAR/78K0R/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/IAR/78K0R/portmacro.h	153;"	d
portCHAR	portable/IAR/78K0R/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/IAR/78K0R/portmacro.h	107;"	d
portDOUBLE	portable/IAR/78K0R/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/IAR/78K0R/portmacro.h	108;"	d
portENTER_CRITICAL	portable/IAR/78K0R/portmacro.h	114;"	d
portEXIT_CRITICAL	portable/IAR/78K0R/portmacro.h	126;"	d
portFLOAT	portable/IAR/78K0R/portmacro.h	86;"	d
portLONG	portable/IAR/78K0R/portmacro.h	88;"	d
portMAX_DELAY	portable/IAR/78K0R/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/78K0R/portmacro.h	99;"	d
portNOP	portable/IAR/78K0R/portmacro.h	149;"	d
portNO_CRITICAL_SECTION_NESTING	portable/IAR/78K0R/portmacro.h	112;"	d
portSHORT	portable/IAR/78K0R/portmacro.h	89;"	d
portSTACK_GROWTH	portable/IAR/78K0R/portmacro.h	154;"	d
portSTACK_TYPE	portable/IAR/78K0R/portmacro.h	90;"	d
portTASK_FUNCTION	portable/IAR/78K0R/portmacro.h	160;"	d
portTASK_FUNCTION_PROTO	portable/IAR/78K0R/portmacro.h	159;"	d
portTICK_PERIOD_MS	portable/IAR/78K0R/portmacro.h	155;"	d
portYIELD	portable/IAR/78K0R/portmacro.h	147;"	d
portYIELD_FROM_ISR	portable/IAR/78K0R/portmacro.h	148;"	d
FreeRTOS_Tick_Handler	portable/IAR/ARM_CA9/port.c	/^void FreeRTOS_Tick_Handler( void )$/;"	f
configCLEAR_TICK_INTERRUPT	portable/IAR/ARM_CA9/port.c	117;"	d	file:
portAPSR_MODE_BITS_MASK	portable/IAR/ARM_CA9/port.c	145;"	d	file:
portAPSR_USER_MODE	portable/IAR/ARM_CA9/port.c	149;"	d	file:
portBINARY_POINT_BITS	portable/IAR/ARM_CA9/port.c	142;"	d	file:
portCLEAR_INTERRUPT_MASK	portable/IAR/ARM_CA9/port.c	152;"	d	file:
portINITIAL_SPSR	portable/IAR/ARM_CA9/port.c	136;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/ARM_CA9/port.c	122;"	d	file:
portNO_FLOATING_POINT_CONTEXT	portable/IAR/ARM_CA9/port.c	133;"	d	file:
portTHUMB_MODE_ADDRESS	portable/IAR/ARM_CA9/port.c	138;"	d	file:
portTHUMB_MODE_BIT	portable/IAR/ARM_CA9/port.c	137;"	d	file:
portUNMASK_VALUE	portable/IAR/ARM_CA9/port.c	126;"	d	file:
pxPortInitialiseStack	portable/IAR/ARM_CA9/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/ARM_CA9/port.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
ulPortInterruptNesting	portable/IAR/ARM_CA9/port.c	/^uint32_t ulPortInterruptNesting = 0UL;$/;"	v
ulPortSetInterruptMask	portable/IAR/ARM_CA9/port.c	/^uint32_t ulPortSetInterruptMask( void )$/;"	f
ulPortTaskHasFPUContext	portable/IAR/ARM_CA9/port.c	/^uint32_t ulPortTaskHasFPUContext = pdFALSE;$/;"	v
ulPortYieldRequired	portable/IAR/ARM_CA9/port.c	/^uint32_t ulPortYieldRequired = pdFALSE;$/;"	v
vPortClearInterruptMask	portable/IAR/ARM_CA9/port.c	/^void vPortClearInterruptMask( uint32_t ulNewMaskValue )$/;"	f
vPortEndScheduler	portable/IAR/ARM_CA9/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/ARM_CA9/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/ARM_CA9/port.c	/^void vPortExitCritical( void )$/;"	f
vPortTaskUsesFPU	portable/IAR/ARM_CA9/port.c	/^void vPortTaskUsesFPU( void )$/;"	f
vPortValidateInterruptPriority	portable/IAR/ARM_CA9/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
xPortStartScheduler	portable/IAR/ARM_CA9/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
FPSCR	portable/IAR/ARM_CA9/portASM.h	/^	VMSRNE  FPSCR, R0$/;"	v
If	portable/IAR/ARM_CA9/portASM.h	/^	; Does the task have a floating point context that needs saving?  If$/;"	v
R0	portable/IAR/ARM_CA9/portASM.h	/^	LDR		R0, =pxCurrentTCB$/;"	v
R0	portable/IAR/ARM_CA9/portASM.h	/^	LDR		R0, =ulCriticalNesting$/;"	v
R0	portable/IAR/ARM_CA9/portASM.h	/^	VMSRNE  FPSCR, R0$/;"	v
R1	portable/IAR/ARM_CA9/portASM.h	/^	CMP		R1, #0$/;"	v
R1	portable/IAR/ARM_CA9/portASM.h	/^	FMRXNE  R1,  FPSCR$/;"	v
R2	portable/IAR/ARM_CA9/portASM.h	/^	LDR		R2, =portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS$/;"	v
R2	portable/IAR/ARM_CA9/portASM.h	/^	LDR		R2, =ulCriticalNesting$/;"	v
R3	portable/IAR/ARM_CA9/portASM.h	/^	CMP		R3, #0$/;"	v
R4	portable/IAR/ARM_CA9/portASM.h	/^	LDRNE	R4, =( configMAX_API_CALL_INTERRUPT_PRIORITY << portPRIORITY_SHIFT )$/;"	v
R4	portable/IAR/ARM_CA9/portASM.h	/^	MOVEQ	R4, #255$/;"	v
SP	portable/IAR/ARM_CA9/portASM.h	/^	LDR		SP, [R1]$/;"	v
SP	portable/IAR/ARM_CA9/portASM.h	/^	STR		SP, [R1]$/;"	v
SYS_MODE	portable/IAR/ARM_CA9/portASM.h	/^	CPS		#SYS_MODE$/;"	v
code	portable/IAR/ARM_CA9/portASM.h	/^	; Return to the task code, loading CPSR on the way.$/;"	v
context	portable/IAR/ARM_CA9/portASM.h	/^	; Restore the floating point context, if any$/;"	v
context	portable/IAR/ARM_CA9/portASM.h	/^	; Save the floating point context, if any$/;"	v
endm	portable/IAR/ARM_CA9/portASM.h	/^	endm$/;"	v
macro	portable/IAR/ARM_CA9/portASM.h	/^portRESTORE_CONTEXT macro$/;"	v
macro	portable/IAR/ARM_CA9/portASM.h	/^portSAVE_CONTEXT macro$/;"	v
restored	portable/IAR/ARM_CA9/portASM.h	/^	; Is there a floating point context to restore?  If the restored$/;"	v
sp	portable/IAR/ARM_CA9/portASM.h	/^	SRSDB	sp!, #SYS_MODE$/;"	v
to	portable/IAR/ARM_CA9/portASM.h	/^	; Save the LR and SPSR onto the system mode stack before switching to$/;"	v
FreeRTOS_IRQ_Handler	portable/IAR/ARM_CA9/portASM.s	/^FreeRTOS_IRQ_Handler$/;"	l
FreeRTOS_SWI_Handler	portable/IAR/ARM_CA9/portASM.s	/^FreeRTOS_SWI_Handler$/;"	l
IRQ_MODE	portable/IAR/ARM_CA9/portASM.s	/^IRQ_MODE			EQU		0x12$/;"	d
SVC_MODE	portable/IAR/ARM_CA9/portASM.s	/^SVC_MODE			EQU		0x13$/;"	d
SYS_MODE	portable/IAR/ARM_CA9/portASM.s	/^SYS_MODE			EQU		0x1f$/;"	d
exit_without_switch	portable/IAR/ARM_CA9/portASM.s	/^exit_without_switch$/;"	l
switch_before_exit	portable/IAR/ARM_CA9/portASM.s	/^switch_before_exit$/;"	l
vPortRestoreTaskContext	portable/IAR/ARM_CA9/portASM.s	/^vPortRestoreTaskContext$/;"	l
BaseType_t	portable/IAR/ARM_CA9/portmacro.h	/^	typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/ARM_CA9/portmacro.h	67;"	d
StackType_t	portable/IAR/ARM_CA9/portmacro.h	/^	typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/ARM_CA9/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/ARM_CA9/portmacro.h	/^	typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/IAR/ARM_CA9/portmacro.h	183;"	d
portBASE_TYPE	portable/IAR/ARM_CA9/portmacro.h	95;"	d
portBYTE_ALIGNMENT	portable/IAR/ARM_CA9/portmacro.h	109;"	d
portCHAR	portable/IAR/ARM_CA9/portmacro.h	89;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CA9/portmacro.h	146;"	d
portDISABLE_INTERRUPTS	portable/IAR/ARM_CA9/portmacro.h	143;"	d
portDOUBLE	portable/IAR/ARM_CA9/portmacro.h	91;"	d
portENABLE_INTERRUPTS	portable/IAR/ARM_CA9/portmacro.h	144;"	d
portEND_SWITCHING_ISR	portable/IAR/ARM_CA9/portmacro.h	116;"	d
portENTER_CRITICAL	portable/IAR/ARM_CA9/portmacro.h	141;"	d
portEXIT_CRITICAL	portable/IAR/ARM_CA9/portmacro.h	142;"	d
portFLOAT	portable/IAR/ARM_CA9/portmacro.h	90;"	d
portGET_HIGHEST_PRIORITY	portable/IAR/ARM_CA9/portmacro.h	177;"	d
portICCBPR_BINARY_POINT_OFFSET	portable/IAR/ARM_CA9/portmacro.h	227;"	d
portICCBPR_BINARY_POINT_REGISTER	portable/IAR/ARM_CA9/portmacro.h	235;"	d
portICCEOIR_END_OF_INTERRUPT_OFFSET	portable/IAR/ARM_CA9/portmacro.h	226;"	d
portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS	portable/IAR/ARM_CA9/portmacro.h	233;"	d
portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET	portable/IAR/ARM_CA9/portmacro.h	225;"	d
portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS	portable/IAR/ARM_CA9/portmacro.h	232;"	d
portICCPMR_PRIORITY_MASK_OFFSET	portable/IAR/ARM_CA9/portmacro.h	224;"	d
portICCPMR_PRIORITY_MASK_REGISTER	portable/IAR/ARM_CA9/portmacro.h	231;"	d
portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS	portable/IAR/ARM_CA9/portmacro.h	234;"	d
portICCRPR_RUNNING_PRIORITY_OFFSET	portable/IAR/ARM_CA9/portmacro.h	228;"	d
portICCRPR_RUNNING_PRIORITY_REGISTER	portable/IAR/ARM_CA9/portmacro.h	236;"	d
portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS	portable/IAR/ARM_CA9/portmacro.h	230;"	d
portLONG	portable/IAR/ARM_CA9/portmacro.h	92;"	d
portLOWEST_INTERRUPT_PRIORITY	portable/IAR/ARM_CA9/portmacro.h	165;"	d
portLOWEST_USABLE_INTERRUPT_PRIORITY	portable/IAR/ARM_CA9/portmacro.h	166;"	d
portMAX_BINARY_POINT_VALUE	portable/IAR/ARM_CA9/portmacro.h	206;"	d
portMAX_BINARY_POINT_VALUE	portable/IAR/ARM_CA9/portmacro.h	209;"	d
portMAX_BINARY_POINT_VALUE	portable/IAR/ARM_CA9/portmacro.h	212;"	d
portMAX_BINARY_POINT_VALUE	portable/IAR/ARM_CA9/portmacro.h	215;"	d
portMAX_BINARY_POINT_VALUE	portable/IAR/ARM_CA9/portmacro.h	218;"	d
portMAX_DELAY	portable/IAR/ARM_CA9/portmacro.h	102;"	d
portNOP	portable/IAR/ARM_CA9/portmacro.h	186;"	d
portPRIORITY_SHIFT	portable/IAR/ARM_CA9/portmacro.h	205;"	d
portPRIORITY_SHIFT	portable/IAR/ARM_CA9/portmacro.h	208;"	d
portPRIORITY_SHIFT	portable/IAR/ARM_CA9/portmacro.h	211;"	d
portPRIORITY_SHIFT	portable/IAR/ARM_CA9/portmacro.h	214;"	d
portPRIORITY_SHIFT	portable/IAR/ARM_CA9/portmacro.h	217;"	d
portRECORD_READY_PRIORITY	portable/IAR/ARM_CA9/portmacro.h	172;"	d
portRESET_READY_PRIORITY	portable/IAR/ARM_CA9/portmacro.h	173;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CA9/portmacro.h	145;"	d
portSHORT	portable/IAR/ARM_CA9/portmacro.h	93;"	d
portSTACK_GROWTH	portable/IAR/ARM_CA9/portmacro.h	107;"	d
portSTACK_TYPE	portable/IAR/ARM_CA9/portmacro.h	94;"	d
portTASK_FUNCTION	portable/IAR/ARM_CA9/portmacro.h	154;"	d
portTASK_FUNCTION_PROTO	portable/IAR/ARM_CA9/portmacro.h	153;"	d
portTASK_USES_FLOATING_POINT	portable/IAR/ARM_CA9/portmacro.h	163;"	d
portTICK_PERIOD_MS	portable/IAR/ARM_CA9/portmacro.h	108;"	d
portYIELD	portable/IAR/ARM_CA9/portmacro.h	127;"	d
portYIELD_FROM_ISR	portable/IAR/ARM_CA9/portmacro.h	126;"	d
configKERNEL_INTERRUPT_PRIORITY	portable/IAR/ARM_CM0/port.c	95;"	d	file:
portINITIAL_XPSR	portable/IAR/ARM_CM0/port.c	89;"	d	file:
portMIN_INTERRUPT_PRIORITY	portable/IAR/ARM_CM0/port.c	84;"	d	file:
portNVIC_PENDSV_PRI	portable/IAR/ARM_CM0/port.c	85;"	d	file:
portNVIC_SYSPRI2	portable/IAR/ARM_CM0/port.c	80;"	d	file:
portNVIC_SYSTICK_CLK	portable/IAR/ARM_CM0/port.c	81;"	d	file:
portNVIC_SYSTICK_CTRL	portable/IAR/ARM_CM0/port.c	78;"	d	file:
portNVIC_SYSTICK_ENABLE	portable/IAR/ARM_CM0/port.c	83;"	d	file:
portNVIC_SYSTICK_INT	portable/IAR/ARM_CM0/port.c	82;"	d	file:
portNVIC_SYSTICK_LOAD	portable/IAR/ARM_CM0/port.c	79;"	d	file:
portNVIC_SYSTICK_PRI	portable/IAR/ARM_CM0/port.c	86;"	d	file:
prvSetupTimerInterrupt	portable/IAR/ARM_CM0/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvTaskExitError	portable/IAR/ARM_CM0/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/ARM_CM0/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
uxCriticalNesting	portable/IAR/ARM_CM0/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortEndScheduler	portable/IAR/ARM_CM0/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/ARM_CM0/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/ARM_CM0/port.c	/^void vPortExitCritical( void )$/;"	f
vPortYield	portable/IAR/ARM_CM0/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/IAR/ARM_CM0/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/IAR/ARM_CM0/port.c	/^void xPortSysTickHandler( void )$/;"	f
ulSetInterruptMaskFromISR	portable/IAR/ARM_CM0/portasm.s	/^ulSetInterruptMaskFromISR$/;"	l
vClearInterruptMaskFromISR	portable/IAR/ARM_CM0/portasm.s	/^vClearInterruptMaskFromISR$/;"	l
vPortStartFirstTask	portable/IAR/ARM_CM0/portasm.s	/^vPortStartFirstTask$/;"	l
vSetMSP	portable/IAR/ARM_CM0/portasm.s	/^vSetMSP$/;"	l
xPortPendSVHandler	portable/IAR/ARM_CM0/portasm.s	/^xPortPendSVHandler:$/;"	l
BaseType_t	portable/IAR/ARM_CM0/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/ARM_CM0/portmacro.h	68;"	d
StackType_t	portable/IAR/ARM_CM0/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/ARM_CM0/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/ARM_CM0/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/ARM_CM0/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/ARM_CM0/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/IAR/ARM_CM0/portmacro.h	110;"	d
portCHAR	portable/IAR/ARM_CM0/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CM0/portmacro.h	136;"	d
portDISABLE_INTERRUPTS	portable/IAR/ARM_CM0/portmacro.h	131;"	d
portDOUBLE	portable/IAR/ARM_CM0/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/IAR/ARM_CM0/portmacro.h	132;"	d
portEND_SWITCHING_ISR	portable/IAR/ARM_CM0/portmacro.h	119;"	d
portENTER_CRITICAL	portable/IAR/ARM_CM0/portmacro.h	133;"	d
portEXIT_CRITICAL	portable/IAR/ARM_CM0/portmacro.h	134;"	d
portFLOAT	portable/IAR/ARM_CM0/portmacro.h	86;"	d
portLONG	portable/IAR/ARM_CM0/portmacro.h	88;"	d
portMAX_DELAY	portable/IAR/ARM_CM0/portmacro.h	100;"	d
portMAX_DELAY	portable/IAR/ARM_CM0/portmacro.h	103;"	d
portNOP	portable/IAR/ARM_CM0/portmacro.h	144;"	d
portNVIC_INT_CTRL	portable/IAR/ARM_CM0/portmacro.h	116;"	d
portNVIC_PENDSVSET	portable/IAR/ARM_CM0/portmacro.h	117;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CM0/portmacro.h	135;"	d
portSHORT	portable/IAR/ARM_CM0/portmacro.h	89;"	d
portSTACK_GROWTH	portable/IAR/ARM_CM0/portmacro.h	108;"	d
portSTACK_TYPE	portable/IAR/ARM_CM0/portmacro.h	90;"	d
portTASK_FUNCTION	portable/IAR/ARM_CM0/portmacro.h	142;"	d
portTASK_FUNCTION_PROTO	portable/IAR/ARM_CM0/portmacro.h	141;"	d
portTICK_PERIOD_MS	portable/IAR/ARM_CM0/portmacro.h	109;"	d
portYIELD	portable/IAR/ARM_CM0/portmacro.h	118;"	d
portYIELD_FROM_ISR	portable/IAR/ARM_CM0/portmacro.h	120;"	d
configKERNEL_INTERRUPT_PRIORITY	portable/IAR/ARM_CM3/port.c	131;"	d	file:
configSYSTICK_CLOCK_HZ	portable/IAR/ARM_CM3/port.c	82;"	d	file:
pcInterruptPriorityRegisters	portable/IAR/ARM_CM3/port.c	/^	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;$/;"	v	file:
portAIRCR_REG	portable/IAR/ARM_CM3/port.c	109;"	d	file:
portFIRST_USER_INTERRUPT_NUMBER	portable/IAR/ARM_CM3/port.c	107;"	d	file:
portINITIAL_XPSR	portable/IAR/ARM_CM3/port.c	117;"	d	file:
portMAX_24_BIT_NUMBER	portable/IAR/ARM_CM3/port.c	120;"	d	file:
portMAX_8_BIT_VALUE	portable/IAR/ARM_CM3/port.c	110;"	d	file:
portMAX_PRIGROUP_BITS	portable/IAR/ARM_CM3/port.c	112;"	d	file:
portMISSED_COUNTS_FACTOR	portable/IAR/ARM_CM3/port.c	125;"	d	file:
portNVIC_IP_REGISTERS_OFFSET_16	portable/IAR/ARM_CM3/port.c	108;"	d	file:
portNVIC_PENDSVCLEAR_BIT	portable/IAR/ARM_CM3/port.c	100;"	d	file:
portNVIC_PENDSV_PRI	portable/IAR/ARM_CM3/port.c	103;"	d	file:
portNVIC_PEND_SYSTICK_CLEAR_BIT	portable/IAR/ARM_CM3/port.c	101;"	d	file:
portNVIC_SYSPRI2_REG	portable/IAR/ARM_CM3/port.c	95;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/IAR/ARM_CM3/port.c	84;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/IAR/ARM_CM3/port.c	88;"	d	file:
portNVIC_SYSTICK_COUNT_FLAG_BIT	portable/IAR/ARM_CM3/port.c	99;"	d	file:
portNVIC_SYSTICK_CTRL_REG	portable/IAR/ARM_CM3/port.c	92;"	d	file:
portNVIC_SYSTICK_CURRENT_VALUE_REG	portable/IAR/ARM_CM3/port.c	94;"	d	file:
portNVIC_SYSTICK_ENABLE_BIT	portable/IAR/ARM_CM3/port.c	98;"	d	file:
portNVIC_SYSTICK_INT_BIT	portable/IAR/ARM_CM3/port.c	97;"	d	file:
portNVIC_SYSTICK_LOAD_REG	portable/IAR/ARM_CM3/port.c	93;"	d	file:
portNVIC_SYSTICK_PRI	portable/IAR/ARM_CM3/port.c	104;"	d	file:
portPRIGROUP_SHIFT	portable/IAR/ARM_CM3/port.c	114;"	d	file:
portPRIORITY_GROUP_MASK	portable/IAR/ARM_CM3/port.c	113;"	d	file:
portTOP_BIT_OF_BYTE	portable/IAR/ARM_CM3/port.c	111;"	d	file:
prvTaskExitError	portable/IAR/ARM_CM3/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/ARM_CM3/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucMaxSysCallPriority	portable/IAR/ARM_CM3/port.c	/^	 static uint8_t ucMaxSysCallPriority = 0;$/;"	v	file:
ulMaxPRIGROUPValue	portable/IAR/ARM_CM3/port.c	/^	 static uint32_t ulMaxPRIGROUPValue = 0;$/;"	v	file:
ulStoppedTimerCompensation	portable/IAR/ARM_CM3/port.c	/^	static uint32_t ulStoppedTimerCompensation = 0;$/;"	v	file:
ulTimerCountsForOneTick	portable/IAR/ARM_CM3/port.c	/^	static uint32_t ulTimerCountsForOneTick = 0;$/;"	v	file:
uxCriticalNesting	portable/IAR/ARM_CM3/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortEndScheduler	portable/IAR/ARM_CM3/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/ARM_CM3/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/ARM_CM3/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSetupTimerInterrupt	portable/IAR/ARM_CM3/port.c	/^__weak void vPortSetupTimerInterrupt( void )$/;"	f
vPortSuppressTicksAndSleep	portable/IAR/ARM_CM3/port.c	/^	__weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortValidateInterruptPriority	portable/IAR/ARM_CM3/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
vPortYield	portable/IAR/ARM_CM3/port.c	/^void vPortYield( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/IAR/ARM_CM3/port.c	/^	static uint32_t xMaximumPossibleSuppressedTicks = 0;$/;"	v	file:
xPortStartScheduler	portable/IAR/ARM_CM3/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/IAR/ARM_CM3/port.c	/^void xPortSysTickHandler( void )$/;"	f
ulPortSetInterruptMask	portable/IAR/ARM_CM3/portasm.s	/^ulPortSetInterruptMask:$/;"	l
vPortClearInterruptMask	portable/IAR/ARM_CM3/portasm.s	/^vPortClearInterruptMask:$/;"	l
vPortSVCHandler	portable/IAR/ARM_CM3/portasm.s	/^vPortSVCHandler:$/;"	l
vPortStartFirstTask	portable/IAR/ARM_CM3/portasm.s	/^vPortStartFirstTask$/;"	l
xPortPendSVHandler	portable/IAR/ARM_CM3/portasm.s	/^xPortPendSVHandler:$/;"	l
BaseType_t	portable/IAR/ARM_CM3/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/ARM_CM3/portmacro.h	68;"	d
StackType_t	portable/IAR/ARM_CM3/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/ARM_CM3/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/ARM_CM3/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/ARM_CM3/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/IAR/ARM_CM3/portmacro.h	171;"	d
portBASE_TYPE	portable/IAR/ARM_CM3/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/IAR/ARM_CM3/portmacro.h	109;"	d
portCHAR	portable/IAR/ARM_CM3/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CM3/portmacro.h	152;"	d
portDISABLE_INTERRUPTS	portable/IAR/ARM_CM3/portmacro.h	147;"	d
portDOUBLE	portable/IAR/ARM_CM3/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/IAR/ARM_CM3/portmacro.h	148;"	d
portEND_SWITCHING_ISR	portable/IAR/ARM_CM3/portmacro.h	117;"	d
portENTER_CRITICAL	portable/IAR/ARM_CM3/portmacro.h	149;"	d
portEXIT_CRITICAL	portable/IAR/ARM_CM3/portmacro.h	150;"	d
portFLOAT	portable/IAR/ARM_CM3/portmacro.h	86;"	d
portGET_HIGHEST_PRIORITY	portable/IAR/ARM_CM3/portmacro.h	136;"	d
portLONG	portable/IAR/ARM_CM3/portmacro.h	88;"	d
portMAX_DELAY	portable/IAR/ARM_CM3/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/ARM_CM3/portmacro.h	99;"	d
portNOP	portable/IAR/ARM_CM3/portmacro.h	175;"	d
portNVIC_INT_CTRL_REG	portable/IAR/ARM_CM3/portmacro.h	114;"	d
portNVIC_PENDSVSET_BIT	portable/IAR/ARM_CM3/portmacro.h	115;"	d
portRECORD_READY_PRIORITY	portable/IAR/ARM_CM3/portmacro.h	130;"	d
portRESET_READY_PRIORITY	portable/IAR/ARM_CM3/portmacro.h	131;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CM3/portmacro.h	151;"	d
portSHORT	portable/IAR/ARM_CM3/portmacro.h	89;"	d
portSTACK_GROWTH	portable/IAR/ARM_CM3/portmacro.h	107;"	d
portSTACK_TYPE	portable/IAR/ARM_CM3/portmacro.h	90;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/IAR/ARM_CM3/portmacro.h	158;"	d
portTASK_FUNCTION	portable/IAR/ARM_CM3/portmacro.h	166;"	d
portTASK_FUNCTION_PROTO	portable/IAR/ARM_CM3/portmacro.h	165;"	d
portTICK_PERIOD_MS	portable/IAR/ARM_CM3/portmacro.h	108;"	d
portYIELD	portable/IAR/ARM_CM3/portmacro.h	116;"	d
portYIELD_FROM_ISR	portable/IAR/ARM_CM3/portmacro.h	118;"	d
configSYSTICK_CLOCK_HZ	portable/IAR/ARM_CM4F/port.c	86;"	d	file:
pcInterruptPriorityRegisters	portable/IAR/ARM_CM4F/port.c	/^	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;$/;"	v	file:
portAIRCR_REG	portable/IAR/ARM_CM4F/port.c	113;"	d	file:
portASPEN_AND_LSPEN_BITS	portable/IAR/ARM_CM4F/port.c	122;"	d	file:
portFIRST_USER_INTERRUPT_NUMBER	portable/IAR/ARM_CM4F/port.c	111;"	d	file:
portFPCCR	portable/IAR/ARM_CM4F/port.c	121;"	d	file:
portINITIAL_EXEC_RETURN	portable/IAR/ARM_CM4F/port.c	126;"	d	file:
portINITIAL_XPSR	portable/IAR/ARM_CM4F/port.c	125;"	d	file:
portMAX_24_BIT_NUMBER	portable/IAR/ARM_CM4F/port.c	129;"	d	file:
portMAX_8_BIT_VALUE	portable/IAR/ARM_CM4F/port.c	114;"	d	file:
portMAX_PRIGROUP_BITS	portable/IAR/ARM_CM4F/port.c	116;"	d	file:
portMISSED_COUNTS_FACTOR	portable/IAR/ARM_CM4F/port.c	134;"	d	file:
portNVIC_IP_REGISTERS_OFFSET_16	portable/IAR/ARM_CM4F/port.c	112;"	d	file:
portNVIC_PENDSVCLEAR_BIT	portable/IAR/ARM_CM4F/port.c	104;"	d	file:
portNVIC_PENDSV_PRI	portable/IAR/ARM_CM4F/port.c	107;"	d	file:
portNVIC_PEND_SYSTICK_CLEAR_BIT	portable/IAR/ARM_CM4F/port.c	105;"	d	file:
portNVIC_SYSPRI2_REG	portable/IAR/ARM_CM4F/port.c	99;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/IAR/ARM_CM4F/port.c	88;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/IAR/ARM_CM4F/port.c	92;"	d	file:
portNVIC_SYSTICK_COUNT_FLAG_BIT	portable/IAR/ARM_CM4F/port.c	103;"	d	file:
portNVIC_SYSTICK_CTRL_REG	portable/IAR/ARM_CM4F/port.c	96;"	d	file:
portNVIC_SYSTICK_CURRENT_VALUE_REG	portable/IAR/ARM_CM4F/port.c	98;"	d	file:
portNVIC_SYSTICK_ENABLE_BIT	portable/IAR/ARM_CM4F/port.c	102;"	d	file:
portNVIC_SYSTICK_INT_BIT	portable/IAR/ARM_CM4F/port.c	101;"	d	file:
portNVIC_SYSTICK_LOAD_REG	portable/IAR/ARM_CM4F/port.c	97;"	d	file:
portNVIC_SYSTICK_PRI	portable/IAR/ARM_CM4F/port.c	108;"	d	file:
portPRIGROUP_SHIFT	portable/IAR/ARM_CM4F/port.c	118;"	d	file:
portPRIORITY_GROUP_MASK	portable/IAR/ARM_CM4F/port.c	117;"	d	file:
portTOP_BIT_OF_BYTE	portable/IAR/ARM_CM4F/port.c	115;"	d	file:
prvTaskExitError	portable/IAR/ARM_CM4F/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/ARM_CM4F/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucMaxSysCallPriority	portable/IAR/ARM_CM4F/port.c	/^	 static uint8_t ucMaxSysCallPriority = 0;$/;"	v	file:
ulMaxPRIGROUPValue	portable/IAR/ARM_CM4F/port.c	/^	 static uint32_t ulMaxPRIGROUPValue = 0;$/;"	v	file:
ulStoppedTimerCompensation	portable/IAR/ARM_CM4F/port.c	/^	static uint32_t ulStoppedTimerCompensation = 0;$/;"	v	file:
ulTimerCountsForOneTick	portable/IAR/ARM_CM4F/port.c	/^	static uint32_t ulTimerCountsForOneTick = 0;$/;"	v	file:
uxCriticalNesting	portable/IAR/ARM_CM4F/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortEndScheduler	portable/IAR/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSetupTimerInterrupt	portable/IAR/ARM_CM4F/port.c	/^__weak void vPortSetupTimerInterrupt( void )$/;"	f
vPortSuppressTicksAndSleep	portable/IAR/ARM_CM4F/port.c	/^	__weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortValidateInterruptPriority	portable/IAR/ARM_CM4F/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
vPortYield	portable/IAR/ARM_CM4F/port.c	/^void vPortYield( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/IAR/ARM_CM4F/port.c	/^	static uint32_t xMaximumPossibleSuppressedTicks = 0;$/;"	v	file:
xPortStartScheduler	portable/IAR/ARM_CM4F/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/IAR/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f
ulPortSetInterruptMask	portable/IAR/ARM_CM4F/portasm.s	/^ulPortSetInterruptMask:$/;"	l
vPortClearInterruptMask	portable/IAR/ARM_CM4F/portasm.s	/^vPortClearInterruptMask:$/;"	l
vPortEnableVFP	portable/IAR/ARM_CM4F/portasm.s	/^vPortEnableVFP:$/;"	l
vPortSVCHandler	portable/IAR/ARM_CM4F/portasm.s	/^vPortSVCHandler:$/;"	l
vPortStartFirstTask	portable/IAR/ARM_CM4F/portasm.s	/^vPortStartFirstTask$/;"	l
xPortPendSVHandler	portable/IAR/ARM_CM4F/portasm.s	/^xPortPendSVHandler:$/;"	l
BaseType_t	portable/IAR/ARM_CM4F/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/ARM_CM4F/portmacro.h	68;"	d
StackType_t	portable/IAR/ARM_CM4F/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/ARM_CM4F/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/ARM_CM4F/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/ARM_CM4F/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/IAR/ARM_CM4F/portmacro.h	172;"	d
portBASE_TYPE	portable/IAR/ARM_CM4F/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/IAR/ARM_CM4F/portmacro.h	109;"	d
portCHAR	portable/IAR/ARM_CM4F/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CM4F/portmacro.h	152;"	d
portDISABLE_INTERRUPTS	portable/IAR/ARM_CM4F/portmacro.h	147;"	d
portDOUBLE	portable/IAR/ARM_CM4F/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/IAR/ARM_CM4F/portmacro.h	148;"	d
portEND_SWITCHING_ISR	portable/IAR/ARM_CM4F/portmacro.h	117;"	d
portENTER_CRITICAL	portable/IAR/ARM_CM4F/portmacro.h	149;"	d
portEXIT_CRITICAL	portable/IAR/ARM_CM4F/portmacro.h	150;"	d
portFLOAT	portable/IAR/ARM_CM4F/portmacro.h	86;"	d
portGET_HIGHEST_PRIORITY	portable/IAR/ARM_CM4F/portmacro.h	136;"	d
portLONG	portable/IAR/ARM_CM4F/portmacro.h	88;"	d
portMAX_DELAY	portable/IAR/ARM_CM4F/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/ARM_CM4F/portmacro.h	99;"	d
portNOP	portable/IAR/ARM_CM4F/portmacro.h	176;"	d
portNVIC_INT_CTRL_REG	portable/IAR/ARM_CM4F/portmacro.h	114;"	d
portNVIC_PENDSVSET_BIT	portable/IAR/ARM_CM4F/portmacro.h	115;"	d
portRECORD_READY_PRIORITY	portable/IAR/ARM_CM4F/portmacro.h	130;"	d
portRESET_READY_PRIORITY	portable/IAR/ARM_CM4F/portmacro.h	131;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/IAR/ARM_CM4F/portmacro.h	151;"	d
portSHORT	portable/IAR/ARM_CM4F/portmacro.h	89;"	d
portSTACK_GROWTH	portable/IAR/ARM_CM4F/portmacro.h	107;"	d
portSTACK_TYPE	portable/IAR/ARM_CM4F/portmacro.h	90;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/IAR/ARM_CM4F/portmacro.h	158;"	d
portTASK_FUNCTION	portable/IAR/ARM_CM4F/portmacro.h	167;"	d
portTASK_FUNCTION_PROTO	portable/IAR/ARM_CM4F/portmacro.h	166;"	d
portTICK_PERIOD_MS	portable/IAR/ARM_CM4F/portmacro.h	108;"	d
portYIELD	portable/IAR/ARM_CM4F/portmacro.h	116;"	d
portYIELD_FROM_ISR	portable/IAR/ARM_CM4F/portmacro.h	118;"	d
SIG_OUTPUT_COMPARE1A	portable/IAR/ATMega323/port.c	/^	__interrupt void SIG_OUTPUT_COMPARE1A( void )$/;"	f
SIG_OUTPUT_COMPARE1A	portable/IAR/ATMega323/port.c	/^	__task void SIG_OUTPUT_COMPARE1A( void )$/;"	f
portBYTES_USED_BY_RETURN_ADDRESS	portable/IAR/ATMega323/port.c	85;"	d	file:
portCLEAR_COUNTER_ON_MATCH	portable/IAR/ATMega323/port.c	79;"	d	file:
portCLOCK_PRESCALER	portable/IAR/ATMega323/port.c	81;"	d	file:
portCOMPARE_MATCH_A_INTERRUPT_ENABLE	portable/IAR/ATMega323/port.c	82;"	d	file:
portFLAGS_INT_ENABLED	portable/IAR/ATMega323/port.c	76;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/ATMega323/port.c	90;"	d	file:
portPRESCALE_64	portable/IAR/ATMega323/port.c	80;"	d	file:
prvSetupTimerInterrupt	portable/IAR/ATMega323/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/ATMega323/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
uxCriticalNesting	portable/IAR/ATMega323/port.c	/^UBaseType_t uxCriticalNesting = 0x50;$/;"	v
vPortEndScheduler	portable/IAR/ATMega323/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/ATMega323/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/ATMega323/port.c	/^void vPortExitCritical( void )$/;"	f
xPortStartScheduler	portable/IAR/ATMega323/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/ATMega323/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/ATMega323/portmacro.h	74;"	d
StackType_t	portable/IAR/ATMega323/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/ATMega323/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/ATMega323/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/ATMega323/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
outb	portable/IAR/ATMega323/portmacro.h	136;"	d
portBASE_TYPE	portable/IAR/ATMega323/portmacro.h	97;"	d
portBYTE_ALIGNMENT	portable/IAR/ATMega323/portmacro.h	127;"	d
portCHAR	portable/IAR/ATMega323/portmacro.h	91;"	d
portDISABLE_INTERRUPTS	portable/IAR/ATMega323/portmacro.h	120;"	d
portDOUBLE	portable/IAR/ATMega323/portmacro.h	93;"	d
portENABLE_INTERRUPTS	portable/IAR/ATMega323/portmacro.h	121;"	d
portENTER_CRITICAL	portable/IAR/ATMega323/portmacro.h	117;"	d
portEXIT_CRITICAL	portable/IAR/ATMega323/portmacro.h	118;"	d
portFLOAT	portable/IAR/ATMega323/portmacro.h	92;"	d
portLONG	portable/IAR/ATMega323/portmacro.h	94;"	d
portMAX_DELAY	portable/IAR/ATMega323/portmacro.h	106;"	d
portMAX_DELAY	portable/IAR/ATMega323/portmacro.h	109;"	d
portNOP	portable/IAR/ATMega323/portmacro.h	128;"	d
portPOINTER_SIZE_TYPE	portable/IAR/ATMega323/portmacro.h	98;"	d
portSHORT	portable/IAR/ATMega323/portmacro.h	95;"	d
portSTACK_GROWTH	portable/IAR/ATMega323/portmacro.h	125;"	d
portSTACK_TYPE	portable/IAR/ATMega323/portmacro.h	96;"	d
portTASK_FUNCTION	portable/IAR/ATMega323/portmacro.h	142;"	d
portTASK_FUNCTION_PROTO	portable/IAR/ATMega323/portmacro.h	141;"	d
portTICK_PERIOD_MS	portable/IAR/ATMega323/portmacro.h	126;"	d
portYIELD	portable/IAR/ATMega323/portmacro.h	133;"	d
SCALLYield	portable/IAR/AVR32_UC3/port.c	/^void SCALLYield( void )$/;"	f
__low_level_init	portable/IAR/AVR32_UC3/port.c	/^int __low_level_init(void)$/;"	f
portINITIAL_SR	portable/IAR/AVR32_UC3/port.c	100;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/AVR32_UC3/port.c	101;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/AVR32_UC3/port.c	104;"	d	file:
prvClearTcInt	portable/IAR/AVR32_UC3/port.c	/^	static void prvClearTcInt(void)$/;"	f	file:
prvScheduleFirstTick	portable/IAR/AVR32_UC3/port.c	/^	static void prvScheduleFirstTick(void)$/;"	f	file:
prvScheduleNextTick	portable/IAR/AVR32_UC3/port.c	/^	static void prvScheduleNextTick(void)$/;"	f	file:
prvSetupTimerInterrupt	portable/IAR/AVR32_UC3/port.c	/^static void prvSetupTimerInterrupt(void)$/;"	f	file:
pvPortRealloc	portable/IAR/AVR32_UC3/port.c	/^void *pvPortRealloc( void *pv, size_t xWantedSize )$/;"	f
pxPortInitialiseStack	portable/IAR/AVR32_UC3/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/AVR32_UC3/port.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vPortEndScheduler	portable/IAR/AVR32_UC3/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/AVR32_UC3/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/AVR32_UC3/port.c	/^void vPortExitCritical( void )$/;"	f
vTick	portable/IAR/AVR32_UC3/port.c	/^static void vTick( void )$/;"	f	file:
xPortStartScheduler	portable/IAR/AVR32_UC3/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/AVR32_UC3/portmacro.h	/^typedef long BaseType_t;$/;"	t
DISABLE_ALL_EXCEPTIONS	portable/IAR/AVR32_UC3/portmacro.h	143;"	d
DISABLE_ALL_INTERRUPTS	portable/IAR/AVR32_UC3/portmacro.h	146;"	d
DISABLE_INT_LEVEL	portable/IAR/AVR32_UC3/portmacro.h	149;"	d
ENABLE_ALL_EXCEPTIONS	portable/IAR/AVR32_UC3/portmacro.h	144;"	d
ENABLE_ALL_INTERRUPTS	portable/IAR/AVR32_UC3/portmacro.h	147;"	d
ENABLE_INT_LEVEL	portable/IAR/AVR32_UC3/portmacro.h	150;"	d
PORTMACRO_H	portable/IAR/AVR32_UC3/portmacro.h	83;"	d
StackType_t	portable/IAR/AVR32_UC3/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TASK_DELAY_MIN	portable/IAR/AVR32_UC3/portmacro.h	119;"	d
TASK_DELAY_MS	portable/IAR/AVR32_UC3/portmacro.h	117;"	d
TASK_DELAY_S	portable/IAR/AVR32_UC3/portmacro.h	118;"	d
TickType_t	portable/IAR/AVR32_UC3/portmacro.h	/^  typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/AVR32_UC3/portmacro.h	/^  typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/AVR32_UC3/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
configTICK_TC_IRQ	portable/IAR/AVR32_UC3/portmacro.h	121;"	d
portBASE_TYPE	portable/IAR/AVR32_UC3/portmacro.h	110;"	d
portBYTE_ALIGNMENT	portable/IAR/AVR32_UC3/portmacro.h	135;"	d
portCHAR	portable/IAR/AVR32_UC3/portmacro.h	104;"	d
portDBG_TRACE	portable/IAR/AVR32_UC3/portmacro.h	167;"	d
portDBG_TRACE	portable/IAR/AVR32_UC3/portmacro.h	174;"	d
portDISABLE_INTERRUPTS	portable/IAR/AVR32_UC3/portmacro.h	179;"	d
portDOUBLE	portable/IAR/AVR32_UC3/portmacro.h	106;"	d
portENABLE_INTERRUPTS	portable/IAR/AVR32_UC3/portmacro.h	180;"	d
portENTER_CRITICAL	portable/IAR/AVR32_UC3/portmacro.h	186;"	d
portENTER_SWITCHING_ISR	portable/IAR/AVR32_UC3/portmacro.h	543;"	d
portENTER_SWITCHING_ISR	portable/IAR/AVR32_UC3/portmacro.h	573;"	d
portEXIT_CRITICAL	portable/IAR/AVR32_UC3/portmacro.h	187;"	d
portEXIT_SWITCHING_ISR	portable/IAR/AVR32_UC3/portmacro.h	555;"	d
portEXIT_SWITCHING_ISR	portable/IAR/AVR32_UC3/portmacro.h	618;"	d
portFLOAT	portable/IAR/AVR32_UC3/portmacro.h	105;"	d
portLONG	portable/IAR/AVR32_UC3/portmacro.h	107;"	d
portMAX_DELAY	portable/IAR/AVR32_UC3/portmacro.h	125;"	d
portMAX_DELAY	portable/IAR/AVR32_UC3/portmacro.h	128;"	d
portNOP	portable/IAR/AVR32_UC3/portmacro.h	136;"	d
portRESTORE_CONTEXT	portable/IAR/AVR32_UC3/portmacro.h	200;"	d
portRESTORE_CONTEXT_OS_INT	portable/IAR/AVR32_UC3/portmacro.h	289;"	d
portRESTORE_CONTEXT_OS_INT	portable/IAR/AVR32_UC3/portmacro.h	354;"	d
portRESTORE_CONTEXT_SCALL	portable/IAR/AVR32_UC3/portmacro.h	481;"	d
portSAVE_CONTEXT_OS_INT	portable/IAR/AVR32_UC3/portmacro.h	277;"	d
portSAVE_CONTEXT_OS_INT	portable/IAR/AVR32_UC3/portmacro.h	306;"	d
portSAVE_CONTEXT_SCALL	portable/IAR/AVR32_UC3/portmacro.h	418;"	d
portSHORT	portable/IAR/AVR32_UC3/portmacro.h	108;"	d
portSTACK_GROWTH	portable/IAR/AVR32_UC3/portmacro.h	133;"	d
portSTACK_TYPE	portable/IAR/AVR32_UC3/portmacro.h	109;"	d
portTASK_FUNCTION	portable/IAR/AVR32_UC3/portmacro.h	686;"	d
portTASK_FUNCTION_PROTO	portable/IAR/AVR32_UC3/portmacro.h	685;"	d
portTICK_PERIOD_MS	portable/IAR/AVR32_UC3/portmacro.h	134;"	d
portYIELD	portable/IAR/AVR32_UC3/portmacro.h	682;"	d
__read	portable/IAR/AVR32_UC3/read.c	/^size_t __read(int handle, uint8_t *buffer, size_t size)$/;"	f
__write	portable/IAR/AVR32_UC3/write.c	/^size_t __write(int handle, const uint8_t *buffer, size_t size)$/;"	f
stdio_usart_base	portable/IAR/AVR32_UC3/write.c	/^__no_init volatile avr32_usart_t *volatile stdio_usart_base;$/;"	v
ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC
ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC
ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC
ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC
ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC
ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC
ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC
ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC
ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC
ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC
ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC
ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC
ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC
ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC
ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC
ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC
ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC
ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC
ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC
ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC
ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC
AT91C_ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1537;"	d
AT91C_ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1539;"	d
AT91C_ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1536;"	d
AT91C_ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1540;"	d
AT91C_ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1535;"	d
AT91C_ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1541;"	d
AT91C_ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1543;"	d
AT91C_ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1538;"	d
AT91C_ADC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	760;"	d
AT91C_ADC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	761;"	d
AT91C_ADC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	762;"	d
AT91C_ADC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	763;"	d
AT91C_ADC_CH4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	764;"	d
AT91C_ADC_CH5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	765;"	d
AT91C_ADC_CH6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	766;"	d
AT91C_ADC_CH7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	767;"	d
AT91C_ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1549;"	d
AT91C_ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1545;"	d
AT91C_ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1546;"	d
AT91C_ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1544;"	d
AT91C_ADC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	797;"	d
AT91C_ADC_DRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	787;"	d
AT91C_ADC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	789;"	d
AT91C_ADC_EOC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	771;"	d
AT91C_ADC_EOC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	772;"	d
AT91C_ADC_EOC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	773;"	d
AT91C_ADC_EOC3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	774;"	d
AT91C_ADC_EOC4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	775;"	d
AT91C_ADC_EOC5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	776;"	d
AT91C_ADC_EOC6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	777;"	d
AT91C_ADC_EOC7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	778;"	d
AT91C_ADC_GOVRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	788;"	d
AT91C_ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1550;"	d
AT91C_ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1547;"	d
AT91C_ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1534;"	d
AT91C_ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1551;"	d
AT91C_ADC_LDATA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	792;"	d
AT91C_ADC_LOWRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	750;"	d
AT91C_ADC_LOWRES_10_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	751;"	d
AT91C_ADC_LOWRES_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	752;"	d
AT91C_ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1542;"	d
AT91C_ADC_OVRE0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	779;"	d
AT91C_ADC_OVRE1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	780;"	d
AT91C_ADC_OVRE2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	781;"	d
AT91C_ADC_OVRE3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	782;"	d
AT91C_ADC_OVRE4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	783;"	d
AT91C_ADC_OVRE5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	784;"	d
AT91C_ADC_OVRE6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	785;"	d
AT91C_ADC_OVRE7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	786;"	d
AT91C_ADC_PRESCAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	756;"	d
AT91C_ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1523;"	d
AT91C_ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1528;"	d
AT91C_ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1532;"	d
AT91C_ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1530;"	d
AT91C_ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1525;"	d
AT91C_ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1527;"	d
AT91C_ADC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	790;"	d
AT91C_ADC_SHTIM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	758;"	d
AT91C_ADC_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	753;"	d
AT91C_ADC_SLEEP_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	755;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	754;"	d
AT91C_ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1548;"	d
AT91C_ADC_START	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	737;"	d
AT91C_ADC_STARTUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	757;"	d
AT91C_ADC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	736;"	d
AT91C_ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1531;"	d
AT91C_ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1529;"	d
AT91C_ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1524;"	d
AT91C_ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1526;"	d
AT91C_ADC_TRGEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	739;"	d
AT91C_ADC_TRGEN_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	740;"	d
AT91C_ADC_TRGEN_EN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	741;"	d
AT91C_ADC_TRGSEL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	742;"	d
AT91C_ADC_TRGSEL_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	749;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	743;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	744;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	745;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	746;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	747;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	748;"	d
AT91C_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1400;"	d
AT91C_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1389;"	d
AT91C_AIC_DCR_GMSK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	205;"	d
AT91C_AIC_DCR_PROT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	204;"	d
AT91C_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1388;"	d
AT91C_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1393;"	d
AT91C_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1390;"	d
AT91C_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1395;"	d
AT91C_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1394;"	d
AT91C_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1384;"	d
AT91C_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1399;"	d
AT91C_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1385;"	d
AT91C_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1396;"	d
AT91C_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1401;"	d
AT91C_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1387;"	d
AT91C_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1397;"	d
AT91C_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1398;"	d
AT91C_AIC_NFIQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	201;"	d
AT91C_AIC_NIRQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	202;"	d
AT91C_AIC_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	192;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	194;"	d
AT91C_AIC_PRIOR_LOWEST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	193;"	d
AT91C_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1386;"	d
AT91C_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1392;"	d
AT91C_AIC_SRCTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	195;"	d
AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	198;"	d
AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	199;"	d
AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	197;"	d
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	196;"	d
AT91C_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1391;"	d
AT91C_BASE_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1887;"	d
AT91C_BASE_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1873;"	d
AT91C_BASE_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1877;"	d
AT91C_BASE_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1874;"	d
AT91C_BASE_MC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1883;"	d
AT91C_BASE_PDC_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1886;"	d
AT91C_BASE_PDC_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1875;"	d
AT91C_BASE_PDC_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1884;"	d
AT91C_BASE_PDC_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1888;"	d
AT91C_BASE_PDC_US0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1892;"	d
AT91C_BASE_PDC_US1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1890;"	d
AT91C_BASE_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1876;"	d
AT91C_BASE_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1881;"	d
AT91C_BASE_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1878;"	d
AT91C_BASE_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1903;"	d
AT91C_BASE_PWMC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1902;"	d
AT91C_BASE_PWMC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1901;"	d
AT91C_BASE_PWMC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1900;"	d
AT91C_BASE_PWMC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1899;"	d
AT91C_BASE_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1879;"	d
AT91C_BASE_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1880;"	d
AT91C_BASE_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1885;"	d
AT91C_BASE_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1889;"	d
AT91C_BASE_SYSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1872;"	d
AT91C_BASE_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1897;"	d
AT91C_BASE_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1896;"	d
AT91C_BASE_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1895;"	d
AT91C_BASE_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1898;"	d
AT91C_BASE_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1894;"	d
AT91C_BASE_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1904;"	d
AT91C_BASE_US0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1893;"	d
AT91C_BASE_US1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1891;"	d
AT91C_BASE_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1882;"	d
AT91C_CH0_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1708;"	d
AT91C_CH0_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1709;"	d
AT91C_CH0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1706;"	d
AT91C_CH0_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1705;"	d
AT91C_CH0_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1704;"	d
AT91C_CH0_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1707;"	d
AT91C_CH1_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1701;"	d
AT91C_CH1_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1702;"	d
AT91C_CH1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1699;"	d
AT91C_CH1_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1698;"	d
AT91C_CH1_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1697;"	d
AT91C_CH1_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1700;"	d
AT91C_CH2_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1694;"	d
AT91C_CH2_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1695;"	d
AT91C_CH2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1692;"	d
AT91C_CH2_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1691;"	d
AT91C_CH2_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1690;"	d
AT91C_CH2_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1693;"	d
AT91C_CH3_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1687;"	d
AT91C_CH3_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1688;"	d
AT91C_CH3_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1685;"	d
AT91C_CH3_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1684;"	d
AT91C_CH3_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1683;"	d
AT91C_CH3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1686;"	d
AT91C_CKGR_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	359;"	d
AT91C_CKGR_DIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	360;"	d
AT91C_CKGR_DIV_BYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	361;"	d
AT91C_CKGR_MAINF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	356;"	d
AT91C_CKGR_MAINRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	357;"	d
AT91C_CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1458;"	d
AT91C_CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1459;"	d
AT91C_CKGR_MOSCEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	352;"	d
AT91C_CKGR_MUL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	368;"	d
AT91C_CKGR_OSCBYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	353;"	d
AT91C_CKGR_OSCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	354;"	d
AT91C_CKGR_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	363;"	d
AT91C_CKGR_OUT_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	364;"	d
AT91C_CKGR_OUT_1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	365;"	d
AT91C_CKGR_OUT_2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	366;"	d
AT91C_CKGR_OUT_3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	367;"	d
AT91C_CKGR_PLLCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	362;"	d
AT91C_CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1457;"	d
AT91C_CKGR_USBDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	369;"	d
AT91C_CKGR_USBDIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	370;"	d
AT91C_CKGR_USBDIV_1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	371;"	d
AT91C_CKGR_USBDIV_2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	372;"	d
AT91C_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1410;"	d
AT91C_DBGU_C1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1409;"	d
AT91C_DBGU_C2R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1403;"	d
AT91C_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1414;"	d
AT91C_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1405;"	d
AT91C_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1408;"	d
AT91C_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1406;"	d
AT91C_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1413;"	d
AT91C_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1412;"	d
AT91C_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1407;"	d
AT91C_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1418;"	d
AT91C_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1419;"	d
AT91C_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1420;"	d
AT91C_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1411;"	d
AT91C_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1417;"	d
AT91C_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1424;"	d
AT91C_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1422;"	d
AT91C_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1421;"	d
AT91C_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1404;"	d
AT91C_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1416;"	d
AT91C_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1425;"	d
AT91C_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1423;"	d
AT91C_ID_15_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1851;"	d
AT91C_ID_16_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1852;"	d
AT91C_ID_17_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1853;"	d
AT91C_ID_18_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1854;"	d
AT91C_ID_19_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1855;"	d
AT91C_ID_20_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1856;"	d
AT91C_ID_21_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1857;"	d
AT91C_ID_22_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1858;"	d
AT91C_ID_23_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1859;"	d
AT91C_ID_24_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1860;"	d
AT91C_ID_25_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1861;"	d
AT91C_ID_26_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1862;"	d
AT91C_ID_27_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1863;"	d
AT91C_ID_28_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1864;"	d
AT91C_ID_29_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1865;"	d
AT91C_ID_3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1839;"	d
AT91C_ID_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1840;"	d
AT91C_ID_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1836;"	d
AT91C_ID_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1866;"	d
AT91C_ID_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1867;"	d
AT91C_ID_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1838;"	d
AT91C_ID_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1846;"	d
AT91C_ID_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1841;"	d
AT91C_ID_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1844;"	d
AT91C_ID_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1837;"	d
AT91C_ID_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1848;"	d
AT91C_ID_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1849;"	d
AT91C_ID_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1850;"	d
AT91C_ID_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1845;"	d
AT91C_ID_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1847;"	d
AT91C_ID_US0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1842;"	d
AT91C_ID_US1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1843;"	d
AT91C_IFLASH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1911;"	d
AT91C_IFLASH_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1912;"	d
AT91C_ISRAM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1909;"	d
AT91C_ISRAM_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1910;"	d
AT91C_MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1499;"	d
AT91C_MC_ABTSZ	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	555;"	d
AT91C_MC_ABTSZ_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	556;"	d
AT91C_MC_ABTSZ_HWORD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	557;"	d
AT91C_MC_ABTSZ_WORD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	558;"	d
AT91C_MC_ABTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	559;"	d
AT91C_MC_ABTTYP_DATAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	560;"	d
AT91C_MC_ABTTYP_DATAW	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	561;"	d
AT91C_MC_ABTTYP_FETCH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	562;"	d
AT91C_MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1496;"	d
AT91C_MC_FCMD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	579;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	586;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	584;"	d
AT91C_MC_FCMD_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	581;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	582;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	585;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	587;"	d
AT91C_MC_FCMD_START_PROG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	580;"	d
AT91C_MC_FCMD_UNLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	583;"	d
AT91C_MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1495;"	d
AT91C_MC_FMCN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	577;"	d
AT91C_MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1498;"	d
AT91C_MC_FRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	568;"	d
AT91C_MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1497;"	d
AT91C_MC_FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	572;"	d
AT91C_MC_FWS_0FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	573;"	d
AT91C_MC_FWS_1FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	574;"	d
AT91C_MC_FWS_2FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	575;"	d
AT91C_MC_FWS_3FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	576;"	d
AT91C_MC_GPNVM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	592;"	d
AT91C_MC_GPNVM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	593;"	d
AT91C_MC_GPNVM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	594;"	d
AT91C_MC_GPNVM3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	595;"	d
AT91C_MC_GPNVM4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	596;"	d
AT91C_MC_GPNVM5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	597;"	d
AT91C_MC_GPNVM6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	598;"	d
AT91C_MC_GPNVM7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	599;"	d
AT91C_MC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	589;"	d
AT91C_MC_LOCKE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	569;"	d
AT91C_MC_LOCKS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	600;"	d
AT91C_MC_LOCKS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	601;"	d
AT91C_MC_LOCKS10	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	610;"	d
AT91C_MC_LOCKS11	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	611;"	d
AT91C_MC_LOCKS12	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	612;"	d
AT91C_MC_LOCKS13	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	613;"	d
AT91C_MC_LOCKS14	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	614;"	d
AT91C_MC_LOCKS15	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	615;"	d
AT91C_MC_LOCKS2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	602;"	d
AT91C_MC_LOCKS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	603;"	d
AT91C_MC_LOCKS4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	604;"	d
AT91C_MC_LOCKS5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	605;"	d
AT91C_MC_LOCKS6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	606;"	d
AT91C_MC_LOCKS7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	607;"	d
AT91C_MC_LOCKS8	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	608;"	d
AT91C_MC_LOCKS9	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	609;"	d
AT91C_MC_MISADD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	554;"	d
AT91C_MC_MST0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	563;"	d
AT91C_MC_MST1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	564;"	d
AT91C_MC_NEBP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	571;"	d
AT91C_MC_PAGEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	588;"	d
AT91C_MC_PROGE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	570;"	d
AT91C_MC_RCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	551;"	d
AT91C_MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1500;"	d
AT91C_MC_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	591;"	d
AT91C_MC_SVMST0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	565;"	d
AT91C_MC_SVMST1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	566;"	d
AT91C_MC_UNDADD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	553;"	d
AT91C_PA0_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1737;"	d
AT91C_PA0_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1738;"	d
AT91C_PA10_DTXD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1743;"	d
AT91C_PA10_NPCS2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1744;"	d
AT91C_PA11_NPCS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1746;"	d
AT91C_PA11_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1747;"	d
AT91C_PA12_MISO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1749;"	d
AT91C_PA12_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1750;"	d
AT91C_PA13_MOSI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1752;"	d
AT91C_PA13_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1753;"	d
AT91C_PA14_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1756;"	d
AT91C_PA14_SPCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1755;"	d
AT91C_PA15_TF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1758;"	d
AT91C_PA15_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1759;"	d
AT91C_PA16_TIOB1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1762;"	d
AT91C_PA16_TK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1761;"	d
AT91C_PA17_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1765;"	d
AT91C_PA17_TD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1764;"	d
AT91C_PA18_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1768;"	d
AT91C_PA18_RD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1767;"	d
AT91C_PA19_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1771;"	d
AT91C_PA19_RK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1770;"	d
AT91C_PA1_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1740;"	d
AT91C_PA1_TIOB0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1741;"	d
AT91C_PA20_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1777;"	d
AT91C_PA20_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1776;"	d
AT91C_PA21_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1780;"	d
AT91C_PA21_RXD1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1779;"	d
AT91C_PA22_NPCS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1783;"	d
AT91C_PA22_TXD1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1782;"	d
AT91C_PA23_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1786;"	d
AT91C_PA23_SCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1785;"	d
AT91C_PA24_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1789;"	d
AT91C_PA24_RTS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1788;"	d
AT91C_PA25_CTS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1791;"	d
AT91C_PA25_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1792;"	d
AT91C_PA26_DCD1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1794;"	d
AT91C_PA26_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1795;"	d
AT91C_PA27_DTR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1797;"	d
AT91C_PA27_TIOB2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1798;"	d
AT91C_PA28_DSR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1800;"	d
AT91C_PA28_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1801;"	d
AT91C_PA29_RI1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1803;"	d
AT91C_PA29_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1804;"	d
AT91C_PA2_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1773;"	d
AT91C_PA2_SCK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1774;"	d
AT91C_PA30_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1809;"	d
AT91C_PA30_NPCS2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1810;"	d
AT91C_PA31_NPCS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1812;"	d
AT91C_PA31_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1813;"	d
AT91C_PA3_NPCS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1807;"	d
AT91C_PA3_TWD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1806;"	d
AT91C_PA4_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1816;"	d
AT91C_PA4_TWCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1815;"	d
AT91C_PA5_NPCS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1819;"	d
AT91C_PA5_RXD0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1818;"	d
AT91C_PA6_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1822;"	d
AT91C_PA6_TXD0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1821;"	d
AT91C_PA7_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1825;"	d
AT91C_PA7_RTS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1824;"	d
AT91C_PA8_ADTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1828;"	d
AT91C_PA8_CTS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1827;"	d
AT91C_PA9_DRXD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1830;"	d
AT91C_PA9_NPCS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1831;"	d
AT91C_PDC_RXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	294;"	d
AT91C_PDC_RXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	293;"	d
AT91C_PDC_TXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	296;"	d
AT91C_PDC_TXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	295;"	d
AT91C_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1443;"	d
AT91C_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1444;"	d
AT91C_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1437;"	d
AT91C_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1453;"	d
AT91C_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1451;"	d
AT91C_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1428;"	d
AT91C_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1442;"	d
AT91C_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1449;"	d
AT91C_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1448;"	d
AT91C_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1427;"	d
AT91C_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1430;"	d
AT91C_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1439;"	d
AT91C_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1433;"	d
AT91C_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1432;"	d
AT91C_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1441;"	d
AT91C_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1446;"	d
AT91C_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1436;"	d
AT91C_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1450;"	d
AT91C_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1429;"	d
AT91C_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1455;"	d
AT91C_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1454;"	d
AT91C_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1440;"	d
AT91C_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1452;"	d
AT91C_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1434;"	d
AT91C_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1431;"	d
AT91C_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1438;"	d
AT91C_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1445;"	d
AT91C_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1435;"	d
AT91C_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1447;"	d
AT91C_PIO_PA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1736;"	d
AT91C_PIO_PA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1739;"	d
AT91C_PIO_PA10	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1742;"	d
AT91C_PIO_PA11	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1745;"	d
AT91C_PIO_PA12	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1748;"	d
AT91C_PIO_PA13	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1751;"	d
AT91C_PIO_PA14	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1754;"	d
AT91C_PIO_PA15	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1757;"	d
AT91C_PIO_PA16	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1760;"	d
AT91C_PIO_PA17	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1763;"	d
AT91C_PIO_PA18	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1766;"	d
AT91C_PIO_PA19	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1769;"	d
AT91C_PIO_PA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1772;"	d
AT91C_PIO_PA20	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1775;"	d
AT91C_PIO_PA21	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1778;"	d
AT91C_PIO_PA22	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1781;"	d
AT91C_PIO_PA23	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1784;"	d
AT91C_PIO_PA24	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1787;"	d
AT91C_PIO_PA25	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1790;"	d
AT91C_PIO_PA26	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1793;"	d
AT91C_PIO_PA27	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1796;"	d
AT91C_PIO_PA28	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1799;"	d
AT91C_PIO_PA29	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1802;"	d
AT91C_PIO_PA3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1805;"	d
AT91C_PIO_PA30	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1808;"	d
AT91C_PIO_PA31	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1811;"	d
AT91C_PIO_PA4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1814;"	d
AT91C_PIO_PA5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1817;"	d
AT91C_PIO_PA6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1820;"	d
AT91C_PIO_PA7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1823;"	d
AT91C_PIO_PA8	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1826;"	d
AT91C_PIO_PA9	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1829;"	d
AT91C_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1486;"	d
AT91C_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1489;"	d
AT91C_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1487;"	d
AT91C_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1488;"	d
AT91C_PMC_CSS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	412;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	414;"	d
AT91C_PMC_CSS_PLL_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	415;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	413;"	d
AT91C_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1464;"	d
AT91C_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1468;"	d
AT91C_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1463;"	d
AT91C_PMC_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	427;"	d
AT91C_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1474;"	d
AT91C_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1469;"	d
AT91C_PMC_MCKRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	428;"	d
AT91C_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1470;"	d
AT91C_PMC_MOSCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	426;"	d
AT91C_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1465;"	d
AT91C_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1471;"	d
AT91C_PMC_PCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	400;"	d
AT91C_PMC_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	402;"	d
AT91C_PMC_PCK0RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	429;"	d
AT91C_PMC_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	403;"	d
AT91C_PMC_PCK1RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	430;"	d
AT91C_PMC_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	404;"	d
AT91C_PMC_PCK2RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	431;"	d
AT91C_PMC_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	405;"	d
AT91C_PMC_PCK3RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	432;"	d
AT91C_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1475;"	d
AT91C_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1472;"	d
AT91C_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1473;"	d
AT91C_PMC_PRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	416;"	d
AT91C_PMC_PRES_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	417;"	d
AT91C_PMC_PRES_CLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	421;"	d
AT91C_PMC_PRES_CLK_2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	418;"	d
AT91C_PMC_PRES_CLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	422;"	d
AT91C_PMC_PRES_CLK_4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	419;"	d
AT91C_PMC_PRES_CLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	423;"	d
AT91C_PMC_PRES_CLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	420;"	d
AT91C_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1466;"	d
AT91C_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1462;"	d
AT91C_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1461;"	d
AT91C_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1467;"	d
AT91C_PMC_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	401;"	d
AT91C_PWMC_CALG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1244;"	d
AT91C_PWMC_CCNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1252;"	d
AT91C_PWMC_CDTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1248;"	d
AT91C_PWMC_CHID0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1282;"	d
AT91C_PWMC_CHID1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1283;"	d
AT91C_PWMC_CHID2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1284;"	d
AT91C_PWMC_CHID3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1285;"	d
AT91C_PWMC_CHID4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1286;"	d
AT91C_PWMC_CHID5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1287;"	d
AT91C_PWMC_CHID6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1288;"	d
AT91C_PWMC_CHID7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1289;"	d
AT91C_PWMC_CPD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1246;"	d
AT91C_PWMC_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1245;"	d
AT91C_PWMC_CPRD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1250;"	d
AT91C_PWMC_CPRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1240;"	d
AT91C_PWMC_CPRE_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1241;"	d
AT91C_PWMC_CPRE_MCKA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1242;"	d
AT91C_PWMC_CPRE_MCKB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1243;"	d
AT91C_PWMC_CUPD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1254;"	d
AT91C_PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1718;"	d
AT91C_PWMC_DIVA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1275;"	d
AT91C_PWMC_DIVB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1278;"	d
AT91C_PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1715;"	d
AT91C_PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1713;"	d
AT91C_PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1719;"	d
AT91C_PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1716;"	d
AT91C_PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1712;"	d
AT91C_PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1717;"	d
AT91C_PWMC_PREA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1276;"	d
AT91C_PWMC_PREA_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1277;"	d
AT91C_PWMC_PREB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1279;"	d
AT91C_PWMC_PREB_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1280;"	d
AT91C_PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1714;"	d
AT91C_PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1711;"	d
AT91C_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1479;"	d
AT91C_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1478;"	d
AT91C_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1477;"	d
AT91C_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1482;"	d
AT91C_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1484;"	d
AT91C_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1481;"	d
AT91C_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1483;"	d
AT91C_SPI_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	685;"	d
AT91C_SPI_BITS_10	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	688;"	d
AT91C_SPI_BITS_11	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	689;"	d
AT91C_SPI_BITS_12	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	690;"	d
AT91C_SPI_BITS_13	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	691;"	d
AT91C_SPI_BITS_14	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	692;"	d
AT91C_SPI_BITS_15	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	693;"	d
AT91C_SPI_BITS_16	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	694;"	d
AT91C_SPI_BITS_8	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	686;"	d
AT91C_SPI_BITS_9	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	687;"	d
AT91C_SPI_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	682;"	d
AT91C_SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1517;"	d
AT91C_SPI_CSAAT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	684;"	d
AT91C_SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1513;"	d
AT91C_SPI_DLYBCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	659;"	d
AT91C_SPI_DLYBCT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	697;"	d
AT91C_SPI_DLYBS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	696;"	d
AT91C_SPI_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	671;"	d
AT91C_SPI_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	672;"	d
AT91C_SPI_FDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	655;"	d
AT91C_SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1514;"	d
AT91C_SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1519;"	d
AT91C_SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1518;"	d
AT91C_SPI_LASTXFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	648;"	d
AT91C_SPI_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	657;"	d
AT91C_SPI_MODF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	669;"	d
AT91C_SPI_MODFDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	656;"	d
AT91C_SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1521;"	d
AT91C_SPI_MSTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	650;"	d
AT91C_SPI_NCPHA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	683;"	d
AT91C_SPI_NSSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	675;"	d
AT91C_SPI_OVRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	670;"	d
AT91C_SPI_PCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	658;"	d
AT91C_SPI_PCSDEC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	654;"	d
AT91C_SPI_PS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	651;"	d
AT91C_SPI_PS_FIXED	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	652;"	d
AT91C_SPI_PS_VARIABLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	653;"	d
AT91C_SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1502;"	d
AT91C_SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1507;"	d
AT91C_SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1511;"	d
AT91C_SPI_RD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	661;"	d
AT91C_SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1516;"	d
AT91C_SPI_RDRF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	667;"	d
AT91C_SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1509;"	d
AT91C_SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1504;"	d
AT91C_SPI_RPCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	662;"	d
AT91C_SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1506;"	d
AT91C_SPI_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	673;"	d
AT91C_SPI_SCBR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	695;"	d
AT91C_SPI_SPIDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	646;"	d
AT91C_SPI_SPIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	645;"	d
AT91C_SPI_SPIENS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	677;"	d
AT91C_SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1515;"	d
AT91C_SPI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	647;"	d
AT91C_SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1510;"	d
AT91C_SPI_TD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	664;"	d
AT91C_SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1520;"	d
AT91C_SPI_TDRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	668;"	d
AT91C_SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1508;"	d
AT91C_SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1503;"	d
AT91C_SPI_TPCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	665;"	d
AT91C_SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1505;"	d
AT91C_SPI_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	674;"	d
AT91C_SPI_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	676;"	d
AT91C_SSC_CKG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	857;"	d
AT91C_SSC_CKG_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	860;"	d
AT91C_SSC_CKG_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	859;"	d
AT91C_SSC_CKG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	858;"	d
AT91C_SSC_CKI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	856;"	d
AT91C_SSC_CKO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	852;"	d
AT91C_SSC_CKO_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	854;"	d
AT91C_SSC_CKO_DATA_TX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	855;"	d
AT91C_SSC_CKO_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	853;"	d
AT91C_SSC_CKS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	848;"	d
AT91C_SSC_CKS_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	849;"	d
AT91C_SSC_CKS_RK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	851;"	d
AT91C_SSC_CKS_TK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	850;"	d
AT91C_SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1565;"	d
AT91C_SSC_CP0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	902;"	d
AT91C_SSC_CP1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	903;"	d
AT91C_SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1573;"	d
AT91C_SSC_DATDEF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	891;"	d
AT91C_SSC_DATLEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	876;"	d
AT91C_SSC_DATNB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	879;"	d
AT91C_SSC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	900;"	d
AT91C_SSC_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	896;"	d
AT91C_SSC_FSDEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	892;"	d
AT91C_SSC_FSEDGE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	888;"	d
AT91C_SSC_FSLEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	880;"	d
AT91C_SSC_FSOS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	881;"	d
AT91C_SSC_FSOS_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	886;"	d
AT91C_SSC_FSOS_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	885;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	883;"	d
AT91C_SSC_FSOS_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	882;"	d
AT91C_SSC_FSOS_POSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	884;"	d
AT91C_SSC_FSOS_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	887;"	d
AT91C_SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1566;"	d
AT91C_SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1575;"	d
AT91C_SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1574;"	d
AT91C_SSC_LOOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	877;"	d
AT91C_SSC_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	878;"	d
AT91C_SSC_OVRUN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	899;"	d
AT91C_SSC_PERIOD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	874;"	d
AT91C_SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1553;"	d
AT91C_SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1558;"	d
AT91C_SSC_RC0R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1568;"	d
AT91C_SSC_RC1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1576;"	d
AT91C_SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1572;"	d
AT91C_SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1562;"	d
AT91C_SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1564;"	d
AT91C_SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1570;"	d
AT91C_SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1560;"	d
AT91C_SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1555;"	d
AT91C_SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1557;"	d
AT91C_SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1569;"	d
AT91C_SSC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	901;"	d
AT91C_SSC_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	843;"	d
AT91C_SSC_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	842;"	d
AT91C_SSC_RXENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	907;"	d
AT91C_SSC_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	898;"	d
AT91C_SSC_RXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	905;"	d
AT91C_SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1567;"	d
AT91C_SSC_START	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	861;"	d
AT91C_SSC_START_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	870;"	d
AT91C_SSC_START_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	862;"	d
AT91C_SSC_START_EDGE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	869;"	d
AT91C_SSC_START_FALL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	866;"	d
AT91C_SSC_START_HIGH_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	865;"	d
AT91C_SSC_START_LEVEL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	868;"	d
AT91C_SSC_START_LOW_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	864;"	d
AT91C_SSC_START_RISE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	867;"	d
AT91C_SSC_START_TX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	863;"	d
AT91C_SSC_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	871;"	d
AT91C_SSC_STTDLY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	873;"	d
AT91C_SSC_STTOUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	872;"	d
AT91C_SSC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	846;"	d
AT91C_SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1571;"	d
AT91C_SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1561;"	d
AT91C_SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1579;"	d
AT91C_SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1578;"	d
AT91C_SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1559;"	d
AT91C_SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1554;"	d
AT91C_SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1556;"	d
AT91C_SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1577;"	d
AT91C_SSC_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	897;"	d
AT91C_SSC_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	845;"	d
AT91C_SSC_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	895;"	d
AT91C_SSC_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	844;"	d
AT91C_SSC_TXENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	906;"	d
AT91C_SSC_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	894;"	d
AT91C_SSC_TXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	904;"	d
AT91C_SYSC_ALMIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	481;"	d
AT91C_SYSC_ALMS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	489;"	d
AT91C_SYSC_ALMV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	485;"	d
AT91C_SYSC_BODIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	467;"	d
AT91C_SYSC_BODSTS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	454;"	d
AT91C_SYSC_CPIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	509;"	d
AT91C_SYSC_CRTV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	487;"	d
AT91C_SYSC_ERSTL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	466;"	d
AT91C_SYSC_EXTRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	450;"	d
AT91C_SYSC_ICERST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	448;"	d
AT91C_SYSC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	451;"	d
AT91C_SYSC_NRSTL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	461;"	d
AT91C_SYSC_PERRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	449;"	d
AT91C_SYSC_PICNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	510;"	d
AT91C_SYSC_PITEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	504;"	d
AT91C_SYSC_PITIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	505;"	d
AT91C_SYSC_PITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	507;"	d
AT91C_SYSC_PIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	503;"	d
AT91C_SYSC_PROCRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	447;"	d
AT91C_SYSC_PSTDBY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	163;"	d
AT91C_SYSC_RSTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	455;"	d
AT91C_SYSC_RSTTYP_BROWNOUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	460;"	d
AT91C_SYSC_RSTTYP_POWERUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	456;"	d
AT91C_SYSC_RSTTYP_SOFTWARE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	458;"	d
AT91C_SYSC_RSTTYP_USER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	459;"	d
AT91C_SYSC_RSTTYP_WATCHDOG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	457;"	d
AT91C_SYSC_RTPRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	480;"	d
AT91C_SYSC_RTTINC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	490;"	d
AT91C_SYSC_RTTINCIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	482;"	d
AT91C_SYSC_RTTRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	483;"	d
AT91C_SYSC_SRCMP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	462;"	d
AT91C_SYSC_SYSC_VRPM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1382;"	d
AT91C_SYSC_URSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	464;"	d
AT91C_SYSC_URSTIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	465;"	d
AT91C_SYSC_URSTS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	453;"	d
AT91C_SYSC_WDD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	530;"	d
AT91C_SYSC_WDDBGHLT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	531;"	d
AT91C_SYSC_WDDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	529;"	d
AT91C_SYSC_WDERR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	535;"	d
AT91C_SYSC_WDFIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	526;"	d
AT91C_SYSC_WDIDLEHLT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	532;"	d
AT91C_SYSC_WDRPROC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	528;"	d
AT91C_SYSC_WDRSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	527;"	d
AT91C_SYSC_WDRSTT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	523;"	d
AT91C_SYSC_WDUNF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	534;"	d
AT91C_SYSC_WDV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	525;"	d
AT91C_TC0_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1678;"	d
AT91C_TC0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1673;"	d
AT91C_TC0_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1677;"	d
AT91C_TC0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1674;"	d
AT91C_TC0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1670;"	d
AT91C_TC0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1669;"	d
AT91C_TC0_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1672;"	d
AT91C_TC0_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1676;"	d
AT91C_TC0_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1671;"	d
AT91C_TC0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1675;"	d
AT91C_TC1_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1667;"	d
AT91C_TC1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1662;"	d
AT91C_TC1_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1666;"	d
AT91C_TC1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1663;"	d
AT91C_TC1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1659;"	d
AT91C_TC1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1658;"	d
AT91C_TC1_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1661;"	d
AT91C_TC1_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1665;"	d
AT91C_TC1_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1660;"	d
AT91C_TC1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1664;"	d
AT91C_TC2_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1656;"	d
AT91C_TC2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1651;"	d
AT91C_TC2_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1655;"	d
AT91C_TC2_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1652;"	d
AT91C_TC2_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1648;"	d
AT91C_TC2_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1647;"	d
AT91C_TC2_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1650;"	d
AT91C_TC2_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1654;"	d
AT91C_TC2_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1649;"	d
AT91C_TC2_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1653;"	d
AT91C_TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1681;"	d
AT91C_TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1680;"	d
AT91C_TCB_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1209;"	d
AT91C_TCB_TC0XC0S	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1211;"	d
AT91C_TCB_TC0XC0S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1213;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1212;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1214;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1215;"	d
AT91C_TCB_TC1XC1S	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1216;"	d
AT91C_TCB_TC1XC1S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1218;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1217;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1219;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1220;"	d
AT91C_TCB_TC2XC2S	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1221;"	d
AT91C_TCB_TC2XC2S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1223;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1222;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1224;"	d
AT91C_TCB_TC2XC2S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1225;"	d
AT91C_TC_ABETRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1114;"	d
AT91C_TC_ACPA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1133;"	d
AT91C_TC_ACPA_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1136;"	d
AT91C_TC_ACPA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1134;"	d
AT91C_TC_ACPA_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1135;"	d
AT91C_TC_ACPA_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1137;"	d
AT91C_TC_ACPC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1143;"	d
AT91C_TC_ACPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1146;"	d
AT91C_TC_ACPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1144;"	d
AT91C_TC_ACPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1145;"	d
AT91C_TC_ACPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1147;"	d
AT91C_TC_AEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1148;"	d
AT91C_TC_AEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1151;"	d
AT91C_TC_AEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1149;"	d
AT91C_TC_AEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1150;"	d
AT91C_TC_AEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1152;"	d
AT91C_TC_ASWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1153;"	d
AT91C_TC_ASWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1156;"	d
AT91C_TC_ASWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1154;"	d
AT91C_TC_ASWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1155;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1157;"	d
AT91C_TC_BCPB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1158;"	d
AT91C_TC_BCPB_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1161;"	d
AT91C_TC_BCPB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1159;"	d
AT91C_TC_BCPB_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1160;"	d
AT91C_TC_BCPB_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1162;"	d
AT91C_TC_BCPC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1163;"	d
AT91C_TC_BCPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1166;"	d
AT91C_TC_BCPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1164;"	d
AT91C_TC_BCPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1165;"	d
AT91C_TC_BCPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1167;"	d
AT91C_TC_BEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1168;"	d
AT91C_TC_BEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1171;"	d
AT91C_TC_BEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1169;"	d
AT91C_TC_BEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1170;"	d
AT91C_TC_BEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1172;"	d
AT91C_TC_BSWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1173;"	d
AT91C_TC_BSWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1176;"	d
AT91C_TC_BSWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1174;"	d
AT91C_TC_BSWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1175;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1177;"	d
AT91C_TC_BURST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1095;"	d
AT91C_TC_BURST_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1096;"	d
AT91C_TC_BURST_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1097;"	d
AT91C_TC_BURST_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1098;"	d
AT91C_TC_BURST_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1099;"	d
AT91C_TC_CLKDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1082;"	d
AT91C_TC_CLKEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1081;"	d
AT91C_TC_CLKI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1094;"	d
AT91C_TC_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1085;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1086;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1087;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1088;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1089;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1090;"	d
AT91C_TC_CLKS_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1091;"	d
AT91C_TC_CLKS_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1092;"	d
AT91C_TC_CLKS_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1093;"	d
AT91C_TC_COVFS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1179;"	d
AT91C_TC_CPAS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1181;"	d
AT91C_TC_CPBS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1182;"	d
AT91C_TC_CPCDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1103;"	d
AT91C_TC_CPCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1183;"	d
AT91C_TC_CPCSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1100;"	d
AT91C_TC_CPCTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1126;"	d
AT91C_TC_EEVT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1115;"	d
AT91C_TC_EEVTEDG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1109;"	d
AT91C_TC_EEVTEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1113;"	d
AT91C_TC_EEVTEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1112;"	d
AT91C_TC_EEVTEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1110;"	d
AT91C_TC_EEVTEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1111;"	d
AT91C_TC_EEVT_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1119;"	d
AT91C_TC_EEVT_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1118;"	d
AT91C_TC_EEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1116;"	d
AT91C_TC_EEVT_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1117;"	d
AT91C_TC_ENETRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1120;"	d
AT91C_TC_ETRCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1186;"	d
AT91C_TC_ETRGEDG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1104;"	d
AT91C_TC_ETRGEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1108;"	d
AT91C_TC_ETRGEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1107;"	d
AT91C_TC_ETRGEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1105;"	d
AT91C_TC_ETRGEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1106;"	d
AT91C_TC_ETRGS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1187;"	d
AT91C_TC_LDBDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1102;"	d
AT91C_TC_LDBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1101;"	d
AT91C_TC_LDRA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1128;"	d
AT91C_TC_LDRAS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1184;"	d
AT91C_TC_LDRA_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1132;"	d
AT91C_TC_LDRA_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1131;"	d
AT91C_TC_LDRA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1129;"	d
AT91C_TC_LDRA_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1130;"	d
AT91C_TC_LDRB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1138;"	d
AT91C_TC_LDRBS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1185;"	d
AT91C_TC_LDRB_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1142;"	d
AT91C_TC_LDRB_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1141;"	d
AT91C_TC_LDRB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1139;"	d
AT91C_TC_LDRB_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1140;"	d
AT91C_TC_LOVRS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1180;"	d
AT91C_TC_MTIOA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1188;"	d
AT91C_TC_MTIOB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1189;"	d
AT91C_TC_SWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1083;"	d
AT91C_TC_WAVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1127;"	d
AT91C_TC_WAVESEL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1121;"	d
AT91C_TC_WAVESEL_UP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1122;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1123;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1125;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1124;"	d
AT91C_TWI_ARBLST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1058;"	d
AT91C_TWI_CHDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1046;"	d
AT91C_TWI_CKDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1047;"	d
AT91C_TWI_CLDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1045;"	d
AT91C_TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1640;"	d
AT91C_TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1638;"	d
AT91C_TWI_DADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1041;"	d
AT91C_TWI_GCACC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1054;"	d
AT91C_TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1644;"	d
AT91C_TWI_IADRSZ	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1035;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1037;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1038;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1039;"	d
AT91C_TWI_IADRSZ_NO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1036;"	d
AT91C_TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1636;"	d
AT91C_TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1643;"	d
AT91C_TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1642;"	d
AT91C_TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1645;"	d
AT91C_TWI_MREAD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1040;"	d
AT91C_TWI_MSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1030;"	d
AT91C_TWI_MSEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1029;"	d
AT91C_TWI_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1057;"	d
AT91C_TWI_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1055;"	d
AT91C_TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1635;"	d
AT91C_TWI_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1050;"	d
AT91C_TWI_SADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1043;"	d
AT91C_TWI_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1639;"	d
AT91C_TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1637;"	d
AT91C_TWI_START	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1027;"	d
AT91C_TWI_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1028;"	d
AT91C_TWI_SVACC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1053;"	d
AT91C_TWI_SVDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1032;"	d
AT91C_TWI_SVEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1031;"	d
AT91C_TWI_SVREAD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1052;"	d
AT91C_TWI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1033;"	d
AT91C_TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1641;"	d
AT91C_TWI_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1049;"	d
AT91C_TWI_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1051;"	d
AT91C_TWI_UNRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1056;"	d
AT91C_UDP_CONFG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1323;"	d
AT91C_UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1725;"	d
AT91C_UDP_DIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1365;"	d
AT91C_UDP_DTGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1374;"	d
AT91C_UDP_ENDBUSRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1346;"	d
AT91C_UDP_EP0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1349;"	d
AT91C_UDP_EP1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1350;"	d
AT91C_UDP_EP2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1351;"	d
AT91C_UDP_EP3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1352;"	d
AT91C_UDP_EP4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1353;"	d
AT91C_UDP_EP5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1354;"	d
AT91C_UDP_EP6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1355;"	d
AT91C_UDP_EP7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1356;"	d
AT91C_UDP_EPEDS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1375;"	d
AT91C_UDP_EPINT0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1330;"	d
AT91C_UDP_EPINT1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1331;"	d
AT91C_UDP_EPINT2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1332;"	d
AT91C_UDP_EPINT3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1333;"	d
AT91C_UDP_EPINT4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1334;"	d
AT91C_UDP_EPINT5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1335;"	d
AT91C_UDP_EPINT6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1336;"	d
AT91C_UDP_EPINT7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1337;"	d
AT91C_UDP_EPTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1366;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1372;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1369;"	d
AT91C_UDP_EPTYPE_CTRL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1367;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1373;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1370;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1371;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1368;"	d
AT91C_UDP_EXTRSM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1340;"	d
AT91C_UDP_FADD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1327;"	d
AT91C_UDP_FADDEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1322;"	d
AT91C_UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1730;"	d
AT91C_UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1724;"	d
AT91C_UDP_FEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1328;"	d
AT91C_UDP_FORCESTALL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1363;"	d
AT91C_UDP_FRM_ERR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1319;"	d
AT91C_UDP_FRM_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1318;"	d
AT91C_UDP_FRM_OK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1320;"	d
AT91C_UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1723;"	d
AT91C_UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1727;"	d
AT91C_UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1722;"	d
AT91C_UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1729;"	d
AT91C_UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1728;"	d
AT91C_UDP_ISOERROR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1361;"	d
AT91C_UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1721;"	d
AT91C_UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1731;"	d
AT91C_UDP_RMWUPE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1324;"	d
AT91C_UDP_RSMINPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1325;"	d
AT91C_UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1726;"	d
AT91C_UDP_RXBYTECNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1376;"	d
AT91C_UDP_RXRSM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1339;"	d
AT91C_UDP_RXSETUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1360;"	d
AT91C_UDP_RXSUSP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1338;"	d
AT91C_UDP_RX_DATA_BK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1359;"	d
AT91C_UDP_RX_DATA_BK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1364;"	d
AT91C_UDP_SOFINT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1341;"	d
AT91C_UDP_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1358;"	d
AT91C_UDP_TXPKTRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1362;"	d
AT91C_UDP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1342;"	d
AT91C_US0_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1620;"	d
AT91C_US0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1627;"	d
AT91C_US0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1632;"	d
AT91C_US0_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1626;"	d
AT91C_US0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1631;"	d
AT91C_US0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1628;"	d
AT91C_US0_IF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1629;"	d
AT91C_US0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1622;"	d
AT91C_US0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1630;"	d
AT91C_US0_NER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1623;"	d
AT91C_US0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1608;"	d
AT91C_US0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1613;"	d
AT91C_US0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1617;"	d
AT91C_US0_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1621;"	d
AT91C_US0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1615;"	d
AT91C_US0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1610;"	d
AT91C_US0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1612;"	d
AT91C_US0_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1624;"	d
AT91C_US0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1616;"	d
AT91C_US0_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1633;"	d
AT91C_US0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1614;"	d
AT91C_US0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1609;"	d
AT91C_US0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1611;"	d
AT91C_US0_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1619;"	d
AT91C_US0_XXR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1625;"	d
AT91C_US1_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1602;"	d
AT91C_US1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1596;"	d
AT91C_US1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1599;"	d
AT91C_US1_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1601;"	d
AT91C_US1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1600;"	d
AT91C_US1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1595;"	d
AT91C_US1_IF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1604;"	d
AT91C_US1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1594;"	d
AT91C_US1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1606;"	d
AT91C_US1_NER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1605;"	d
AT91C_US1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1586;"	d
AT91C_US1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1581;"	d
AT91C_US1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1585;"	d
AT91C_US1_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1593;"	d
AT91C_US1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1583;"	d
AT91C_US1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1588;"	d
AT91C_US1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1590;"	d
AT91C_US1_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1597;"	d
AT91C_US1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1584;"	d
AT91C_US1_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1598;"	d
AT91C_US1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1582;"	d
AT91C_US1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1587;"	d
AT91C_US1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1589;"	d
AT91C_US1_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1603;"	d
AT91C_US1_XXR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1592;"	d
AT91C_US_CHMODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	252;"	d
AT91C_US_CHMODE_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	254;"	d
AT91C_US_CHMODE_LOCAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	255;"	d
AT91C_US_CHMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	253;"	d
AT91C_US_CHMODE_REMOTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	256;"	d
AT91C_US_CHRL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	973;"	d
AT91C_US_CHRL_5_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	974;"	d
AT91C_US_CHRL_6_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	975;"	d
AT91C_US_CHRL_7_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	976;"	d
AT91C_US_CHRL_8_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	977;"	d
AT91C_US_CKLO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	985;"	d
AT91C_US_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	968;"	d
AT91C_US_CLKS_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	969;"	d
AT91C_US_CLKS_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	972;"	d
AT91C_US_CLKS_FDIV1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	970;"	d
AT91C_US_CLKS_SLOW	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	971;"	d
AT91C_US_COMM_RX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	269;"	d
AT91C_US_COMM_TX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	268;"	d
AT91C_US_CTS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1006;"	d
AT91C_US_CTSIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	999;"	d
AT91C_US_DCD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1005;"	d
AT91C_US_DCDIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	998;"	d
AT91C_US_DSNACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	988;"	d
AT91C_US_DSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1004;"	d
AT91C_US_DSRIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	997;"	d
AT91C_US_DTRDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	955;"	d
AT91C_US_DTREN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	954;"	d
AT91C_US_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	260;"	d
AT91C_US_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	261;"	d
AT91C_US_FILTER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	990;"	d
AT91C_US_FORCE_NTRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	274;"	d
AT91C_US_FRAME	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	263;"	d
AT91C_US_INACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	987;"	d
AT91C_US_ITERATION	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	994;"	d
AT91C_US_MAX_ITER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	989;"	d
AT91C_US_MODE9	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	984;"	d
AT91C_US_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	983;"	d
AT91C_US_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	995;"	d
AT91C_US_NBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	979;"	d
AT91C_US_NBSTOP_15_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	981;"	d
AT91C_US_NBSTOP_1_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	980;"	d
AT91C_US_NBSTOP_2_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	982;"	d
AT91C_US_OVER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	986;"	d
AT91C_US_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	262;"	d
AT91C_US_PAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	245;"	d
AT91C_US_PARE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	264;"	d
AT91C_US_PAR_EVEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	246;"	d
AT91C_US_PAR_MARK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	249;"	d
AT91C_US_PAR_MULTI_DROP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	251;"	d
AT91C_US_PAR_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	250;"	d
AT91C_US_PAR_ODD	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	247;"	d
AT91C_US_PAR_SPACE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	248;"	d
AT91C_US_RETTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	953;"	d
AT91C_US_RI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1003;"	d
AT91C_US_RIIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	996;"	d
AT91C_US_RSTIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	951;"	d
AT91C_US_RSTNACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	952;"	d
AT91C_US_RSTRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	238;"	d
AT91C_US_RSTSTA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	946;"	d
AT91C_US_RSTTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	239;"	d
AT91C_US_RTSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	957;"	d
AT91C_US_RTSEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	956;"	d
AT91C_US_RXBRK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	992;"	d
AT91C_US_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	267;"	d
AT91C_US_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	241;"	d
AT91C_US_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	240;"	d
AT91C_US_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	258;"	d
AT91C_US_SENDA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	950;"	d
AT91C_US_STPBRK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	948;"	d
AT91C_US_STTBRK	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	947;"	d
AT91C_US_STTTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	949;"	d
AT91C_US_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	978;"	d
AT91C_US_TIMEOUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	993;"	d
AT91C_US_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	266;"	d
AT91C_US_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	243;"	d
AT91C_US_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	265;"	d
AT91C_US_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	242;"	d
AT91C_US_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	259;"	d
AT91C_US_USMODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	959;"	d
AT91C_US_USMODE_HWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	962;"	d
AT91C_US_USMODE_IRDA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	966;"	d
AT91C_US_USMODE_ISO7816_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	964;"	d
AT91C_US_USMODE_ISO7816_1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	965;"	d
AT91C_US_USMODE_MODEM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	963;"	d
AT91C_US_USMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	960;"	d
AT91C_US_USMODE_RS485	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	961;"	d
AT91C_US_USMODE_SWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	967;"	d
AT91C_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1493;"	d
AT91C_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1491;"	d
AT91C_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	1492;"	d
AT91PS_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91PS_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91PS_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91PS_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91PS_MC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91PS_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91PS_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91PS_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91PS_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91PS_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91PS_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91PS_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91PS_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91PS_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91PS_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91PS_SYSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SYSC, *AT91PS_SYSC;$/;"	t	typeref:struct:_AT91S_SYSC
AT91PS_TC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91PS_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91PS_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91PS_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91PS_USART	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91PS_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91SAM7S64_H	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	33;"	d
AT91S_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_MC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SYSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_SYSC, *AT91PS_SYSC;$/;"	t	typeref:struct:_AT91S_SYSC
AT91S_TC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_USART	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91_REG	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t
CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR
CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR
CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU
DBGU_C1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_C1R; 	\/\/ Chip ID1 Register$/;"	m	struct:_AT91S_DBGU
DBGU_C2R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_C2R; 	\/\/ Chip ID2 Register$/;"	m	struct:_AT91S_DBGU
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU
MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC
MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC
MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC
MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC
MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC
MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC
PDC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC
PDC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC
PDC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC
PIO_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO
PIO_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO
PIO_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO
PIO_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO
PIO_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO
PIO_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO
PIO_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO
PIO_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO
PIO_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO
PIO_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO
PIO_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO
PIO_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_OER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO
PIO_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO
PIO_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO
PIO_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_PER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pad Pull-up Status Register$/;"	m	struct:_AT91S_PIO
PIO_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO
PIO_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCKR[8]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC
PWMC_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_PWMC_CH	 PWMC_CH[32]; 	\/\/ PWMC Channel 0$/;"	m	struct:_AT91S_PWMC
PWMC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC
PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC
PWMC_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH
PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved10	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved11	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved12	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved12[469]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved13	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved14	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved15	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved16	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved16[3]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved17	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved17[36]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved18	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved18[5]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved19	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved19[5]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved5	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved6	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved7	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved8	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
Reserved9	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYSC
SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI
SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI
SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI
SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI
SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI
SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI
SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI
SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI
SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI
SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI
SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI
SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI
SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC
SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC
SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC
SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC
SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC
SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC
SSC_RC0R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RC0R; 	\/\/ Receive Compare 0 Register$/;"	m	struct:_AT91S_SSC
SSC_RC1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RC1R; 	\/\/ Receive Compare 1 Register$/;"	m	struct:_AT91S_SSC
SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC
SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC
SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC
SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC
SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC
SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC
SYSC_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYSC
SYSC_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_C1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_C1R; 	\/\/ Chip ID1 Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_C2R	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_C2R; 	\/\/ Chip ID2 Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYSC
SYSC_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PPUSR; 	\/\/ Pad Pull-up Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYSC
SYSC_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYSC
SYSC_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCKR[8]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYSC
SYSC_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYSC
SYSC_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYSC
SYSC_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYSC
SYSC_SYSC_VRPM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_SYSC_VRPM; 	\/\/ Voltage Regulator Power Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYSC
SYSC_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYSC
SYSC_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 SYSC_WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYSC
TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB
TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB
TCB_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB
TCB_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB
TCB_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB
TC_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC
TC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC
TC_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC
TC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC
TC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC
TC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC
TC_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC
TC_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC
TC_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC
TC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC
TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI
TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI
TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI
TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI
TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI
TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI
TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI
TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI
TWI_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_SMR; 	\/\/ Slave Mode Register$/;"	m	struct:_AT91S_TWI
TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI
TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI
UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_CSR[8]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP
UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP
UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_FDR[8]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP
UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP
UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP
UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP
UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP
UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP
UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP
UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP
UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP
US_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART
US_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART
US_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART
US_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART
US_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART
US_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART
US_IF	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART
US_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART
US_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART
US_NER	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART
US_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART
US_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART
US_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART
US_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART
US_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART
US_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART
US_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART
US_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART
US_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART
US_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART
US_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART
US_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART
US_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART
US_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART
US_XXR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 US_XXR; 	\/\/ XON_XOFF Register$/;"	m	struct:_AT91S_USART
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC
_AT91S_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_MC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SYSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_SYSC {$/;"	s
_AT91S_TC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_USART	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64.h	/^typedef struct _AT91S_WDTC {$/;"	s
ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	646;"	d
ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	647;"	d
ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	648;"	d
ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	649;"	d
ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	650;"	d
ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	651;"	d
ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	652;"	d
ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	653;"	d
ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	639;"	d
ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	638;"	d
ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	640;"	d
ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	636;"	d
ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	644;"	d
ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	643;"	d
ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	645;"	d
ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	642;"	d
ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	637;"	d
ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	662;"	d
ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	663;"	d
ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	655;"	d
ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	659;"	d
ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	658;"	d
ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	654;"	d
ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	641;"	d
ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	657;"	d
ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	661;"	d
ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	660;"	d
ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	656;"	d
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	151;"	d
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	158;"	d
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	156;"	d
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	160;"	d
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	159;"	d
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	161;"	d
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	147;"	d
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	154;"	d
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	153;"	d
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	152;"	d
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	150;"	d
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	149;"	d
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	155;"	d
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	148;"	d
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	146;"	d
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	144;"	d
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	157;"	d
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	145;"	d
AT91C_ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1435;"	d
AT91C_ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1437;"	d
AT91C_ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1434;"	d
AT91C_ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1438;"	d
AT91C_ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1433;"	d
AT91C_ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1439;"	d
AT91C_ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1441;"	d
AT91C_ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1436;"	d
AT91C_ADC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	689;"	d
AT91C_ADC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	690;"	d
AT91C_ADC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	691;"	d
AT91C_ADC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	692;"	d
AT91C_ADC_CH4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	693;"	d
AT91C_ADC_CH5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	694;"	d
AT91C_ADC_CH6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	695;"	d
AT91C_ADC_CH7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	696;"	d
AT91C_ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1447;"	d
AT91C_ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1443;"	d
AT91C_ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1444;"	d
AT91C_ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1442;"	d
AT91C_ADC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	726;"	d
AT91C_ADC_DRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	716;"	d
AT91C_ADC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	718;"	d
AT91C_ADC_EOC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	700;"	d
AT91C_ADC_EOC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	701;"	d
AT91C_ADC_EOC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	702;"	d
AT91C_ADC_EOC3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	703;"	d
AT91C_ADC_EOC4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	704;"	d
AT91C_ADC_EOC5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	705;"	d
AT91C_ADC_EOC6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	706;"	d
AT91C_ADC_EOC7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	707;"	d
AT91C_ADC_GOVRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	717;"	d
AT91C_ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1448;"	d
AT91C_ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1445;"	d
AT91C_ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1432;"	d
AT91C_ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1449;"	d
AT91C_ADC_LDATA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	721;"	d
AT91C_ADC_LOWRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	679;"	d
AT91C_ADC_LOWRES_10_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	680;"	d
AT91C_ADC_LOWRES_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	681;"	d
AT91C_ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1440;"	d
AT91C_ADC_OVRE0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	708;"	d
AT91C_ADC_OVRE1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	709;"	d
AT91C_ADC_OVRE2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	710;"	d
AT91C_ADC_OVRE3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	711;"	d
AT91C_ADC_OVRE4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	712;"	d
AT91C_ADC_OVRE5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	713;"	d
AT91C_ADC_OVRE6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	714;"	d
AT91C_ADC_OVRE7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	715;"	d
AT91C_ADC_PRESCAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	685;"	d
AT91C_ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1421;"	d
AT91C_ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1426;"	d
AT91C_ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1430;"	d
AT91C_ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1428;"	d
AT91C_ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1423;"	d
AT91C_ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1425;"	d
AT91C_ADC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	719;"	d
AT91C_ADC_SHTIM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	687;"	d
AT91C_ADC_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	682;"	d
AT91C_ADC_SLEEP_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	684;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	683;"	d
AT91C_ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1446;"	d
AT91C_ADC_START	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	666;"	d
AT91C_ADC_STARTUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	686;"	d
AT91C_ADC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	665;"	d
AT91C_ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1429;"	d
AT91C_ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1427;"	d
AT91C_ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1422;"	d
AT91C_ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1424;"	d
AT91C_ADC_TRGEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	668;"	d
AT91C_ADC_TRGEN_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	669;"	d
AT91C_ADC_TRGEN_EN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	670;"	d
AT91C_ADC_TRGSEL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	671;"	d
AT91C_ADC_TRGSEL_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	678;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	672;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	673;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	674;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	675;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	676;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	677;"	d
AT91C_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1298;"	d
AT91C_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1287;"	d
AT91C_AIC_DCR_GMSK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	176;"	d
AT91C_AIC_DCR_PROT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	175;"	d
AT91C_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1286;"	d
AT91C_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1291;"	d
AT91C_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1288;"	d
AT91C_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1293;"	d
AT91C_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1292;"	d
AT91C_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1282;"	d
AT91C_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1297;"	d
AT91C_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1283;"	d
AT91C_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1294;"	d
AT91C_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1299;"	d
AT91C_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1285;"	d
AT91C_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1295;"	d
AT91C_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1296;"	d
AT91C_AIC_NFIQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	172;"	d
AT91C_AIC_NIRQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	173;"	d
AT91C_AIC_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	163;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	165;"	d
AT91C_AIC_PRIOR_LOWEST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	164;"	d
AT91C_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1284;"	d
AT91C_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1290;"	d
AT91C_AIC_SRCTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	166;"	d
AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	169;"	d
AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	170;"	d
AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	168;"	d
AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	167;"	d
AT91C_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1289;"	d
AT91C_BASE_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1785;"	d
AT91C_BASE_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1771;"	d
AT91C_BASE_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1775;"	d
AT91C_BASE_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1772;"	d
AT91C_BASE_MC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1781;"	d
AT91C_BASE_PDC_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1784;"	d
AT91C_BASE_PDC_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1773;"	d
AT91C_BASE_PDC_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1782;"	d
AT91C_BASE_PDC_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1786;"	d
AT91C_BASE_PDC_US0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1790;"	d
AT91C_BASE_PDC_US1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1788;"	d
AT91C_BASE_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1774;"	d
AT91C_BASE_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1779;"	d
AT91C_BASE_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1776;"	d
AT91C_BASE_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1801;"	d
AT91C_BASE_PWMC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1800;"	d
AT91C_BASE_PWMC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1799;"	d
AT91C_BASE_PWMC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1798;"	d
AT91C_BASE_PWMC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1797;"	d
AT91C_BASE_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1777;"	d
AT91C_BASE_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1778;"	d
AT91C_BASE_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1783;"	d
AT91C_BASE_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1787;"	d
AT91C_BASE_SYSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1770;"	d
AT91C_BASE_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1795;"	d
AT91C_BASE_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1794;"	d
AT91C_BASE_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1793;"	d
AT91C_BASE_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1796;"	d
AT91C_BASE_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1792;"	d
AT91C_BASE_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1802;"	d
AT91C_BASE_US0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1791;"	d
AT91C_BASE_US1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1789;"	d
AT91C_BASE_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1780;"	d
AT91C_CH0_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1606;"	d
AT91C_CH0_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1607;"	d
AT91C_CH0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1604;"	d
AT91C_CH0_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1603;"	d
AT91C_CH0_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1602;"	d
AT91C_CH0_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1605;"	d
AT91C_CH1_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1599;"	d
AT91C_CH1_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1600;"	d
AT91C_CH1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1597;"	d
AT91C_CH1_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1596;"	d
AT91C_CH1_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1595;"	d
AT91C_CH1_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1598;"	d
AT91C_CH2_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1592;"	d
AT91C_CH2_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1593;"	d
AT91C_CH2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1590;"	d
AT91C_CH2_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1589;"	d
AT91C_CH2_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1588;"	d
AT91C_CH2_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1591;"	d
AT91C_CH3_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1585;"	d
AT91C_CH3_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1586;"	d
AT91C_CH3_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1583;"	d
AT91C_CH3_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1582;"	d
AT91C_CH3_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1581;"	d
AT91C_CH3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1584;"	d
AT91C_CKGR_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	313;"	d
AT91C_CKGR_DIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	314;"	d
AT91C_CKGR_DIV_BYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	315;"	d
AT91C_CKGR_MAINF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	310;"	d
AT91C_CKGR_MAINRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	311;"	d
AT91C_CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1356;"	d
AT91C_CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1357;"	d
AT91C_CKGR_MOSCEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	306;"	d
AT91C_CKGR_MUL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	322;"	d
AT91C_CKGR_OSCBYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	307;"	d
AT91C_CKGR_OSCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	308;"	d
AT91C_CKGR_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	317;"	d
AT91C_CKGR_OUT_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	318;"	d
AT91C_CKGR_OUT_1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	319;"	d
AT91C_CKGR_OUT_2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	320;"	d
AT91C_CKGR_OUT_3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	321;"	d
AT91C_CKGR_PLLCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	316;"	d
AT91C_CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1355;"	d
AT91C_CKGR_USBDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	323;"	d
AT91C_CKGR_USBDIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	324;"	d
AT91C_CKGR_USBDIV_1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	325;"	d
AT91C_CKGR_USBDIV_2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	326;"	d
AT91C_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1308;"	d
AT91C_DBGU_C1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1307;"	d
AT91C_DBGU_C2R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1301;"	d
AT91C_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1312;"	d
AT91C_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1303;"	d
AT91C_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1306;"	d
AT91C_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1304;"	d
AT91C_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1311;"	d
AT91C_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1310;"	d
AT91C_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1305;"	d
AT91C_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1316;"	d
AT91C_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1317;"	d
AT91C_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1318;"	d
AT91C_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1309;"	d
AT91C_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1315;"	d
AT91C_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1322;"	d
AT91C_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1320;"	d
AT91C_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1319;"	d
AT91C_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1302;"	d
AT91C_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1314;"	d
AT91C_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1323;"	d
AT91C_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1321;"	d
AT91C_ID_15_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1749;"	d
AT91C_ID_16_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1750;"	d
AT91C_ID_17_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1751;"	d
AT91C_ID_18_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1752;"	d
AT91C_ID_19_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1753;"	d
AT91C_ID_20_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1754;"	d
AT91C_ID_21_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1755;"	d
AT91C_ID_22_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1756;"	d
AT91C_ID_23_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1757;"	d
AT91C_ID_24_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1758;"	d
AT91C_ID_25_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1759;"	d
AT91C_ID_26_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1760;"	d
AT91C_ID_27_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1761;"	d
AT91C_ID_28_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1762;"	d
AT91C_ID_29_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1763;"	d
AT91C_ID_3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1737;"	d
AT91C_ID_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1738;"	d
AT91C_ID_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1734;"	d
AT91C_ID_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1764;"	d
AT91C_ID_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1765;"	d
AT91C_ID_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1736;"	d
AT91C_ID_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1744;"	d
AT91C_ID_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1739;"	d
AT91C_ID_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1742;"	d
AT91C_ID_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1735;"	d
AT91C_ID_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1746;"	d
AT91C_ID_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1747;"	d
AT91C_ID_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1748;"	d
AT91C_ID_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1743;"	d
AT91C_ID_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1745;"	d
AT91C_ID_US0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1740;"	d
AT91C_ID_US1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1741;"	d
AT91C_IFLASH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1809;"	d
AT91C_IFLASH_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1810;"	d
AT91C_ISRAM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1807;"	d
AT91C_ISRAM_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1808;"	d
AT91C_MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1397;"	d
AT91C_MC_ABTSZ	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	492;"	d
AT91C_MC_ABTSZ_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	493;"	d
AT91C_MC_ABTSZ_HWORD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	494;"	d
AT91C_MC_ABTSZ_WORD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	495;"	d
AT91C_MC_ABTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	496;"	d
AT91C_MC_ABTTYP_DATAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	497;"	d
AT91C_MC_ABTTYP_DATAW	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	498;"	d
AT91C_MC_ABTTYP_FETCH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	499;"	d
AT91C_MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1394;"	d
AT91C_MC_FCMD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	516;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	523;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	521;"	d
AT91C_MC_FCMD_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	518;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	519;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	522;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	524;"	d
AT91C_MC_FCMD_START_PROG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	517;"	d
AT91C_MC_FCMD_UNLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	520;"	d
AT91C_MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1393;"	d
AT91C_MC_FMCN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	514;"	d
AT91C_MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1396;"	d
AT91C_MC_FRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	505;"	d
AT91C_MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1395;"	d
AT91C_MC_FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	509;"	d
AT91C_MC_FWS_0FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	510;"	d
AT91C_MC_FWS_1FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	511;"	d
AT91C_MC_FWS_2FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	512;"	d
AT91C_MC_FWS_3FWS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	513;"	d
AT91C_MC_GPNVM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	529;"	d
AT91C_MC_GPNVM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	530;"	d
AT91C_MC_GPNVM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	531;"	d
AT91C_MC_GPNVM3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	532;"	d
AT91C_MC_GPNVM4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	533;"	d
AT91C_MC_GPNVM5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	534;"	d
AT91C_MC_GPNVM6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	535;"	d
AT91C_MC_GPNVM7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	536;"	d
AT91C_MC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	526;"	d
AT91C_MC_LOCKE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	506;"	d
AT91C_MC_LOCKS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	537;"	d
AT91C_MC_LOCKS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	538;"	d
AT91C_MC_LOCKS10	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	547;"	d
AT91C_MC_LOCKS11	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	548;"	d
AT91C_MC_LOCKS12	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	549;"	d
AT91C_MC_LOCKS13	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	550;"	d
AT91C_MC_LOCKS14	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	551;"	d
AT91C_MC_LOCKS15	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	552;"	d
AT91C_MC_LOCKS2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	539;"	d
AT91C_MC_LOCKS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	540;"	d
AT91C_MC_LOCKS4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	541;"	d
AT91C_MC_LOCKS5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	542;"	d
AT91C_MC_LOCKS6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	543;"	d
AT91C_MC_LOCKS7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	544;"	d
AT91C_MC_LOCKS8	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	545;"	d
AT91C_MC_LOCKS9	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	546;"	d
AT91C_MC_MISADD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	491;"	d
AT91C_MC_MST0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	500;"	d
AT91C_MC_MST1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	501;"	d
AT91C_MC_NEBP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	508;"	d
AT91C_MC_PAGEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	525;"	d
AT91C_MC_PROGE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	507;"	d
AT91C_MC_RCB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	488;"	d
AT91C_MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1398;"	d
AT91C_MC_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	528;"	d
AT91C_MC_SVMST0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	502;"	d
AT91C_MC_SVMST1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	503;"	d
AT91C_MC_UNDADD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	490;"	d
AT91C_PA0_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1635;"	d
AT91C_PA0_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1636;"	d
AT91C_PA10_DTXD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1641;"	d
AT91C_PA10_NPCS2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1642;"	d
AT91C_PA11_NPCS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1644;"	d
AT91C_PA11_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1645;"	d
AT91C_PA12_MISO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1647;"	d
AT91C_PA12_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1648;"	d
AT91C_PA13_MOSI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1650;"	d
AT91C_PA13_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1651;"	d
AT91C_PA14_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1654;"	d
AT91C_PA14_SPCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1653;"	d
AT91C_PA15_TF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1656;"	d
AT91C_PA15_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1657;"	d
AT91C_PA16_TIOB1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1660;"	d
AT91C_PA16_TK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1659;"	d
AT91C_PA17_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1663;"	d
AT91C_PA17_TD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1662;"	d
AT91C_PA18_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1666;"	d
AT91C_PA18_RD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1665;"	d
AT91C_PA19_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1669;"	d
AT91C_PA19_RK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1668;"	d
AT91C_PA1_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1638;"	d
AT91C_PA1_TIOB0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1639;"	d
AT91C_PA20_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1675;"	d
AT91C_PA20_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1674;"	d
AT91C_PA21_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1678;"	d
AT91C_PA21_RXD1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1677;"	d
AT91C_PA22_NPCS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1681;"	d
AT91C_PA22_TXD1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1680;"	d
AT91C_PA23_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1684;"	d
AT91C_PA23_SCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1683;"	d
AT91C_PA24_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1687;"	d
AT91C_PA24_RTS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1686;"	d
AT91C_PA25_CTS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1689;"	d
AT91C_PA25_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1690;"	d
AT91C_PA26_DCD1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1692;"	d
AT91C_PA26_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1693;"	d
AT91C_PA27_DTR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1695;"	d
AT91C_PA27_TIOB2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1696;"	d
AT91C_PA28_DSR1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1698;"	d
AT91C_PA28_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1699;"	d
AT91C_PA29_RI1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1701;"	d
AT91C_PA29_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1702;"	d
AT91C_PA2_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1671;"	d
AT91C_PA2_SCK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1672;"	d
AT91C_PA30_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1707;"	d
AT91C_PA30_NPCS2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1708;"	d
AT91C_PA31_NPCS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1710;"	d
AT91C_PA31_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1711;"	d
AT91C_PA3_NPCS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1705;"	d
AT91C_PA3_TWD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1704;"	d
AT91C_PA4_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1714;"	d
AT91C_PA4_TWCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1713;"	d
AT91C_PA5_NPCS3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1717;"	d
AT91C_PA5_RXD0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1716;"	d
AT91C_PA6_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1720;"	d
AT91C_PA6_TXD0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1719;"	d
AT91C_PA7_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1723;"	d
AT91C_PA7_RTS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1722;"	d
AT91C_PA8_ADTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1726;"	d
AT91C_PA8_CTS0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1725;"	d
AT91C_PA9_DRXD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1728;"	d
AT91C_PA9_NPCS1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1729;"	d
AT91C_PDC_RXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	259;"	d
AT91C_PDC_RXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	258;"	d
AT91C_PDC_TXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	261;"	d
AT91C_PDC_TXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	260;"	d
AT91C_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1341;"	d
AT91C_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1342;"	d
AT91C_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1335;"	d
AT91C_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1351;"	d
AT91C_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1349;"	d
AT91C_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1326;"	d
AT91C_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1340;"	d
AT91C_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1347;"	d
AT91C_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1346;"	d
AT91C_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1325;"	d
AT91C_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1328;"	d
AT91C_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1337;"	d
AT91C_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1331;"	d
AT91C_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1330;"	d
AT91C_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1339;"	d
AT91C_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1344;"	d
AT91C_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1334;"	d
AT91C_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1348;"	d
AT91C_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1327;"	d
AT91C_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1353;"	d
AT91C_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1352;"	d
AT91C_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1338;"	d
AT91C_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1350;"	d
AT91C_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1332;"	d
AT91C_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1329;"	d
AT91C_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1336;"	d
AT91C_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1343;"	d
AT91C_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1333;"	d
AT91C_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1345;"	d
AT91C_PIO_PA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1634;"	d
AT91C_PIO_PA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1637;"	d
AT91C_PIO_PA10	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1640;"	d
AT91C_PIO_PA11	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1643;"	d
AT91C_PIO_PA12	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1646;"	d
AT91C_PIO_PA13	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1649;"	d
AT91C_PIO_PA14	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1652;"	d
AT91C_PIO_PA15	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1655;"	d
AT91C_PIO_PA16	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1658;"	d
AT91C_PIO_PA17	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1661;"	d
AT91C_PIO_PA18	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1664;"	d
AT91C_PIO_PA19	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1667;"	d
AT91C_PIO_PA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1670;"	d
AT91C_PIO_PA20	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1673;"	d
AT91C_PIO_PA21	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1676;"	d
AT91C_PIO_PA22	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1679;"	d
AT91C_PIO_PA23	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1682;"	d
AT91C_PIO_PA24	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1685;"	d
AT91C_PIO_PA25	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1688;"	d
AT91C_PIO_PA26	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1691;"	d
AT91C_PIO_PA27	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1694;"	d
AT91C_PIO_PA28	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1697;"	d
AT91C_PIO_PA29	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1700;"	d
AT91C_PIO_PA3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1703;"	d
AT91C_PIO_PA30	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1706;"	d
AT91C_PIO_PA31	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1709;"	d
AT91C_PIO_PA4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1712;"	d
AT91C_PIO_PA5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1715;"	d
AT91C_PIO_PA6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1718;"	d
AT91C_PIO_PA7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1721;"	d
AT91C_PIO_PA8	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1724;"	d
AT91C_PIO_PA9	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1727;"	d
AT91C_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1384;"	d
AT91C_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1387;"	d
AT91C_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1385;"	d
AT91C_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1386;"	d
AT91C_PMC_CSS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	360;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	362;"	d
AT91C_PMC_CSS_PLL_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	363;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	361;"	d
AT91C_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1362;"	d
AT91C_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1366;"	d
AT91C_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1361;"	d
AT91C_PMC_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	375;"	d
AT91C_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1372;"	d
AT91C_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1367;"	d
AT91C_PMC_MCKRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	376;"	d
AT91C_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1368;"	d
AT91C_PMC_MOSCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	374;"	d
AT91C_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1363;"	d
AT91C_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1369;"	d
AT91C_PMC_PCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	348;"	d
AT91C_PMC_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	350;"	d
AT91C_PMC_PCK0RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	377;"	d
AT91C_PMC_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	351;"	d
AT91C_PMC_PCK1RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	378;"	d
AT91C_PMC_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	352;"	d
AT91C_PMC_PCK2RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	379;"	d
AT91C_PMC_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	353;"	d
AT91C_PMC_PCK3RDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	380;"	d
AT91C_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1373;"	d
AT91C_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1370;"	d
AT91C_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1371;"	d
AT91C_PMC_PRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	364;"	d
AT91C_PMC_PRES_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	365;"	d
AT91C_PMC_PRES_CLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	369;"	d
AT91C_PMC_PRES_CLK_2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	366;"	d
AT91C_PMC_PRES_CLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	370;"	d
AT91C_PMC_PRES_CLK_4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	367;"	d
AT91C_PMC_PRES_CLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	371;"	d
AT91C_PMC_PRES_CLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	368;"	d
AT91C_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1364;"	d
AT91C_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1360;"	d
AT91C_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1359;"	d
AT91C_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1365;"	d
AT91C_PMC_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	349;"	d
AT91C_PWMC_CALG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1151;"	d
AT91C_PWMC_CCNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1159;"	d
AT91C_PWMC_CDTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1155;"	d
AT91C_PWMC_CHID0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1185;"	d
AT91C_PWMC_CHID1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1186;"	d
AT91C_PWMC_CHID2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1187;"	d
AT91C_PWMC_CHID3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1188;"	d
AT91C_PWMC_CHID4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1189;"	d
AT91C_PWMC_CHID5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1190;"	d
AT91C_PWMC_CHID6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1191;"	d
AT91C_PWMC_CHID7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1192;"	d
AT91C_PWMC_CPD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1153;"	d
AT91C_PWMC_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1152;"	d
AT91C_PWMC_CPRD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1157;"	d
AT91C_PWMC_CPRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1147;"	d
AT91C_PWMC_CPRE_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1148;"	d
AT91C_PWMC_CPRE_MCKA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1149;"	d
AT91C_PWMC_CPRE_MCKB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1150;"	d
AT91C_PWMC_CUPD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1161;"	d
AT91C_PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1616;"	d
AT91C_PWMC_DIVA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1178;"	d
AT91C_PWMC_DIVB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1181;"	d
AT91C_PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1613;"	d
AT91C_PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1611;"	d
AT91C_PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1617;"	d
AT91C_PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1614;"	d
AT91C_PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1610;"	d
AT91C_PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1615;"	d
AT91C_PWMC_PREA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1179;"	d
AT91C_PWMC_PREA_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1180;"	d
AT91C_PWMC_PREB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1182;"	d
AT91C_PWMC_PREB_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1183;"	d
AT91C_PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1612;"	d
AT91C_PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1609;"	d
AT91C_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1377;"	d
AT91C_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1376;"	d
AT91C_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1375;"	d
AT91C_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1380;"	d
AT91C_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1382;"	d
AT91C_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1379;"	d
AT91C_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1381;"	d
AT91C_SPI_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	618;"	d
AT91C_SPI_BITS_10	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	621;"	d
AT91C_SPI_BITS_11	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	622;"	d
AT91C_SPI_BITS_12	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	623;"	d
AT91C_SPI_BITS_13	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	624;"	d
AT91C_SPI_BITS_14	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	625;"	d
AT91C_SPI_BITS_15	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	626;"	d
AT91C_SPI_BITS_16	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	627;"	d
AT91C_SPI_BITS_8	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	619;"	d
AT91C_SPI_BITS_9	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	620;"	d
AT91C_SPI_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	615;"	d
AT91C_SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1415;"	d
AT91C_SPI_CSAAT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	617;"	d
AT91C_SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1411;"	d
AT91C_SPI_DLYBCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	592;"	d
AT91C_SPI_DLYBCT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	630;"	d
AT91C_SPI_DLYBS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	629;"	d
AT91C_SPI_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	604;"	d
AT91C_SPI_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	605;"	d
AT91C_SPI_FDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	588;"	d
AT91C_SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1412;"	d
AT91C_SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1417;"	d
AT91C_SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1416;"	d
AT91C_SPI_LASTXFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	581;"	d
AT91C_SPI_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	590;"	d
AT91C_SPI_MODF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	602;"	d
AT91C_SPI_MODFDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	589;"	d
AT91C_SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1419;"	d
AT91C_SPI_MSTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	583;"	d
AT91C_SPI_NCPHA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	616;"	d
AT91C_SPI_NSSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	608;"	d
AT91C_SPI_OVRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	603;"	d
AT91C_SPI_PCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	591;"	d
AT91C_SPI_PCSDEC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	587;"	d
AT91C_SPI_PS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	584;"	d
AT91C_SPI_PS_FIXED	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	585;"	d
AT91C_SPI_PS_VARIABLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	586;"	d
AT91C_SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1400;"	d
AT91C_SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1405;"	d
AT91C_SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1409;"	d
AT91C_SPI_RD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	594;"	d
AT91C_SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1414;"	d
AT91C_SPI_RDRF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	600;"	d
AT91C_SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1407;"	d
AT91C_SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1402;"	d
AT91C_SPI_RPCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	595;"	d
AT91C_SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1404;"	d
AT91C_SPI_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	606;"	d
AT91C_SPI_SCBR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	628;"	d
AT91C_SPI_SPIDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	579;"	d
AT91C_SPI_SPIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	578;"	d
AT91C_SPI_SPIENS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	610;"	d
AT91C_SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1413;"	d
AT91C_SPI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	580;"	d
AT91C_SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1408;"	d
AT91C_SPI_TD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	597;"	d
AT91C_SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1418;"	d
AT91C_SPI_TDRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	601;"	d
AT91C_SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1406;"	d
AT91C_SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1401;"	d
AT91C_SPI_TPCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	598;"	d
AT91C_SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1403;"	d
AT91C_SPI_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	607;"	d
AT91C_SPI_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	609;"	d
AT91C_SSC_CKG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	781;"	d
AT91C_SSC_CKG_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	784;"	d
AT91C_SSC_CKG_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	783;"	d
AT91C_SSC_CKG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	782;"	d
AT91C_SSC_CKI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	780;"	d
AT91C_SSC_CKO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	776;"	d
AT91C_SSC_CKO_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	778;"	d
AT91C_SSC_CKO_DATA_TX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	779;"	d
AT91C_SSC_CKO_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	777;"	d
AT91C_SSC_CKS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	772;"	d
AT91C_SSC_CKS_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	773;"	d
AT91C_SSC_CKS_RK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	775;"	d
AT91C_SSC_CKS_TK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	774;"	d
AT91C_SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1463;"	d
AT91C_SSC_CP0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	826;"	d
AT91C_SSC_CP1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	827;"	d
AT91C_SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1471;"	d
AT91C_SSC_DATDEF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	815;"	d
AT91C_SSC_DATLEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	800;"	d
AT91C_SSC_DATNB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	803;"	d
AT91C_SSC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	824;"	d
AT91C_SSC_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	820;"	d
AT91C_SSC_FSDEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	816;"	d
AT91C_SSC_FSEDGE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	812;"	d
AT91C_SSC_FSLEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	804;"	d
AT91C_SSC_FSOS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	805;"	d
AT91C_SSC_FSOS_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	810;"	d
AT91C_SSC_FSOS_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	809;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	807;"	d
AT91C_SSC_FSOS_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	806;"	d
AT91C_SSC_FSOS_POSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	808;"	d
AT91C_SSC_FSOS_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	811;"	d
AT91C_SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1464;"	d
AT91C_SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1473;"	d
AT91C_SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1472;"	d
AT91C_SSC_LOOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	801;"	d
AT91C_SSC_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	802;"	d
AT91C_SSC_OVRUN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	823;"	d
AT91C_SSC_PERIOD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	798;"	d
AT91C_SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1451;"	d
AT91C_SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1456;"	d
AT91C_SSC_RC0R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1466;"	d
AT91C_SSC_RC1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1474;"	d
AT91C_SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1470;"	d
AT91C_SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1460;"	d
AT91C_SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1462;"	d
AT91C_SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1468;"	d
AT91C_SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1458;"	d
AT91C_SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1453;"	d
AT91C_SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1455;"	d
AT91C_SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1467;"	d
AT91C_SSC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	825;"	d
AT91C_SSC_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	767;"	d
AT91C_SSC_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	766;"	d
AT91C_SSC_RXENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	831;"	d
AT91C_SSC_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	822;"	d
AT91C_SSC_RXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	829;"	d
AT91C_SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1465;"	d
AT91C_SSC_START	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	785;"	d
AT91C_SSC_START_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	794;"	d
AT91C_SSC_START_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	786;"	d
AT91C_SSC_START_EDGE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	793;"	d
AT91C_SSC_START_FALL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	790;"	d
AT91C_SSC_START_HIGH_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	789;"	d
AT91C_SSC_START_LEVEL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	792;"	d
AT91C_SSC_START_LOW_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	788;"	d
AT91C_SSC_START_RISE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	791;"	d
AT91C_SSC_START_TX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	787;"	d
AT91C_SSC_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	795;"	d
AT91C_SSC_STTDLY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	797;"	d
AT91C_SSC_STTOUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	796;"	d
AT91C_SSC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	770;"	d
AT91C_SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1469;"	d
AT91C_SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1459;"	d
AT91C_SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1477;"	d
AT91C_SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1476;"	d
AT91C_SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1457;"	d
AT91C_SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1452;"	d
AT91C_SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1454;"	d
AT91C_SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1475;"	d
AT91C_SSC_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	821;"	d
AT91C_SSC_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	769;"	d
AT91C_SSC_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	819;"	d
AT91C_SSC_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	768;"	d
AT91C_SSC_TXENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	830;"	d
AT91C_SSC_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	818;"	d
AT91C_SSC_TXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	828;"	d
AT91C_SYSC_ALMIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	425;"	d
AT91C_SYSC_ALMS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	433;"	d
AT91C_SYSC_ALMV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	429;"	d
AT91C_SYSC_BODIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	413;"	d
AT91C_SYSC_BODSTS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	400;"	d
AT91C_SYSC_CPIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	451;"	d
AT91C_SYSC_CRTV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	431;"	d
AT91C_SYSC_ERSTL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	412;"	d
AT91C_SYSC_EXTRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	396;"	d
AT91C_SYSC_ICERST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	394;"	d
AT91C_SYSC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	397;"	d
AT91C_SYSC_NRSTL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	407;"	d
AT91C_SYSC_PERRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	395;"	d
AT91C_SYSC_PICNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	452;"	d
AT91C_SYSC_PITEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	446;"	d
AT91C_SYSC_PITIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	447;"	d
AT91C_SYSC_PITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	449;"	d
AT91C_SYSC_PIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	445;"	d
AT91C_SYSC_PROCRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	393;"	d
AT91C_SYSC_PSTDBY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	138;"	d
AT91C_SYSC_RSTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	401;"	d
AT91C_SYSC_RSTTYP_BROWNOUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	406;"	d
AT91C_SYSC_RSTTYP_POWERUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	402;"	d
AT91C_SYSC_RSTTYP_SOFTWARE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	404;"	d
AT91C_SYSC_RSTTYP_USER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	405;"	d
AT91C_SYSC_RSTTYP_WATCHDOG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	403;"	d
AT91C_SYSC_RTPRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	424;"	d
AT91C_SYSC_RTTINC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	434;"	d
AT91C_SYSC_RTTINCIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	426;"	d
AT91C_SYSC_RTTRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	427;"	d
AT91C_SYSC_SRCMP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	408;"	d
AT91C_SYSC_SYSC_VRPM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1280;"	d
AT91C_SYSC_URSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	410;"	d
AT91C_SYSC_URSTIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	411;"	d
AT91C_SYSC_URSTS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	399;"	d
AT91C_SYSC_WDD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	470;"	d
AT91C_SYSC_WDDBGHLT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	471;"	d
AT91C_SYSC_WDDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	469;"	d
AT91C_SYSC_WDERR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	475;"	d
AT91C_SYSC_WDFIEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	466;"	d
AT91C_SYSC_WDIDLEHLT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	472;"	d
AT91C_SYSC_WDRPROC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	468;"	d
AT91C_SYSC_WDRSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	467;"	d
AT91C_SYSC_WDRSTT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	463;"	d
AT91C_SYSC_WDUNF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	474;"	d
AT91C_SYSC_WDV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	465;"	d
AT91C_TC0_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1576;"	d
AT91C_TC0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1571;"	d
AT91C_TC0_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1575;"	d
AT91C_TC0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1572;"	d
AT91C_TC0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1568;"	d
AT91C_TC0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1567;"	d
AT91C_TC0_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1570;"	d
AT91C_TC0_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1574;"	d
AT91C_TC0_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1569;"	d
AT91C_TC0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1573;"	d
AT91C_TC1_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1565;"	d
AT91C_TC1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1560;"	d
AT91C_TC1_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1564;"	d
AT91C_TC1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1561;"	d
AT91C_TC1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1557;"	d
AT91C_TC1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1556;"	d
AT91C_TC1_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1559;"	d
AT91C_TC1_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1563;"	d
AT91C_TC1_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1558;"	d
AT91C_TC1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1562;"	d
AT91C_TC2_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1554;"	d
AT91C_TC2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1549;"	d
AT91C_TC2_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1553;"	d
AT91C_TC2_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1550;"	d
AT91C_TC2_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1546;"	d
AT91C_TC2_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1545;"	d
AT91C_TC2_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1548;"	d
AT91C_TC2_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1552;"	d
AT91C_TC2_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1547;"	d
AT91C_TC2_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1551;"	d
AT91C_TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1579;"	d
AT91C_TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1578;"	d
AT91C_TCB_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1118;"	d
AT91C_TCB_TC0XC0S	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1120;"	d
AT91C_TCB_TC0XC0S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1122;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1121;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1123;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1124;"	d
AT91C_TCB_TC1XC1S	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1125;"	d
AT91C_TCB_TC1XC1S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1127;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1126;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1128;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1129;"	d
AT91C_TCB_TC2XC2S	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1130;"	d
AT91C_TCB_TC2XC2S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1132;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1131;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1133;"	d
AT91C_TCB_TC2XC2S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1134;"	d
AT91C_TC_ABETRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1028;"	d
AT91C_TC_ACPA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1047;"	d
AT91C_TC_ACPA_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1050;"	d
AT91C_TC_ACPA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1048;"	d
AT91C_TC_ACPA_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1049;"	d
AT91C_TC_ACPA_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1051;"	d
AT91C_TC_ACPC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1057;"	d
AT91C_TC_ACPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1060;"	d
AT91C_TC_ACPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1058;"	d
AT91C_TC_ACPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1059;"	d
AT91C_TC_ACPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1061;"	d
AT91C_TC_AEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1062;"	d
AT91C_TC_AEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1065;"	d
AT91C_TC_AEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1063;"	d
AT91C_TC_AEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1064;"	d
AT91C_TC_AEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1066;"	d
AT91C_TC_ASWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1067;"	d
AT91C_TC_ASWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1070;"	d
AT91C_TC_ASWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1068;"	d
AT91C_TC_ASWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1069;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1071;"	d
AT91C_TC_BCPB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1072;"	d
AT91C_TC_BCPB_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1075;"	d
AT91C_TC_BCPB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1073;"	d
AT91C_TC_BCPB_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1074;"	d
AT91C_TC_BCPB_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1076;"	d
AT91C_TC_BCPC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1077;"	d
AT91C_TC_BCPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1080;"	d
AT91C_TC_BCPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1078;"	d
AT91C_TC_BCPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1079;"	d
AT91C_TC_BCPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1081;"	d
AT91C_TC_BEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1082;"	d
AT91C_TC_BEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1085;"	d
AT91C_TC_BEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1083;"	d
AT91C_TC_BEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1084;"	d
AT91C_TC_BEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1086;"	d
AT91C_TC_BSWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1087;"	d
AT91C_TC_BSWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1090;"	d
AT91C_TC_BSWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1088;"	d
AT91C_TC_BSWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1089;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1091;"	d
AT91C_TC_BURST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1009;"	d
AT91C_TC_BURST_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1010;"	d
AT91C_TC_BURST_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1011;"	d
AT91C_TC_BURST_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1012;"	d
AT91C_TC_BURST_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1013;"	d
AT91C_TC_CLKDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	996;"	d
AT91C_TC_CLKEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	995;"	d
AT91C_TC_CLKI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1008;"	d
AT91C_TC_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	999;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1000;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1001;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1002;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1003;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1004;"	d
AT91C_TC_CLKS_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1005;"	d
AT91C_TC_CLKS_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1006;"	d
AT91C_TC_CLKS_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1007;"	d
AT91C_TC_COVFS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1093;"	d
AT91C_TC_CPAS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1095;"	d
AT91C_TC_CPBS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1096;"	d
AT91C_TC_CPCDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1017;"	d
AT91C_TC_CPCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1097;"	d
AT91C_TC_CPCSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1014;"	d
AT91C_TC_CPCTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1040;"	d
AT91C_TC_EEVT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1029;"	d
AT91C_TC_EEVTEDG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1023;"	d
AT91C_TC_EEVTEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1027;"	d
AT91C_TC_EEVTEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1026;"	d
AT91C_TC_EEVTEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1024;"	d
AT91C_TC_EEVTEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1025;"	d
AT91C_TC_EEVT_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1033;"	d
AT91C_TC_EEVT_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1032;"	d
AT91C_TC_EEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1030;"	d
AT91C_TC_EEVT_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1031;"	d
AT91C_TC_ENETRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1034;"	d
AT91C_TC_ETRCS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1100;"	d
AT91C_TC_ETRGEDG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1018;"	d
AT91C_TC_ETRGEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1022;"	d
AT91C_TC_ETRGEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1021;"	d
AT91C_TC_ETRGEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1019;"	d
AT91C_TC_ETRGEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1020;"	d
AT91C_TC_ETRGS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1101;"	d
AT91C_TC_LDBDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1016;"	d
AT91C_TC_LDBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1015;"	d
AT91C_TC_LDRA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1042;"	d
AT91C_TC_LDRAS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1098;"	d
AT91C_TC_LDRA_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1046;"	d
AT91C_TC_LDRA_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1045;"	d
AT91C_TC_LDRA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1043;"	d
AT91C_TC_LDRA_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1044;"	d
AT91C_TC_LDRB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1052;"	d
AT91C_TC_LDRBS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1099;"	d
AT91C_TC_LDRB_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1056;"	d
AT91C_TC_LDRB_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1055;"	d
AT91C_TC_LDRB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1053;"	d
AT91C_TC_LDRB_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1054;"	d
AT91C_TC_LOVRS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1094;"	d
AT91C_TC_MTIOA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1102;"	d
AT91C_TC_MTIOB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1103;"	d
AT91C_TC_SWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	997;"	d
AT91C_TC_WAVE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1041;"	d
AT91C_TC_WAVESEL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1035;"	d
AT91C_TC_WAVESEL_UP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1036;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1037;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1039;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1038;"	d
AT91C_TWI_ARBLST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	975;"	d
AT91C_TWI_CHDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	963;"	d
AT91C_TWI_CKDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	964;"	d
AT91C_TWI_CLDIV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	962;"	d
AT91C_TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1538;"	d
AT91C_TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1536;"	d
AT91C_TWI_DADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	958;"	d
AT91C_TWI_GCACC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	971;"	d
AT91C_TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1542;"	d
AT91C_TWI_IADRSZ	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	952;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	954;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	955;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	956;"	d
AT91C_TWI_IADRSZ_NO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	953;"	d
AT91C_TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1534;"	d
AT91C_TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1541;"	d
AT91C_TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1540;"	d
AT91C_TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1543;"	d
AT91C_TWI_MREAD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	957;"	d
AT91C_TWI_MSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	947;"	d
AT91C_TWI_MSEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	946;"	d
AT91C_TWI_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	974;"	d
AT91C_TWI_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	972;"	d
AT91C_TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1533;"	d
AT91C_TWI_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	967;"	d
AT91C_TWI_SADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	960;"	d
AT91C_TWI_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1537;"	d
AT91C_TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1535;"	d
AT91C_TWI_START	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	944;"	d
AT91C_TWI_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	945;"	d
AT91C_TWI_SVACC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	970;"	d
AT91C_TWI_SVDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	949;"	d
AT91C_TWI_SVEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	948;"	d
AT91C_TWI_SVREAD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	969;"	d
AT91C_TWI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	950;"	d
AT91C_TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1539;"	d
AT91C_TWI_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	966;"	d
AT91C_TWI_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	968;"	d
AT91C_TWI_UNRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	973;"	d
AT91C_UDP_CONFG	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1221;"	d
AT91C_UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1623;"	d
AT91C_UDP_DIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1263;"	d
AT91C_UDP_DTGLE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1272;"	d
AT91C_UDP_ENDBUSRES	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1244;"	d
AT91C_UDP_EP0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1247;"	d
AT91C_UDP_EP1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1248;"	d
AT91C_UDP_EP2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1249;"	d
AT91C_UDP_EP3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1250;"	d
AT91C_UDP_EP4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1251;"	d
AT91C_UDP_EP5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1252;"	d
AT91C_UDP_EP6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1253;"	d
AT91C_UDP_EP7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1254;"	d
AT91C_UDP_EPEDS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1273;"	d
AT91C_UDP_EPINT0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1228;"	d
AT91C_UDP_EPINT1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1229;"	d
AT91C_UDP_EPINT2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1230;"	d
AT91C_UDP_EPINT3	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1231;"	d
AT91C_UDP_EPINT4	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1232;"	d
AT91C_UDP_EPINT5	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1233;"	d
AT91C_UDP_EPINT6	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1234;"	d
AT91C_UDP_EPINT7	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1235;"	d
AT91C_UDP_EPTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1264;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1270;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1267;"	d
AT91C_UDP_EPTYPE_CTRL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1265;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1271;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1268;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1269;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1266;"	d
AT91C_UDP_EXTRSM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1238;"	d
AT91C_UDP_FADD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1225;"	d
AT91C_UDP_FADDEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1220;"	d
AT91C_UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1628;"	d
AT91C_UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1622;"	d
AT91C_UDP_FEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1226;"	d
AT91C_UDP_FORCESTALL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1261;"	d
AT91C_UDP_FRM_ERR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1217;"	d
AT91C_UDP_FRM_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1216;"	d
AT91C_UDP_FRM_OK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1218;"	d
AT91C_UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1621;"	d
AT91C_UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1625;"	d
AT91C_UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1620;"	d
AT91C_UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1627;"	d
AT91C_UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1626;"	d
AT91C_UDP_ISOERROR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1259;"	d
AT91C_UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1619;"	d
AT91C_UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1629;"	d
AT91C_UDP_RMWUPE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1222;"	d
AT91C_UDP_RSMINPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1223;"	d
AT91C_UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1624;"	d
AT91C_UDP_RXBYTECNT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1274;"	d
AT91C_UDP_RXRSM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1237;"	d
AT91C_UDP_RXSETUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1258;"	d
AT91C_UDP_RXSUSP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1236;"	d
AT91C_UDP_RX_DATA_BK0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1257;"	d
AT91C_UDP_RX_DATA_BK1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1262;"	d
AT91C_UDP_SOFINT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1239;"	d
AT91C_UDP_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1256;"	d
AT91C_UDP_TXPKTRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1260;"	d
AT91C_UDP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1240;"	d
AT91C_US0_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1518;"	d
AT91C_US0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1525;"	d
AT91C_US0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1530;"	d
AT91C_US0_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1524;"	d
AT91C_US0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1529;"	d
AT91C_US0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1526;"	d
AT91C_US0_IF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1527;"	d
AT91C_US0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1520;"	d
AT91C_US0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1528;"	d
AT91C_US0_NER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1521;"	d
AT91C_US0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1506;"	d
AT91C_US0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1511;"	d
AT91C_US0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1515;"	d
AT91C_US0_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1519;"	d
AT91C_US0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1513;"	d
AT91C_US0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1508;"	d
AT91C_US0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1510;"	d
AT91C_US0_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1522;"	d
AT91C_US0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1514;"	d
AT91C_US0_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1531;"	d
AT91C_US0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1512;"	d
AT91C_US0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1507;"	d
AT91C_US0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1509;"	d
AT91C_US0_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1517;"	d
AT91C_US0_XXR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1523;"	d
AT91C_US1_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1500;"	d
AT91C_US1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1494;"	d
AT91C_US1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1497;"	d
AT91C_US1_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1499;"	d
AT91C_US1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1498;"	d
AT91C_US1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1493;"	d
AT91C_US1_IF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1502;"	d
AT91C_US1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1492;"	d
AT91C_US1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1504;"	d
AT91C_US1_NER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1503;"	d
AT91C_US1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1484;"	d
AT91C_US1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1479;"	d
AT91C_US1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1483;"	d
AT91C_US1_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1491;"	d
AT91C_US1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1481;"	d
AT91C_US1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1486;"	d
AT91C_US1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1488;"	d
AT91C_US1_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1495;"	d
AT91C_US1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1482;"	d
AT91C_US1_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1496;"	d
AT91C_US1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1480;"	d
AT91C_US1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1485;"	d
AT91C_US1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1487;"	d
AT91C_US1_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1501;"	d
AT91C_US1_XXR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1490;"	d
AT91C_US_CHMODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	219;"	d
AT91C_US_CHMODE_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	221;"	d
AT91C_US_CHMODE_LOCAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	222;"	d
AT91C_US_CHMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	220;"	d
AT91C_US_CHMODE_REMOTE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	223;"	d
AT91C_US_CHRL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	893;"	d
AT91C_US_CHRL_5_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	894;"	d
AT91C_US_CHRL_6_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	895;"	d
AT91C_US_CHRL_7_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	896;"	d
AT91C_US_CHRL_8_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	897;"	d
AT91C_US_CKLO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	905;"	d
AT91C_US_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	888;"	d
AT91C_US_CLKS_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	889;"	d
AT91C_US_CLKS_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	892;"	d
AT91C_US_CLKS_FDIV1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	890;"	d
AT91C_US_CLKS_SLOW	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	891;"	d
AT91C_US_COMM_RX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	236;"	d
AT91C_US_COMM_TX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	235;"	d
AT91C_US_CTS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	926;"	d
AT91C_US_CTSIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	919;"	d
AT91C_US_DCD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	925;"	d
AT91C_US_DCDIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	918;"	d
AT91C_US_DSNACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	908;"	d
AT91C_US_DSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	924;"	d
AT91C_US_DSRIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	917;"	d
AT91C_US_DTRDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	875;"	d
AT91C_US_DTREN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	874;"	d
AT91C_US_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	227;"	d
AT91C_US_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	228;"	d
AT91C_US_FILTER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	910;"	d
AT91C_US_FORCE_NTRST	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	241;"	d
AT91C_US_FRAME	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	230;"	d
AT91C_US_INACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	907;"	d
AT91C_US_ITERATION	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	914;"	d
AT91C_US_MAX_ITER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	909;"	d
AT91C_US_MODE9	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	904;"	d
AT91C_US_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	903;"	d
AT91C_US_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	915;"	d
AT91C_US_NBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	899;"	d
AT91C_US_NBSTOP_15_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	901;"	d
AT91C_US_NBSTOP_1_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	900;"	d
AT91C_US_NBSTOP_2_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	902;"	d
AT91C_US_OVER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	906;"	d
AT91C_US_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	229;"	d
AT91C_US_PAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	212;"	d
AT91C_US_PARE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	231;"	d
AT91C_US_PAR_EVEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	213;"	d
AT91C_US_PAR_MARK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	216;"	d
AT91C_US_PAR_MULTI_DROP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	218;"	d
AT91C_US_PAR_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	217;"	d
AT91C_US_PAR_ODD	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	214;"	d
AT91C_US_PAR_SPACE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	215;"	d
AT91C_US_RETTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	873;"	d
AT91C_US_RI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	923;"	d
AT91C_US_RIIC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	916;"	d
AT91C_US_RSTIT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	871;"	d
AT91C_US_RSTNACK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	872;"	d
AT91C_US_RSTRX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	205;"	d
AT91C_US_RSTSTA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	866;"	d
AT91C_US_RSTTX	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	206;"	d
AT91C_US_RTSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	877;"	d
AT91C_US_RTSEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	876;"	d
AT91C_US_RXBRK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	912;"	d
AT91C_US_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	234;"	d
AT91C_US_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	208;"	d
AT91C_US_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	207;"	d
AT91C_US_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	225;"	d
AT91C_US_SENDA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	870;"	d
AT91C_US_STPBRK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	868;"	d
AT91C_US_STTBRK	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	867;"	d
AT91C_US_STTTO	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	869;"	d
AT91C_US_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	898;"	d
AT91C_US_TIMEOUT	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	913;"	d
AT91C_US_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	233;"	d
AT91C_US_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	210;"	d
AT91C_US_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	232;"	d
AT91C_US_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	209;"	d
AT91C_US_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	226;"	d
AT91C_US_USMODE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	879;"	d
AT91C_US_USMODE_HWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	882;"	d
AT91C_US_USMODE_IRDA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	886;"	d
AT91C_US_USMODE_ISO7816_0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	884;"	d
AT91C_US_USMODE_ISO7816_1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	885;"	d
AT91C_US_USMODE_MODEM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	883;"	d
AT91C_US_USMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	880;"	d
AT91C_US_USMODE_RS485	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	881;"	d
AT91C_US_USMODE_SWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	887;"	d
AT91C_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1391;"	d
AT91C_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1389;"	d
AT91C_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1390;"	d
CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	303;"	d
CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	302;"	d
CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	304;"	d
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	190;"	d
DBGU_C1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	191;"	d
DBGU_C2R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	192;"	d
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	182;"	d
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	187;"	d
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	193;"	d
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	185;"	d
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	184;"	d
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	186;"	d
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	183;"	d
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	202;"	d
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	203;"	d
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	195;"	d
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	188;"	d
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	199;"	d
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	198;"	d
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	194;"	d
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	197;"	d
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	189;"	d
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	201;"	d
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	200;"	d
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	196;"	d
MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	483;"	d
MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	482;"	d
MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	485;"	d
MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	484;"	d
MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	486;"	d
MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	481;"	d
PDC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	255;"	d
PDC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	256;"	d
PDC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	248;"	d
PDC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	252;"	d
PDC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	251;"	d
PDC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	247;"	d
PDC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	250;"	d
PDC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	254;"	d
PDC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	253;"	d
PDC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	249;"	d
PIO_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	293;"	d
PIO_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	291;"	d
PIO_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	292;"	d
PIO_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	278;"	d
PIO_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	282;"	d
PIO_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	281;"	d
PIO_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	275;"	d
PIO_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	274;"	d
PIO_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	276;"	d
PIO_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	283;"	d
PIO_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	284;"	d
PIO_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	286;"	d
PIO_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	285;"	d
PIO_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	287;"	d
PIO_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	272;"	d
PIO_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	279;"	d
PIO_OER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	271;"	d
PIO_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	273;"	d
PIO_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	295;"	d
PIO_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	294;"	d
PIO_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	296;"	d
PIO_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	269;"	d
PIO_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	280;"	d
PIO_PER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	268;"	d
PIO_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	288;"	d
PIO_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	289;"	d
PIO_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	290;"	d
PIO_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	270;"	d
PIO_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	277;"	d
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	443;"	d
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	440;"	d
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	441;"	d
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	442;"	d
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	344;"	d
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	343;"	d
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	346;"	d
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	339;"	d
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	341;"	d
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	338;"	d
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	336;"	d
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	335;"	d
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	342;"	d
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	337;"	d
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	340;"	d
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	333;"	d
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	332;"	d
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	334;"	d
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	345;"	d
PWMC_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1143;"	d
PWMC_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1141;"	d
PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1176;"	d
PWMC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1140;"	d
PWMC_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1142;"	d
PWMC_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1144;"	d
PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1169;"	d
PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1168;"	d
PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1172;"	d
PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1171;"	d
PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1173;"	d
PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1174;"	d
PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1167;"	d
PWMC_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1145;"	d
PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1170;"	d
PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1175;"	d
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	389;"	d
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	391;"	d
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	390;"	d
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	420;"	d
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	419;"	d
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	422;"	d
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	421;"	d
SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	558;"	d
SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	566;"	d
SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	564;"	d
SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	563;"	d
SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	565;"	d
SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	559;"	d
SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	575;"	d
SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	576;"	d
SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	568;"	d
SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	560;"	d
SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	572;"	d
SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	571;"	d
SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	567;"	d
SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	562;"	d
SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	570;"	d
SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	561;"	d
SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	574;"	d
SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	573;"	d
SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	569;"	d
SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	740;"	d
SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	739;"	d
SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	753;"	d
SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	752;"	d
SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	754;"	d
SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	763;"	d
SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	764;"	d
SSC_RC0R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	749;"	d
SSC_RC1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	750;"	d
SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	741;"	d
SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	756;"	d
SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	742;"	d
SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	745;"	d
SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	760;"	d
SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	759;"	d
SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	755;"	d
SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	747;"	d
SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	751;"	d
SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	743;"	d
SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	758;"	d
SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	744;"	d
SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	746;"	d
SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	762;"	d
SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	761;"	d
SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	757;"	d
SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	748;"	d
SYSC_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	45;"	d
SYSC_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	52;"	d
SYSC_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	50;"	d
SYSC_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	54;"	d
SYSC_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	53;"	d
SYSC_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	55;"	d
SYSC_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	41;"	d
SYSC_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	48;"	d
SYSC_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	47;"	d
SYSC_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	46;"	d
SYSC_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	44;"	d
SYSC_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	43;"	d
SYSC_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	49;"	d
SYSC_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	42;"	d
SYSC_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	40;"	d
SYSC_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	38;"	d
SYSC_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	51;"	d
SYSC_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	39;"	d
SYSC_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	64;"	d
SYSC_DBGU_C1R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	65;"	d
SYSC_DBGU_C2R	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	66;"	d
SYSC_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	56;"	d
SYSC_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	61;"	d
SYSC_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	67;"	d
SYSC_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	59;"	d
SYSC_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	58;"	d
SYSC_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	60;"	d
SYSC_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	57;"	d
SYSC_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	76;"	d
SYSC_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	77;"	d
SYSC_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	69;"	d
SYSC_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	62;"	d
SYSC_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	73;"	d
SYSC_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	72;"	d
SYSC_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	68;"	d
SYSC_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	71;"	d
SYSC_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	63;"	d
SYSC_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	75;"	d
SYSC_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	74;"	d
SYSC_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	70;"	d
SYSC_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	103;"	d
SYSC_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	101;"	d
SYSC_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	102;"	d
SYSC_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	88;"	d
SYSC_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	92;"	d
SYSC_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	91;"	d
SYSC_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	85;"	d
SYSC_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	84;"	d
SYSC_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	86;"	d
SYSC_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	93;"	d
SYSC_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	94;"	d
SYSC_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	96;"	d
SYSC_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	95;"	d
SYSC_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	97;"	d
SYSC_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	82;"	d
SYSC_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	89;"	d
SYSC_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	81;"	d
SYSC_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	83;"	d
SYSC_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	105;"	d
SYSC_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	104;"	d
SYSC_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	106;"	d
SYSC_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	79;"	d
SYSC_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	90;"	d
SYSC_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	78;"	d
SYSC_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	98;"	d
SYSC_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	99;"	d
SYSC_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	100;"	d
SYSC_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	80;"	d
SYSC_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	87;"	d
SYSC_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	132;"	d
SYSC_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	129;"	d
SYSC_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	130;"	d
SYSC_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	131;"	d
SYSC_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	119;"	d
SYSC_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	118;"	d
SYSC_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	121;"	d
SYSC_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	114;"	d
SYSC_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	116;"	d
SYSC_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	113;"	d
SYSC_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	111;"	d
SYSC_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	110;"	d
SYSC_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	117;"	d
SYSC_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	112;"	d
SYSC_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	115;"	d
SYSC_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	108;"	d
SYSC_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	107;"	d
SYSC_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	109;"	d
SYSC_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	120;"	d
SYSC_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	122;"	d
SYSC_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	124;"	d
SYSC_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	123;"	d
SYSC_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	126;"	d
SYSC_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	125;"	d
SYSC_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	128;"	d
SYSC_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	127;"	d
SYSC_SYSC_VRPM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	136;"	d
SYSC_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	133;"	d
SYSC_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	134;"	d
SYSC_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	135;"	d
TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1115;"	d
TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1116;"	d
TCB_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1112;"	d
TCB_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1113;"	d
TCB_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1114;"	d
TC_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	984;"	d
TC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	985;"	d
TC_CV	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	986;"	d
TC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	992;"	d
TC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	991;"	d
TC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	993;"	d
TC_RA	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	987;"	d
TC_RB	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	988;"	d
TC_RC	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	989;"	d
TC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	990;"	d
TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	932;"	d
TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	936;"	d
TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	935;"	d
TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	939;"	d
TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	938;"	d
TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	940;"	d
TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	933;"	d
TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	941;"	d
TWI_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	934;"	d
TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	937;"	d
TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	942;"	d
UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1213;"	d
UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1206;"	d
UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1214;"	d
UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1205;"	d
UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1211;"	d
UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1208;"	d
UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1207;"	d
UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1209;"	d
UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1210;"	d
UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1204;"	d
UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	1212;"	d
US_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	848;"	d
US_CR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	840;"	d
US_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	845;"	d
US_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	851;"	d
US_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	843;"	d
US_IER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	842;"	d
US_IF	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	854;"	d
US_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	844;"	d
US_MR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	841;"	d
US_NER	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	852;"	d
US_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	863;"	d
US_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	864;"	d
US_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	856;"	d
US_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	846;"	d
US_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	860;"	d
US_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	859;"	d
US_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	855;"	d
US_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	849;"	d
US_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	858;"	d
US_THR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	847;"	d
US_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	862;"	d
US_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	861;"	d
US_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	857;"	d
US_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	850;"	d
US_XXR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	853;"	d
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	459;"	d
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	460;"	d
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h	461;"	d
ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC
ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC
ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC
ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC
ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC
ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC
ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC
ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC
ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC
ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC
ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC
ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC
ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC
ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC
ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC
ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC
ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC
ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC
ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC
ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC
ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC
AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES
AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES
AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES
AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES
AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES
AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES
AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES
AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES
AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES
AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES
AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES
AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES
AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES
AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES
AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES
AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES
AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES
AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES
AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS
AT91C_ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2384;"	d
AT91C_ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2389;"	d
AT91C_ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2382;"	d
AT91C_ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2383;"	d
AT91C_ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2388;"	d
AT91C_ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2385;"	d
AT91C_ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2394;"	d
AT91C_ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2393;"	d
AT91C_ADC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1666;"	d
AT91C_ADC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1667;"	d
AT91C_ADC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1668;"	d
AT91C_ADC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1669;"	d
AT91C_ADC_CH4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1670;"	d
AT91C_ADC_CH5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1671;"	d
AT91C_ADC_CH6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1672;"	d
AT91C_ADC_CH7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1673;"	d
AT91C_ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2386;"	d
AT91C_ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2396;"	d
AT91C_ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2397;"	d
AT91C_ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2392;"	d
AT91C_ADC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1703;"	d
AT91C_ADC_DRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1693;"	d
AT91C_ADC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1695;"	d
AT91C_ADC_EOC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1677;"	d
AT91C_ADC_EOC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1678;"	d
AT91C_ADC_EOC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1679;"	d
AT91C_ADC_EOC3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1680;"	d
AT91C_ADC_EOC4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1681;"	d
AT91C_ADC_EOC5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1682;"	d
AT91C_ADC_EOC6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1683;"	d
AT91C_ADC_EOC7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1684;"	d
AT91C_ADC_GOVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1694;"	d
AT91C_ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2391;"	d
AT91C_ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2395;"	d
AT91C_ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2399;"	d
AT91C_ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2390;"	d
AT91C_ADC_LDATA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1698;"	d
AT91C_ADC_LOWRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1656;"	d
AT91C_ADC_LOWRES_10_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1657;"	d
AT91C_ADC_LOWRES_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1658;"	d
AT91C_ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2398;"	d
AT91C_ADC_OVRE0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1685;"	d
AT91C_ADC_OVRE1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1686;"	d
AT91C_ADC_OVRE2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1687;"	d
AT91C_ADC_OVRE3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1688;"	d
AT91C_ADC_OVRE4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1689;"	d
AT91C_ADC_OVRE5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1690;"	d
AT91C_ADC_OVRE6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1691;"	d
AT91C_ADC_OVRE7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1692;"	d
AT91C_ADC_PRESCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1662;"	d
AT91C_ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2372;"	d
AT91C_ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2371;"	d
AT91C_ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2380;"	d
AT91C_ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2376;"	d
AT91C_ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2375;"	d
AT91C_ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2377;"	d
AT91C_ADC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1696;"	d
AT91C_ADC_SHTIM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1664;"	d
AT91C_ADC_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1659;"	d
AT91C_ADC_SLEEP_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1661;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1660;"	d
AT91C_ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2387;"	d
AT91C_ADC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1643;"	d
AT91C_ADC_STARTUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1663;"	d
AT91C_ADC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1642;"	d
AT91C_ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2378;"	d
AT91C_ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2374;"	d
AT91C_ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2373;"	d
AT91C_ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2379;"	d
AT91C_ADC_TRGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1645;"	d
AT91C_ADC_TRGEN_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1646;"	d
AT91C_ADC_TRGEN_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1647;"	d
AT91C_ADC_TRGSEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1648;"	d
AT91C_ADC_TRGSEL_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1655;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1649;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1650;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1651;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1652;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1653;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1654;"	d
AT91C_AES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1760;"	d
AT91C_AES_CFBS_128_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1761;"	d
AT91C_AES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1764;"	d
AT91C_AES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1763;"	d
AT91C_AES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1762;"	d
AT91C_AES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1765;"	d
AT91C_AES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1747;"	d
AT91C_AES_CKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1766;"	d
AT91C_AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2417;"	d
AT91C_AES_CTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1767;"	d
AT91C_AES_CTYPE_TYPE1_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1768;"	d
AT91C_AES_CTYPE_TYPE2_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1769;"	d
AT91C_AES_CTYPE_TYPE3_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1770;"	d
AT91C_AES_CTYPE_TYPE4_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1771;"	d
AT91C_AES_CTYPE_TYPE5_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1772;"	d
AT91C_AES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1774;"	d
AT91C_AES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1775;"	d
AT91C_AES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1776;"	d
AT91C_AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2416;"	d
AT91C_AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2418;"	d
AT91C_AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2420;"	d
AT91C_AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2419;"	d
AT91C_AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2422;"	d
AT91C_AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2412;"	d
AT91C_AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2421;"	d
AT91C_AES_LOADSEED	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1745;"	d
AT91C_AES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1759;"	d
AT91C_AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2413;"	d
AT91C_AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2415;"	d
AT91C_AES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1753;"	d
AT91C_AES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1755;"	d
AT91C_AES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1757;"	d
AT91C_AES_OPMOD_CTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1758;"	d
AT91C_AES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1754;"	d
AT91C_AES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1756;"	d
AT91C_AES_PROCDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1748;"	d
AT91C_AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2402;"	d
AT91C_AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2410;"	d
AT91C_AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2406;"	d
AT91C_AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2407;"	d
AT91C_AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2403;"	d
AT91C_AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2409;"	d
AT91C_AES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1777;"	d
AT91C_AES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1749;"	d
AT91C_AES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1751;"	d
AT91C_AES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1750;"	d
AT91C_AES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1752;"	d
AT91C_AES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1743;"	d
AT91C_AES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1744;"	d
AT91C_AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2405;"	d
AT91C_AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2404;"	d
AT91C_AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2408;"	d
AT91C_AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2401;"	d
AT91C_AES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1778;"	d
AT91C_AES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1779;"	d
AT91C_AES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1783;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1784;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1786;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1788;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1785;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1787;"	d
AT91C_AES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1789;"	d
AT91C_AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2414;"	d
AT91C_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1883;"	d
AT91C_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1871;"	d
AT91C_AIC_DCR_GMSK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	256;"	d
AT91C_AIC_DCR_PROT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	255;"	d
AT91C_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1872;"	d
AT91C_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1882;"	d
AT91C_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1879;"	d
AT91C_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1874;"	d
AT91C_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1870;"	d
AT91C_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1875;"	d
AT91C_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1884;"	d
AT91C_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1880;"	d
AT91C_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1877;"	d
AT91C_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1878;"	d
AT91C_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1881;"	d
AT91C_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1876;"	d
AT91C_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1868;"	d
AT91C_AIC_NFIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	252;"	d
AT91C_AIC_NIRQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	253;"	d
AT91C_AIC_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	241;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	243;"	d
AT91C_AIC_PRIOR_LOWEST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	242;"	d
AT91C_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1869;"	d
AT91C_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1885;"	d
AT91C_AIC_SRCTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	244;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	246;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	248;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	249;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	245;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	247;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	250;"	d
AT91C_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1873;"	d
AT91C_BASE_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2701;"	d
AT91C_BASE_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2703;"	d
AT91C_BASE_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2656;"	d
AT91C_BASE_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2698;"	d
AT91C_BASE_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2690;"	d
AT91C_BASE_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2691;"	d
AT91C_BASE_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2692;"	d
AT91C_BASE_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2693;"	d
AT91C_BASE_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2694;"	d
AT91C_BASE_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2695;"	d
AT91C_BASE_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2696;"	d
AT91C_BASE_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2697;"	d
AT91C_BASE_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2661;"	d
AT91C_BASE_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2658;"	d
AT91C_BASE_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2699;"	d
AT91C_BASE_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2668;"	d
AT91C_BASE_PDC_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2700;"	d
AT91C_BASE_PDC_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2702;"	d
AT91C_BASE_PDC_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2657;"	d
AT91C_BASE_PDC_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2671;"	d
AT91C_BASE_PDC_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2669;"	d
AT91C_BASE_PDC_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2677;"	d
AT91C_BASE_PDC_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2704;"	d
AT91C_BASE_PDC_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2675;"	d
AT91C_BASE_PDC_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2673;"	d
AT91C_BASE_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2659;"	d
AT91C_BASE_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2660;"	d
AT91C_BASE_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2665;"	d
AT91C_BASE_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2662;"	d
AT91C_BASE_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2684;"	d
AT91C_BASE_PWMC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2683;"	d
AT91C_BASE_PWMC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2682;"	d
AT91C_BASE_PWMC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2681;"	d
AT91C_BASE_PWMC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2680;"	d
AT91C_BASE_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2663;"	d
AT91C_BASE_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2664;"	d
AT91C_BASE_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2672;"	d
AT91C_BASE_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2670;"	d
AT91C_BASE_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2678;"	d
AT91C_BASE_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2655;"	d
AT91C_BASE_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2686;"	d
AT91C_BASE_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2687;"	d
AT91C_BASE_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2688;"	d
AT91C_BASE_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2689;"	d
AT91C_BASE_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2705;"	d
AT91C_BASE_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2679;"	d
AT91C_BASE_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2685;"	d
AT91C_BASE_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2676;"	d
AT91C_BASE_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2674;"	d
AT91C_BASE_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2667;"	d
AT91C_BASE_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2666;"	d
AT91C_CAN_ABM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1398;"	d
AT91C_CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2315;"	d
AT91C_CAN_AERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1431;"	d
AT91C_CAN_BERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1433;"	d
AT91C_CAN_BOFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1424;"	d
AT91C_CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2318;"	d
AT91C_CAN_BRP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1445;"	d
AT91C_CAN_CANEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1396;"	d
AT91C_CAN_CERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1429;"	d
AT91C_CAN_DRPT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1403;"	d
AT91C_CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2311;"	d
AT91C_CAN_ERRA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1421;"	d
AT91C_CAN_ERRP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1423;"	d
AT91C_CAN_FERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1432;"	d
AT91C_CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2314;"	d
AT91C_CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2310;"	d
AT91C_CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2309;"	d
AT91C_CAN_LPM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1397;"	d
AT91C_CAN_MABT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1350;"	d
AT91C_CAN_MACR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1356;"	d
AT91C_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1405;"	d
AT91C_CAN_MB0_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2237;"	d
AT91C_CAN_MB0_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2238;"	d
AT91C_CAN_MB0_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2242;"	d
AT91C_CAN_MB0_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2236;"	d
AT91C_CAN_MB0_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2241;"	d
AT91C_CAN_MB0_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2239;"	d
AT91C_CAN_MB0_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2243;"	d
AT91C_CAN_MB0_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2240;"	d
AT91C_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1406;"	d
AT91C_CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1415;"	d
AT91C_CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1416;"	d
AT91C_CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1417;"	d
AT91C_CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1418;"	d
AT91C_CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1419;"	d
AT91C_CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1420;"	d
AT91C_CAN_MB1_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2249;"	d
AT91C_CAN_MB1_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2251;"	d
AT91C_CAN_MB1_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2250;"	d
AT91C_CAN_MB1_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2245;"	d
AT91C_CAN_MB1_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2252;"	d
AT91C_CAN_MB1_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2246;"	d
AT91C_CAN_MB1_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2247;"	d
AT91C_CAN_MB1_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2248;"	d
AT91C_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1407;"	d
AT91C_CAN_MB2_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2259;"	d
AT91C_CAN_MB2_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2254;"	d
AT91C_CAN_MB2_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2255;"	d
AT91C_CAN_MB2_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2257;"	d
AT91C_CAN_MB2_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2260;"	d
AT91C_CAN_MB2_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2256;"	d
AT91C_CAN_MB2_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2258;"	d
AT91C_CAN_MB2_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2261;"	d
AT91C_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1408;"	d
AT91C_CAN_MB3_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2264;"	d
AT91C_CAN_MB3_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2266;"	d
AT91C_CAN_MB3_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2270;"	d
AT91C_CAN_MB3_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2269;"	d
AT91C_CAN_MB3_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2263;"	d
AT91C_CAN_MB3_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2265;"	d
AT91C_CAN_MB3_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2267;"	d
AT91C_CAN_MB3_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2268;"	d
AT91C_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1409;"	d
AT91C_CAN_MB4_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2279;"	d
AT91C_CAN_MB4_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2277;"	d
AT91C_CAN_MB4_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2274;"	d
AT91C_CAN_MB4_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2278;"	d
AT91C_CAN_MB4_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2275;"	d
AT91C_CAN_MB4_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2272;"	d
AT91C_CAN_MB4_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2273;"	d
AT91C_CAN_MB4_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2276;"	d
AT91C_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1410;"	d
AT91C_CAN_MB5_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2288;"	d
AT91C_CAN_MB5_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2282;"	d
AT91C_CAN_MB5_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2284;"	d
AT91C_CAN_MB5_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2287;"	d
AT91C_CAN_MB5_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2283;"	d
AT91C_CAN_MB5_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2285;"	d
AT91C_CAN_MB5_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2286;"	d
AT91C_CAN_MB5_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2281;"	d
AT91C_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1411;"	d
AT91C_CAN_MB6_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2292;"	d
AT91C_CAN_MB6_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2295;"	d
AT91C_CAN_MB6_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2296;"	d
AT91C_CAN_MB6_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2294;"	d
AT91C_CAN_MB6_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2290;"	d
AT91C_CAN_MB6_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2291;"	d
AT91C_CAN_MB6_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2297;"	d
AT91C_CAN_MB6_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2293;"	d
AT91C_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1412;"	d
AT91C_CAN_MB7_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2305;"	d
AT91C_CAN_MB7_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2299;"	d
AT91C_CAN_MB7_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2300;"	d
AT91C_CAN_MB7_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2302;"	d
AT91C_CAN_MB7_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2301;"	d
AT91C_CAN_MB7_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2303;"	d
AT91C_CAN_MB7_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2304;"	d
AT91C_CAN_MB7_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2306;"	d
AT91C_CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1413;"	d
AT91C_CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1414;"	d
AT91C_CAN_MDLC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1348;"	d
AT91C_CAN_MIDE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1343;"	d
AT91C_CAN_MIDvA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1342;"	d
AT91C_CAN_MIDvB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1341;"	d
AT91C_CAN_MMI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1352;"	d
AT91C_CAN_MOT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1333;"	d
AT91C_CAN_MOT_CONSUMER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1338;"	d
AT91C_CAN_MOT_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1334;"	d
AT91C_CAN_MOT_PRODUCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1339;"	d
AT91C_CAN_MOT_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1335;"	d
AT91C_CAN_MOT_RXOVERWRITE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1336;"	d
AT91C_CAN_MOT_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1337;"	d
AT91C_CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2313;"	d
AT91C_CAN_MRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1351;"	d
AT91C_CAN_MRTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1349;"	d
AT91C_CAN_MTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1357;"	d
AT91C_CAN_MTIMEMARK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1331;"	d
AT91C_CAN_MTIMESTAMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1347;"	d
AT91C_CAN_OVL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1399;"	d
AT91C_CAN_OVLY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1439;"	d
AT91C_CAN_PHASE1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1442;"	d
AT91C_CAN_PHASE2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1441;"	d
AT91C_CAN_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1332;"	d
AT91C_CAN_PROPAG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1443;"	d
AT91C_CAN_RBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1437;"	d
AT91C_CAN_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1451;"	d
AT91C_CAN_SERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1430;"	d
AT91C_CAN_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1425;"	d
AT91C_CAN_SMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1446;"	d
AT91C_CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2317;"	d
AT91C_CAN_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1444;"	d
AT91C_CAN_TBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1438;"	d
AT91C_CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2308;"	d
AT91C_CAN_TEC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1452;"	d
AT91C_CAN_TEOF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1400;"	d
AT91C_CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2316;"	d
AT91C_CAN_TIMER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1448;"	d
AT91C_CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2312;"	d
AT91C_CAN_TIMFRZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1402;"	d
AT91C_CAN_TIMRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1454;"	d
AT91C_CAN_TOVF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1427;"	d
AT91C_CAN_TSTP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1428;"	d
AT91C_CAN_TTM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1401;"	d
AT91C_CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2319;"	d
AT91C_CAN_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1426;"	d
AT91C_CAN_WARN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1422;"	d
AT91C_CKGR_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	411;"	d
AT91C_CKGR_DIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	412;"	d
AT91C_CKGR_DIV_BYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	413;"	d
AT91C_CKGR_MAINF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	408;"	d
AT91C_CKGR_MAINRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	409;"	d
AT91C_CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1973;"	d
AT91C_CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1971;"	d
AT91C_CKGR_MOSCEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	404;"	d
AT91C_CKGR_MUL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	420;"	d
AT91C_CKGR_OSCBYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	405;"	d
AT91C_CKGR_OSCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	406;"	d
AT91C_CKGR_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	415;"	d
AT91C_CKGR_OUT_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	416;"	d
AT91C_CKGR_OUT_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	417;"	d
AT91C_CKGR_OUT_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	418;"	d
AT91C_CKGR_OUT_3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	419;"	d
AT91C_CKGR_PLLCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	414;"	d
AT91C_CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1972;"	d
AT91C_CKGR_USBDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	421;"	d
AT91C_CKGR_USBDIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	422;"	d
AT91C_CKGR_USBDIV_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	423;"	d
AT91C_CKGR_USBDIV_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	424;"	d
AT91C_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1899;"	d
AT91C_DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1902;"	d
AT91C_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1905;"	d
AT91C_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1901;"	d
AT91C_DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1898;"	d
AT91C_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1906;"	d
AT91C_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1900;"	d
AT91C_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1909;"	d
AT91C_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1904;"	d
AT91C_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1903;"	d
AT91C_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1894;"	d
AT91C_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1895;"	d
AT91C_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1892;"	d
AT91C_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1908;"	d
AT91C_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1893;"	d
AT91C_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1888;"	d
AT91C_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1891;"	d
AT91C_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1887;"	d
AT91C_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1907;"	d
AT91C_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1896;"	d
AT91C_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1889;"	d
AT91C_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1890;"	d
AT91C_EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2345;"	d
AT91C_EMAC_ARP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1599;"	d
AT91C_EMAC_BEX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1563;"	d
AT91C_EMAC_BIG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1536;"	d
AT91C_EMAC_BNA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1567;"	d
AT91C_EMAC_BP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1523;"	d
AT91C_EMAC_CAF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1532;"	d
AT91C_EMAC_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1538;"	d
AT91C_EMAC_CLK_HCLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1540;"	d
AT91C_EMAC_CLK_HCLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1541;"	d
AT91C_EMAC_CLK_HCLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1542;"	d
AT91C_EMAC_CLK_HCLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1539;"	d
AT91C_EMAC_CLRSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1520;"	d
AT91C_EMAC_CODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1589;"	d
AT91C_EMAC_COL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1560;"	d
AT91C_EMAC_COMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1564;"	d
AT91C_EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2366;"	d
AT91C_EMAC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1588;"	d
AT91C_EMAC_DRFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1551;"	d
AT91C_EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2328;"	d
AT91C_EMAC_EAE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1537;"	d
AT91C_EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2337;"	d
AT91C_EMAC_EFRHD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1552;"	d
AT91C_EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2324;"	d
AT91C_EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2352;"	d
AT91C_EMAC_FD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1530;"	d
AT91C_EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2363;"	d
AT91C_EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2355;"	d
AT91C_EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2339;"	d
AT91C_EMAC_HRESP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1581;"	d
AT91C_EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2350;"	d
AT91C_EMAC_IDLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1557;"	d
AT91C_EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2335;"	d
AT91C_EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2364;"	d
AT91C_EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2357;"	d
AT91C_EMAC_INCSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1521;"	d
AT91C_EMAC_IP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1597;"	d
AT91C_EMAC_IRXFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1553;"	d
AT91C_EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2321;"	d
AT91C_EMAC_JFRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1531;"	d
AT91C_EMAC_LB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1515;"	d
AT91C_EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2325;"	d
AT91C_EMAC_LINK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1579;"	d
AT91C_EMAC_LINKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1555;"	d
AT91C_EMAC_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1516;"	d
AT91C_EMAC_MAG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1598;"	d
AT91C_EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2354;"	d
AT91C_EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2360;"	d
AT91C_EMAC_MDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1556;"	d
AT91C_EMAC_MFD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1571;"	d
AT91C_EMAC_MPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1519;"	d
AT91C_EMAC_MTI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1534;"	d
AT91C_EMAC_NBC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1533;"	d
AT91C_EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2349;"	d
AT91C_EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2330;"	d
AT91C_EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2361;"	d
AT91C_EMAC_OVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1569;"	d
AT91C_EMAC_PAE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1544;"	d
AT91C_EMAC_PARTREF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1603;"	d
AT91C_EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2359;"	d
AT91C_EMAC_PFRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1582;"	d
AT91C_EMAC_PHYA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1591;"	d
AT91C_EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2342;"	d
AT91C_EMAC_PTZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1583;"	d
AT91C_EMAC_RBOF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1545;"	d
AT91C_EMAC_RBOF_OFFSET_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1546;"	d
AT91C_EMAC_RBOF_OFFSET_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1547;"	d
AT91C_EMAC_RBOF_OFFSET_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1548;"	d
AT91C_EMAC_RBOF_OFFSET_3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1549;"	d
AT91C_EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2347;"	d
AT91C_EMAC_RCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1572;"	d
AT91C_EMAC_RE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1517;"	d
AT91C_EMAC_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1568;"	d
AT91C_EMAC_REGA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1590;"	d
AT91C_EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2356;"	d
AT91C_EMAC_REVREF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1602;"	d
AT91C_EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2346;"	d
AT91C_EMAC_RLCE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1550;"	d
AT91C_EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2326;"	d
AT91C_EMAC_RLES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1561;"	d
AT91C_EMAC_RLEX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1576;"	d
AT91C_EMAC_RMII	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1595;"	d
AT91C_EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2344;"	d
AT91C_EMAC_ROVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1580;"	d
AT91C_EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2368;"	d
AT91C_EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2336;"	d
AT91C_EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2332;"	d
AT91C_EMAC_RTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1543;"	d
AT91C_EMAC_RW	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1592;"	d
AT91C_EMAC_RXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1573;"	d
AT91C_EMAC_SA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1600;"	d
AT91C_EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2365;"	d
AT91C_EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2323;"	d
AT91C_EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2343;"	d
AT91C_EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2362;"	d
AT91C_EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2367;"	d
AT91C_EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2333;"	d
AT91C_EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2322;"	d
AT91C_EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2331;"	d
AT91C_EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2358;"	d
AT91C_EMAC_SOF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1593;"	d
AT91C_EMAC_SPD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1529;"	d
AT91C_EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2369;"	d
AT91C_EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2340;"	d
AT91C_EMAC_TCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1578;"	d
AT91C_EMAC_TE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1518;"	d
AT91C_EMAC_TGO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1562;"	d
AT91C_EMAC_THALT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1525;"	d
AT91C_EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2338;"	d
AT91C_EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2348;"	d
AT91C_EMAC_TPFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1526;"	d
AT91C_EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2353;"	d
AT91C_EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2334;"	d
AT91C_EMAC_TSTART	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1524;"	d
AT91C_EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2329;"	d
AT91C_EMAC_TUNDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1575;"	d
AT91C_EMAC_TXERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1577;"	d
AT91C_EMAC_TXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1574;"	d
AT91C_EMAC_TZQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1527;"	d
AT91C_EMAC_UBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1559;"	d
AT91C_EMAC_UND	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1565;"	d
AT91C_EMAC_UNI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1535;"	d
AT91C_EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2351;"	d
AT91C_EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2341;"	d
AT91C_EMAC_WESTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1522;"	d
AT91C_EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2327;"	d
AT91C_ID_20_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2639;"	d
AT91C_ID_21_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2640;"	d
AT91C_ID_22_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2641;"	d
AT91C_ID_23_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2642;"	d
AT91C_ID_24_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2643;"	d
AT91C_ID_25_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2644;"	d
AT91C_ID_26_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2645;"	d
AT91C_ID_27_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2646;"	d
AT91C_ID_28_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2647;"	d
AT91C_ID_29_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2648;"	d
AT91C_ID_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2636;"	d
AT91C_ID_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2637;"	d
AT91C_ID_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2634;"	d
AT91C_ID_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2635;"	d
AT91C_ID_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2619;"	d
AT91C_ID_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2649;"	d
AT91C_ID_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2650;"	d
AT91C_ID_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2621;"	d
AT91C_ID_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2622;"	d
AT91C_ID_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2629;"	d
AT91C_ID_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2623;"	d
AT91C_ID_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2624;"	d
AT91C_ID_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2627;"	d
AT91C_ID_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2620;"	d
AT91C_ID_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2631;"	d
AT91C_ID_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2632;"	d
AT91C_ID_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2633;"	d
AT91C_ID_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2638;"	d
AT91C_ID_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2628;"	d
AT91C_ID_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2630;"	d
AT91C_ID_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2625;"	d
AT91C_ID_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2626;"	d
AT91C_IFLASH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2712;"	d
AT91C_IFLASH_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2713;"	d
AT91C_ISRAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2710;"	d
AT91C_ISRAM_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2711;"	d
AT91C_MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2014;"	d
AT91C_MC_ABTSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	619;"	d
AT91C_MC_ABTSZ_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	620;"	d
AT91C_MC_ABTSZ_HWORD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	621;"	d
AT91C_MC_ABTSZ_WORD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	622;"	d
AT91C_MC_ABTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	623;"	d
AT91C_MC_ABTTYP_DATAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	624;"	d
AT91C_MC_ABTTYP_DATAW	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	625;"	d
AT91C_MC_ABTTYP_FETCH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	626;"	d
AT91C_MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2011;"	d
AT91C_MC_FCMD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	643;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	650;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	648;"	d
AT91C_MC_FCMD_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	645;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	646;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	649;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	651;"	d
AT91C_MC_FCMD_START_PROG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	644;"	d
AT91C_MC_FCMD_UNLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	647;"	d
AT91C_MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2013;"	d
AT91C_MC_FMCN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	641;"	d
AT91C_MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2016;"	d
AT91C_MC_FRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	632;"	d
AT91C_MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2015;"	d
AT91C_MC_FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	636;"	d
AT91C_MC_FWS_0FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	637;"	d
AT91C_MC_FWS_1FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	638;"	d
AT91C_MC_FWS_2FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	639;"	d
AT91C_MC_FWS_3FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	640;"	d
AT91C_MC_GPNVM0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	656;"	d
AT91C_MC_GPNVM1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	657;"	d
AT91C_MC_GPNVM2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	658;"	d
AT91C_MC_GPNVM3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	659;"	d
AT91C_MC_GPNVM4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	660;"	d
AT91C_MC_GPNVM5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	661;"	d
AT91C_MC_GPNVM6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	662;"	d
AT91C_MC_GPNVM7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	663;"	d
AT91C_MC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	653;"	d
AT91C_MC_LOCKE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	633;"	d
AT91C_MC_LOCKS0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	664;"	d
AT91C_MC_LOCKS1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	665;"	d
AT91C_MC_LOCKS10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	674;"	d
AT91C_MC_LOCKS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	675;"	d
AT91C_MC_LOCKS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	676;"	d
AT91C_MC_LOCKS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	677;"	d
AT91C_MC_LOCKS14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	678;"	d
AT91C_MC_LOCKS15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	679;"	d
AT91C_MC_LOCKS2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	666;"	d
AT91C_MC_LOCKS3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	667;"	d
AT91C_MC_LOCKS4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	668;"	d
AT91C_MC_LOCKS5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	669;"	d
AT91C_MC_LOCKS6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	670;"	d
AT91C_MC_LOCKS7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	671;"	d
AT91C_MC_LOCKS8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	672;"	d
AT91C_MC_LOCKS9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	673;"	d
AT91C_MC_MISADD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	618;"	d
AT91C_MC_MST0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	627;"	d
AT91C_MC_MST1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	628;"	d
AT91C_MC_NEBP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	635;"	d
AT91C_MC_PAGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	652;"	d
AT91C_MC_PROGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	634;"	d
AT91C_MC_RCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	615;"	d
AT91C_MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2012;"	d
AT91C_MC_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	655;"	d
AT91C_MC_SVMST0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	629;"	d
AT91C_MC_SVMST1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	630;"	d
AT91C_MC_UNDADD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	617;"	d
AT91C_PA0_RXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2453;"	d
AT91C_PA10_TWD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2457;"	d
AT91C_PA11_TWCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2459;"	d
AT91C_PA12_NPCS00	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2461;"	d
AT91C_PA13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2463;"	d
AT91C_PA13_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2464;"	d
AT91C_PA14_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2467;"	d
AT91C_PA14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2466;"	d
AT91C_PA15_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2469;"	d
AT91C_PA15_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2470;"	d
AT91C_PA16_MISO0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2472;"	d
AT91C_PA17_MOSI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2474;"	d
AT91C_PA18_SPCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2476;"	d
AT91C_PA19_CANRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2478;"	d
AT91C_PA1_TXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2455;"	d
AT91C_PA20_CANTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2483;"	d
AT91C_PA21_NPCS10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2486;"	d
AT91C_PA21_TF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2485;"	d
AT91C_PA22_SPCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2489;"	d
AT91C_PA22_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2488;"	d
AT91C_PA23_MOSI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2492;"	d
AT91C_PA23_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2491;"	d
AT91C_PA24_MISO1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2495;"	d
AT91C_PA24_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2494;"	d
AT91C_PA25_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2498;"	d
AT91C_PA25_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2497;"	d
AT91C_PA26_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2501;"	d
AT91C_PA26_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2500;"	d
AT91C_PA27_DRXD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2503;"	d
AT91C_PA27_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2504;"	d
AT91C_PA28_DTXD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2506;"	d
AT91C_PA29_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2508;"	d
AT91C_PA29_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2509;"	d
AT91C_PA2_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2481;"	d
AT91C_PA2_SCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2480;"	d
AT91C_PA30_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2514;"	d
AT91C_PA30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2515;"	d
AT91C_PA3_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2512;"	d
AT91C_PA3_RTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2511;"	d
AT91C_PA4_CTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2517;"	d
AT91C_PA4_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2518;"	d
AT91C_PA5_RXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2520;"	d
AT91C_PA6_TXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2522;"	d
AT91C_PA7_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2525;"	d
AT91C_PA7_SCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2524;"	d
AT91C_PA8_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2528;"	d
AT91C_PA8_RTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2527;"	d
AT91C_PA9_CTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2530;"	d
AT91C_PA9_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2531;"	d
AT91C_PB0_ETXCK_EREFCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2533;"	d
AT91C_PB0_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2534;"	d
AT91C_PB10_ETX2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2538;"	d
AT91C_PB10_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2539;"	d
AT91C_PB11_ETX3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2541;"	d
AT91C_PB11_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2542;"	d
AT91C_PB12_ETXER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2544;"	d
AT91C_PB12_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2545;"	d
AT91C_PB13_ERX2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2547;"	d
AT91C_PB13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2548;"	d
AT91C_PB14_ERX3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2550;"	d
AT91C_PB14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2551;"	d
AT91C_PB15_ERXDV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2553;"	d
AT91C_PB16_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2555;"	d
AT91C_PB16_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2556;"	d
AT91C_PB17_ERXCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2558;"	d
AT91C_PB17_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2559;"	d
AT91C_PB18_ADTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2562;"	d
AT91C_PB18_EF100	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2561;"	d
AT91C_PB19_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2564;"	d
AT91C_PB19_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2565;"	d
AT91C_PB1_ETXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2536;"	d
AT91C_PB20_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2570;"	d
AT91C_PB20_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2569;"	d
AT91C_PB21_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2573;"	d
AT91C_PB21_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2572;"	d
AT91C_PB22_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2576;"	d
AT91C_PB22_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2575;"	d
AT91C_PB23_DCD1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2579;"	d
AT91C_PB23_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2578;"	d
AT91C_PB24_DSR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2582;"	d
AT91C_PB24_TIOB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2581;"	d
AT91C_PB25_DTR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2585;"	d
AT91C_PB25_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2584;"	d
AT91C_PB26_RI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2588;"	d
AT91C_PB26_TIOB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2587;"	d
AT91C_PB27_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2591;"	d
AT91C_PB27_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2590;"	d
AT91C_PB28_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2594;"	d
AT91C_PB28_TIOB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2593;"	d
AT91C_PB29_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2596;"	d
AT91C_PB29_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2597;"	d
AT91C_PB2_ETX0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2567;"	d
AT91C_PB30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2601;"	d
AT91C_PB30_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2602;"	d
AT91C_PB3_ETX1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2599;"	d
AT91C_PB4_ECRS_ECRSDV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2604;"	d
AT91C_PB5_ERX0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2606;"	d
AT91C_PB6_ERX1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2608;"	d
AT91C_PB7_ERXER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2610;"	d
AT91C_PB8_EMDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2612;"	d
AT91C_PB9_EMDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2614;"	d
AT91C_PDC_RXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	276;"	d
AT91C_PDC_RXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	275;"	d
AT91C_PDC_TXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	278;"	d
AT91C_PDC_TXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	277;"	d
AT91C_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1914;"	d
AT91C_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1932;"	d
AT91C_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1926;"	d
AT91C_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1934;"	d
AT91C_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1922;"	d
AT91C_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1915;"	d
AT91C_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1919;"	d
AT91C_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1928;"	d
AT91C_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1937;"	d
AT91C_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1917;"	d
AT91C_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1913;"	d
AT91C_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1933;"	d
AT91C_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1935;"	d
AT91C_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1921;"	d
AT91C_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1911;"	d
AT91C_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1923;"	d
AT91C_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1938;"	d
AT91C_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1931;"	d
AT91C_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1920;"	d
AT91C_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1927;"	d
AT91C_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1925;"	d
AT91C_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1936;"	d
AT91C_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1929;"	d
AT91C_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1918;"	d
AT91C_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1916;"	d
AT91C_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1930;"	d
AT91C_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1924;"	d
AT91C_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1939;"	d
AT91C_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1912;"	d
AT91C_PIOB_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1951;"	d
AT91C_PIOB_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1945;"	d
AT91C_PIOB_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1966;"	d
AT91C_PIOB_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1949;"	d
AT91C_PIOB_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1954;"	d
AT91C_PIOB_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1948;"	d
AT91C_PIOB_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1952;"	d
AT91C_PIOB_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1965;"	d
AT91C_PIOB_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1958;"	d
AT91C_PIOB_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1944;"	d
AT91C_PIOB_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1961;"	d
AT91C_PIOB_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1967;"	d
AT91C_PIOB_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1942;"	d
AT91C_PIOB_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1964;"	d
AT91C_PIOB_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1957;"	d
AT91C_PIOB_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1962;"	d
AT91C_PIOB_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1968;"	d
AT91C_PIOB_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1963;"	d
AT91C_PIOB_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1941;"	d
AT91C_PIOB_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1950;"	d
AT91C_PIOB_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1955;"	d
AT91C_PIOB_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1956;"	d
AT91C_PIOB_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1953;"	d
AT91C_PIOB_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1969;"	d
AT91C_PIOB_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1946;"	d
AT91C_PIOB_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1959;"	d
AT91C_PIOB_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1943;"	d
AT91C_PIOB_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1947;"	d
AT91C_PIOB_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1960;"	d
AT91C_PIO_PA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2452;"	d
AT91C_PIO_PA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2454;"	d
AT91C_PIO_PA10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2456;"	d
AT91C_PIO_PA11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2458;"	d
AT91C_PIO_PA12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2460;"	d
AT91C_PIO_PA13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2462;"	d
AT91C_PIO_PA14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2465;"	d
AT91C_PIO_PA15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2468;"	d
AT91C_PIO_PA16	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2471;"	d
AT91C_PIO_PA17	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2473;"	d
AT91C_PIO_PA18	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2475;"	d
AT91C_PIO_PA19	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2477;"	d
AT91C_PIO_PA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2479;"	d
AT91C_PIO_PA20	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2482;"	d
AT91C_PIO_PA21	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2484;"	d
AT91C_PIO_PA22	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2487;"	d
AT91C_PIO_PA23	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2490;"	d
AT91C_PIO_PA24	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2493;"	d
AT91C_PIO_PA25	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2496;"	d
AT91C_PIO_PA26	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2499;"	d
AT91C_PIO_PA27	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2502;"	d
AT91C_PIO_PA28	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2505;"	d
AT91C_PIO_PA29	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2507;"	d
AT91C_PIO_PA3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2510;"	d
AT91C_PIO_PA30	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2513;"	d
AT91C_PIO_PA4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2516;"	d
AT91C_PIO_PA5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2519;"	d
AT91C_PIO_PA6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2521;"	d
AT91C_PIO_PA7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2523;"	d
AT91C_PIO_PA8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2526;"	d
AT91C_PIO_PA9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2529;"	d
AT91C_PIO_PB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2532;"	d
AT91C_PIO_PB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2535;"	d
AT91C_PIO_PB10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2537;"	d
AT91C_PIO_PB11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2540;"	d
AT91C_PIO_PB12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2543;"	d
AT91C_PIO_PB13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2546;"	d
AT91C_PIO_PB14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2549;"	d
AT91C_PIO_PB15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2552;"	d
AT91C_PIO_PB16	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2554;"	d
AT91C_PIO_PB17	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2557;"	d
AT91C_PIO_PB18	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2560;"	d
AT91C_PIO_PB19	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2563;"	d
AT91C_PIO_PB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2566;"	d
AT91C_PIO_PB20	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2568;"	d
AT91C_PIO_PB21	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2571;"	d
AT91C_PIO_PB22	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2574;"	d
AT91C_PIO_PB23	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2577;"	d
AT91C_PIO_PB24	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2580;"	d
AT91C_PIO_PB25	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2583;"	d
AT91C_PIO_PB26	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2586;"	d
AT91C_PIO_PB27	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2589;"	d
AT91C_PIO_PB28	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2592;"	d
AT91C_PIO_PB29	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2595;"	d
AT91C_PIO_PB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2598;"	d
AT91C_PIO_PB30	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2600;"	d
AT91C_PIO_PB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2603;"	d
AT91C_PIO_PB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2605;"	d
AT91C_PIO_PB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2607;"	d
AT91C_PIO_PB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2609;"	d
AT91C_PIO_PB8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2611;"	d
AT91C_PIO_PB9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2613;"	d
AT91C_PITC_CPIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	562;"	d
AT91C_PITC_PICNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	563;"	d
AT91C_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2002;"	d
AT91C_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2003;"	d
AT91C_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2001;"	d
AT91C_PITC_PITEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	557;"	d
AT91C_PITC_PITIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	558;"	d
AT91C_PITC_PITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	560;"	d
AT91C_PITC_PIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	556;"	d
AT91C_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2000;"	d
AT91C_PMC_CSS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	465;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	467;"	d
AT91C_PMC_CSS_PLL_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	468;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	466;"	d
AT91C_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1975;"	d
AT91C_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1988;"	d
AT91C_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1987;"	d
AT91C_PMC_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	480;"	d
AT91C_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1985;"	d
AT91C_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1980;"	d
AT91C_PMC_MCKRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	481;"	d
AT91C_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1976;"	d
AT91C_PMC_MOSCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	479;"	d
AT91C_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1982;"	d
AT91C_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1978;"	d
AT91C_PMC_PCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	453;"	d
AT91C_PMC_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	455;"	d
AT91C_PMC_PCK0RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	482;"	d
AT91C_PMC_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	456;"	d
AT91C_PMC_PCK1RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	483;"	d
AT91C_PMC_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	457;"	d
AT91C_PMC_PCK2RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	484;"	d
AT91C_PMC_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	458;"	d
AT91C_PMC_PCK3RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	485;"	d
AT91C_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1979;"	d
AT91C_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1984;"	d
AT91C_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1977;"	d
AT91C_PMC_PRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	469;"	d
AT91C_PMC_PRES_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	470;"	d
AT91C_PMC_PRES_CLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	474;"	d
AT91C_PMC_PRES_CLK_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	471;"	d
AT91C_PMC_PRES_CLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	475;"	d
AT91C_PMC_PRES_CLK_4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	472;"	d
AT91C_PMC_PRES_CLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	476;"	d
AT91C_PMC_PRES_CLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	473;"	d
AT91C_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1981;"	d
AT91C_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1986;"	d
AT91C_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1983;"	d
AT91C_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1989;"	d
AT91C_PMC_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	454;"	d
AT91C_PWMC_CALG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1019;"	d
AT91C_PWMC_CCNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1027;"	d
AT91C_PWMC_CDTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1023;"	d
AT91C_PWMC_CH0_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2175;"	d
AT91C_PWMC_CH0_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2172;"	d
AT91C_PWMC_CH0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2173;"	d
AT91C_PWMC_CH0_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2171;"	d
AT91C_PWMC_CH0_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2174;"	d
AT91C_PWMC_CH0_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2170;"	d
AT91C_PWMC_CH1_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2166;"	d
AT91C_PWMC_CH1_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2167;"	d
AT91C_PWMC_CH1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2168;"	d
AT91C_PWMC_CH1_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2165;"	d
AT91C_PWMC_CH1_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2164;"	d
AT91C_PWMC_CH1_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2163;"	d
AT91C_PWMC_CH2_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2158;"	d
AT91C_PWMC_CH2_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2161;"	d
AT91C_PWMC_CH2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2157;"	d
AT91C_PWMC_CH2_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2159;"	d
AT91C_PWMC_CH2_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2160;"	d
AT91C_PWMC_CH2_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2156;"	d
AT91C_PWMC_CH3_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2153;"	d
AT91C_PWMC_CH3_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2152;"	d
AT91C_PWMC_CH3_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2154;"	d
AT91C_PWMC_CH3_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2151;"	d
AT91C_PWMC_CH3_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2149;"	d
AT91C_PWMC_CH3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2150;"	d
AT91C_PWMC_CHID0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1057;"	d
AT91C_PWMC_CHID1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1058;"	d
AT91C_PWMC_CHID2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1059;"	d
AT91C_PWMC_CHID3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1060;"	d
AT91C_PWMC_CPD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1021;"	d
AT91C_PWMC_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1020;"	d
AT91C_PWMC_CPRD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1025;"	d
AT91C_PWMC_CPRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1015;"	d
AT91C_PWMC_CPRE_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1016;"	d
AT91C_PWMC_CPRE_MCKA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1017;"	d
AT91C_PWMC_CPRE_MCKB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1018;"	d
AT91C_PWMC_CUPD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1029;"	d
AT91C_PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2178;"	d
AT91C_PWMC_DIVA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1050;"	d
AT91C_PWMC_DIVB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1053;"	d
AT91C_PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2185;"	d
AT91C_PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2177;"	d
AT91C_PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2179;"	d
AT91C_PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2183;"	d
AT91C_PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2181;"	d
AT91C_PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2184;"	d
AT91C_PWMC_PREA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1051;"	d
AT91C_PWMC_PREA_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1052;"	d
AT91C_PWMC_PREB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1054;"	d
AT91C_PWMC_PREB_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1055;"	d
AT91C_PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2182;"	d
AT91C_PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2180;"	d
AT91C_RSTC_BODIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	520;"	d
AT91C_RSTC_BODSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	506;"	d
AT91C_RSTC_ERSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	519;"	d
AT91C_RSTC_EXTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	502;"	d
AT91C_RSTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	503;"	d
AT91C_RSTC_NRSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	514;"	d
AT91C_RSTC_PERRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	501;"	d
AT91C_RSTC_PROCRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	500;"	d
AT91C_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1991;"	d
AT91C_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1992;"	d
AT91C_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1993;"	d
AT91C_RSTC_RSTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	507;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	513;"	d
AT91C_RSTC_RSTTYP_POWERUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	508;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	511;"	d
AT91C_RSTC_RSTTYP_USER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	512;"	d
AT91C_RSTC_RSTTYP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	509;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	510;"	d
AT91C_RSTC_SRCMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	515;"	d
AT91C_RSTC_URSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	517;"	d
AT91C_RSTC_URSTIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	518;"	d
AT91C_RSTC_URSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	505;"	d
AT91C_RTTC_ALMIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	534;"	d
AT91C_RTTC_ALMS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	542;"	d
AT91C_RTTC_ALMV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	538;"	d
AT91C_RTTC_CRTV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	540;"	d
AT91C_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1998;"	d
AT91C_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1996;"	d
AT91C_RTTC_RTPRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	533;"	d
AT91C_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1995;"	d
AT91C_RTTC_RTTINC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	543;"	d
AT91C_RTTC_RTTINCIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	535;"	d
AT91C_RTTC_RTTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	536;"	d
AT91C_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1997;"	d
AT91C_SPI0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2053;"	d
AT91C_SPI0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2058;"	d
AT91C_SPI0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2052;"	d
AT91C_SPI0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2050;"	d
AT91C_SPI0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2055;"	d
AT91C_SPI0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2054;"	d
AT91C_SPI0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2039;"	d
AT91C_SPI0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2043;"	d
AT91C_SPI0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2042;"	d
AT91C_SPI0_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2057;"	d
AT91C_SPI0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2047;"	d
AT91C_SPI0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2044;"	d
AT91C_SPI0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2045;"	d
AT91C_SPI0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2051;"	d
AT91C_SPI0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2041;"	d
AT91C_SPI0_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2056;"	d
AT91C_SPI0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2046;"	d
AT91C_SPI0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2048;"	d
AT91C_SPI0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2040;"	d
AT91C_SPI1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2036;"	d
AT91C_SPI1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2037;"	d
AT91C_SPI1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2033;"	d
AT91C_SPI1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2030;"	d
AT91C_SPI1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2029;"	d
AT91C_SPI1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2031;"	d
AT91C_SPI1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2018;"	d
AT91C_SPI1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2027;"	d
AT91C_SPI1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2024;"	d
AT91C_SPI1_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2032;"	d
AT91C_SPI1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2026;"	d
AT91C_SPI1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2025;"	d
AT91C_SPI1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2019;"	d
AT91C_SPI1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2034;"	d
AT91C_SPI1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2023;"	d
AT91C_SPI1_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2035;"	d
AT91C_SPI1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2020;"	d
AT91C_SPI1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2022;"	d
AT91C_SPI1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2021;"	d
AT91C_SPI_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	749;"	d
AT91C_SPI_BITS_10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	752;"	d
AT91C_SPI_BITS_11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	753;"	d
AT91C_SPI_BITS_12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	754;"	d
AT91C_SPI_BITS_13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	755;"	d
AT91C_SPI_BITS_14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	756;"	d
AT91C_SPI_BITS_15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	757;"	d
AT91C_SPI_BITS_16	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	758;"	d
AT91C_SPI_BITS_8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	750;"	d
AT91C_SPI_BITS_9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	751;"	d
AT91C_SPI_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	746;"	d
AT91C_SPI_CSAAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	748;"	d
AT91C_SPI_DLYBCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	723;"	d
AT91C_SPI_DLYBCT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	761;"	d
AT91C_SPI_DLYBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	760;"	d
AT91C_SPI_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	735;"	d
AT91C_SPI_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	736;"	d
AT91C_SPI_FDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	719;"	d
AT91C_SPI_LASTXFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	712;"	d
AT91C_SPI_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	721;"	d
AT91C_SPI_MODF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	733;"	d
AT91C_SPI_MODFDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	720;"	d
AT91C_SPI_MSTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	714;"	d
AT91C_SPI_NCPHA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	747;"	d
AT91C_SPI_NSSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	739;"	d
AT91C_SPI_OVRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	734;"	d
AT91C_SPI_PCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	722;"	d
AT91C_SPI_PCSDEC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	718;"	d
AT91C_SPI_PS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	715;"	d
AT91C_SPI_PS_FIXED	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	716;"	d
AT91C_SPI_PS_VARIABLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	717;"	d
AT91C_SPI_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	725;"	d
AT91C_SPI_RDRF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	731;"	d
AT91C_SPI_RPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	726;"	d
AT91C_SPI_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	737;"	d
AT91C_SPI_SCBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	759;"	d
AT91C_SPI_SPIDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	710;"	d
AT91C_SPI_SPIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	709;"	d
AT91C_SPI_SPIENS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	741;"	d
AT91C_SPI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	711;"	d
AT91C_SPI_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	728;"	d
AT91C_SPI_TDRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	732;"	d
AT91C_SPI_TPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	729;"	d
AT91C_SPI_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	738;"	d
AT91C_SPI_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	740;"	d
AT91C_SSC_CKI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	907;"	d
AT91C_SSC_CKO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	903;"	d
AT91C_SSC_CKO_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	905;"	d
AT91C_SSC_CKO_DATA_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	906;"	d
AT91C_SSC_CKO_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	904;"	d
AT91C_SSC_CKS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	899;"	d
AT91C_SSC_CKS_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	900;"	d
AT91C_SSC_CKS_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	902;"	d
AT91C_SSC_CKS_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	901;"	d
AT91C_SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2132;"	d
AT91C_SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2134;"	d
AT91C_SSC_DATDEF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	936;"	d
AT91C_SSC_DATLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	921;"	d
AT91C_SSC_DATNB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	924;"	d
AT91C_SSC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	945;"	d
AT91C_SSC_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	941;"	d
AT91C_SSC_FSDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	937;"	d
AT91C_SSC_FSEDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	933;"	d
AT91C_SSC_FSLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	925;"	d
AT91C_SSC_FSOS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	926;"	d
AT91C_SSC_FSOS_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	931;"	d
AT91C_SSC_FSOS_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	930;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	928;"	d
AT91C_SSC_FSOS_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	927;"	d
AT91C_SSC_FSOS_POSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	929;"	d
AT91C_SSC_FSOS_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	932;"	d
AT91C_SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2126;"	d
AT91C_SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2129;"	d
AT91C_SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2135;"	d
AT91C_SSC_LOOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	922;"	d
AT91C_SSC_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	923;"	d
AT91C_SSC_OVRUN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	944;"	d
AT91C_SSC_PERIOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	919;"	d
AT91C_SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2116;"	d
AT91C_SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2121;"	d
AT91C_SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2128;"	d
AT91C_SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2118;"	d
AT91C_SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2136;"	d
AT91C_SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2123;"	d
AT91C_SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2114;"	d
AT91C_SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2119;"	d
AT91C_SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2113;"	d
AT91C_SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2124;"	d
AT91C_SSC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	946;"	d
AT91C_SSC_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	894;"	d
AT91C_SSC_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	893;"	d
AT91C_SSC_RXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	950;"	d
AT91C_SSC_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	943;"	d
AT91C_SSC_RXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	948;"	d
AT91C_SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2131;"	d
AT91C_SSC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	908;"	d
AT91C_SSC_START_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	917;"	d
AT91C_SSC_START_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	909;"	d
AT91C_SSC_START_EDGE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	916;"	d
AT91C_SSC_START_FALL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	913;"	d
AT91C_SSC_START_HIGH_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	912;"	d
AT91C_SSC_START_LEVEL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	915;"	d
AT91C_SSC_START_LOW_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	911;"	d
AT91C_SSC_START_RISE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	914;"	d
AT91C_SSC_START_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	910;"	d
AT91C_SSC_STTDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	918;"	d
AT91C_SSC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	897;"	d
AT91C_SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2133;"	d
AT91C_SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2117;"	d
AT91C_SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2125;"	d
AT91C_SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2127;"	d
AT91C_SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2112;"	d
AT91C_SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2120;"	d
AT91C_SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2115;"	d
AT91C_SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2130;"	d
AT91C_SSC_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	942;"	d
AT91C_SSC_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	896;"	d
AT91C_SSC_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	940;"	d
AT91C_SSC_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	895;"	d
AT91C_SSC_TXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	949;"	d
AT91C_SSC_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	939;"	d
AT91C_SSC_TXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	947;"	d
AT91C_TC0_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2203;"	d
AT91C_TC0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2204;"	d
AT91C_TC0_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2208;"	d
AT91C_TC0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2207;"	d
AT91C_TC0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2205;"	d
AT91C_TC0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2209;"	d
AT91C_TC0_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2206;"	d
AT91C_TC0_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2202;"	d
AT91C_TC0_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2201;"	d
AT91C_TC0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2200;"	d
AT91C_TC1_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2212;"	d
AT91C_TC1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2216;"	d
AT91C_TC1_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2220;"	d
AT91C_TC1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2214;"	d
AT91C_TC1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2213;"	d
AT91C_TC1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2219;"	d
AT91C_TC1_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2217;"	d
AT91C_TC1_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2211;"	d
AT91C_TC1_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2218;"	d
AT91C_TC1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2215;"	d
AT91C_TC2_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2223;"	d
AT91C_TC2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2222;"	d
AT91C_TC2_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2224;"	d
AT91C_TC2_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2227;"	d
AT91C_TC2_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2230;"	d
AT91C_TC2_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2228;"	d
AT91C_TC2_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2225;"	d
AT91C_TC2_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2226;"	d
AT91C_TC2_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2229;"	d
AT91C_TC2_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2231;"	d
AT91C_TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2234;"	d
AT91C_TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2233;"	d
AT91C_TCB_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1298;"	d
AT91C_TCB_TC0XC0S	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1300;"	d
AT91C_TCB_TC0XC0S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1302;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1301;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1303;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1304;"	d
AT91C_TCB_TC1XC1S	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1305;"	d
AT91C_TCB_TC1XC1S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1307;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1306;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1308;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1309;"	d
AT91C_TCB_TC2XC2S	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1310;"	d
AT91C_TCB_TC2XC2S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1312;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1311;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1313;"	d
AT91C_TCB_TC2XC2S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1314;"	d
AT91C_TC_ABETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1208;"	d
AT91C_TC_ACPA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1217;"	d
AT91C_TC_ACPA_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1220;"	d
AT91C_TC_ACPA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1218;"	d
AT91C_TC_ACPA_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1219;"	d
AT91C_TC_ACPA_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1221;"	d
AT91C_TC_ACPC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1227;"	d
AT91C_TC_ACPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1230;"	d
AT91C_TC_ACPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1228;"	d
AT91C_TC_ACPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1229;"	d
AT91C_TC_ACPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1231;"	d
AT91C_TC_AEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1237;"	d
AT91C_TC_AEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1240;"	d
AT91C_TC_AEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1238;"	d
AT91C_TC_AEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1239;"	d
AT91C_TC_AEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1241;"	d
AT91C_TC_ASWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1242;"	d
AT91C_TC_ASWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1245;"	d
AT91C_TC_ASWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1243;"	d
AT91C_TC_ASWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1244;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1246;"	d
AT91C_TC_BCPB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1247;"	d
AT91C_TC_BCPB_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1250;"	d
AT91C_TC_BCPB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1248;"	d
AT91C_TC_BCPB_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1249;"	d
AT91C_TC_BCPB_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1251;"	d
AT91C_TC_BCPC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1252;"	d
AT91C_TC_BCPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1255;"	d
AT91C_TC_BCPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1253;"	d
AT91C_TC_BCPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1254;"	d
AT91C_TC_BCPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1256;"	d
AT91C_TC_BEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1257;"	d
AT91C_TC_BEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1260;"	d
AT91C_TC_BEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1258;"	d
AT91C_TC_BEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1259;"	d
AT91C_TC_BEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1261;"	d
AT91C_TC_BSWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1262;"	d
AT91C_TC_BSWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1265;"	d
AT91C_TC_BSWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1263;"	d
AT91C_TC_BSWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1264;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1266;"	d
AT91C_TC_BURST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1184;"	d
AT91C_TC_BURST_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1185;"	d
AT91C_TC_BURST_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1186;"	d
AT91C_TC_BURST_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1187;"	d
AT91C_TC_BURST_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1188;"	d
AT91C_TC_CLKDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1171;"	d
AT91C_TC_CLKEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1170;"	d
AT91C_TC_CLKI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1183;"	d
AT91C_TC_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1174;"	d
AT91C_TC_CLKSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1276;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1175;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1176;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1177;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1178;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1179;"	d
AT91C_TC_CLKS_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1180;"	d
AT91C_TC_CLKS_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1181;"	d
AT91C_TC_CLKS_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1182;"	d
AT91C_TC_COVFS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1268;"	d
AT91C_TC_CPAS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1270;"	d
AT91C_TC_CPBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1271;"	d
AT91C_TC_CPCDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1191;"	d
AT91C_TC_CPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1272;"	d
AT91C_TC_CPCSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1189;"	d
AT91C_TC_CPCTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1215;"	d
AT91C_TC_EEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1203;"	d
AT91C_TC_EEVTEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1198;"	d
AT91C_TC_EEVTEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1202;"	d
AT91C_TC_EEVTEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1201;"	d
AT91C_TC_EEVTEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1199;"	d
AT91C_TC_EEVTEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1200;"	d
AT91C_TC_EEVT_TIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1204;"	d
AT91C_TC_EEVT_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1205;"	d
AT91C_TC_EEVT_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1206;"	d
AT91C_TC_EEVT_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1207;"	d
AT91C_TC_ENETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1209;"	d
AT91C_TC_ETRGEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1193;"	d
AT91C_TC_ETRGEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1197;"	d
AT91C_TC_ETRGEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1196;"	d
AT91C_TC_ETRGEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1194;"	d
AT91C_TC_ETRGEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1195;"	d
AT91C_TC_ETRGS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1275;"	d
AT91C_TC_LDBDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1192;"	d
AT91C_TC_LDBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1190;"	d
AT91C_TC_LDRA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1222;"	d
AT91C_TC_LDRAS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1273;"	d
AT91C_TC_LDRA_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1226;"	d
AT91C_TC_LDRA_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1225;"	d
AT91C_TC_LDRA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1223;"	d
AT91C_TC_LDRA_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1224;"	d
AT91C_TC_LDRB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1232;"	d
AT91C_TC_LDRBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1274;"	d
AT91C_TC_LDRB_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1236;"	d
AT91C_TC_LDRB_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1235;"	d
AT91C_TC_LDRB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1233;"	d
AT91C_TC_LDRB_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1234;"	d
AT91C_TC_LOVRS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1269;"	d
AT91C_TC_MTIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1277;"	d
AT91C_TC_MTIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1278;"	d
AT91C_TC_SWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1172;"	d
AT91C_TC_WAVE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1216;"	d
AT91C_TC_WAVESEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1210;"	d
AT91C_TC_WAVESEL_UP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1211;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1212;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1214;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1213;"	d
AT91C_TDES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1842;"	d
AT91C_TDES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1845;"	d
AT91C_TDES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1844;"	d
AT91C_TDES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1843;"	d
AT91C_TDES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1846;"	d
AT91C_TDES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1829;"	d
AT91C_TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2443;"	d
AT91C_TDES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1848;"	d
AT91C_TDES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1849;"	d
AT91C_TDES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1850;"	d
AT91C_TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2446;"	d
AT91C_TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2437;"	d
AT91C_TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2444;"	d
AT91C_TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2441;"	d
AT91C_TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2445;"	d
AT91C_TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2439;"	d
AT91C_TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2447;"	d
AT91C_TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2435;"	d
AT91C_TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2436;"	d
AT91C_TDES_KEYMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1831;"	d
AT91C_TDES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1841;"	d
AT91C_TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2442;"	d
AT91C_TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2440;"	d
AT91C_TDES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1836;"	d
AT91C_TDES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1838;"	d
AT91C_TDES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1840;"	d
AT91C_TDES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1837;"	d
AT91C_TDES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1839;"	d
AT91C_TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2433;"	d
AT91C_TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2432;"	d
AT91C_TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2426;"	d
AT91C_TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2424;"	d
AT91C_TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2428;"	d
AT91C_TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2429;"	d
AT91C_TDES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1851;"	d
AT91C_TDES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1832;"	d
AT91C_TDES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1834;"	d
AT91C_TDES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1833;"	d
AT91C_TDES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1835;"	d
AT91C_TDES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1826;"	d
AT91C_TDES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1827;"	d
AT91C_TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2425;"	d
AT91C_TDES_TDESMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1830;"	d
AT91C_TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2430;"	d
AT91C_TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2427;"	d
AT91C_TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2431;"	d
AT91C_TDES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1852;"	d
AT91C_TDES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1853;"	d
AT91C_TDES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1857;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1858;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1860;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1859;"	d
AT91C_TDES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1861;"	d
AT91C_TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2438;"	d
AT91C_TWI_CHDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	989;"	d
AT91C_TWI_CKDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	990;"	d
AT91C_TWI_CLDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	988;"	d
AT91C_TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2139;"	d
AT91C_TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2146;"	d
AT91C_TWI_DADR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	986;"	d
AT91C_TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2144;"	d
AT91C_TWI_IADRSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	980;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	982;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	983;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	984;"	d
AT91C_TWI_IADRSZ_NO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	981;"	d
AT91C_TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2143;"	d
AT91C_TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2138;"	d
AT91C_TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2141;"	d
AT91C_TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2145;"	d
AT91C_TWI_MREAD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	985;"	d
AT91C_TWI_MSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	977;"	d
AT91C_TWI_MSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	976;"	d
AT91C_TWI_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	997;"	d
AT91C_TWI_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	995;"	d
AT91C_TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2147;"	d
AT91C_TWI_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	993;"	d
AT91C_TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2140;"	d
AT91C_TWI_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	974;"	d
AT91C_TWI_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	975;"	d
AT91C_TWI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	978;"	d
AT91C_TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2142;"	d
AT91C_TWI_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	992;"	d
AT91C_TWI_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	994;"	d
AT91C_TWI_UNRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	996;"	d
AT91C_UDP_CONFG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1097;"	d
AT91C_UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2192;"	d
AT91C_UDP_DIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1136;"	d
AT91C_UDP_DTGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1145;"	d
AT91C_UDP_ENDBUSRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1119;"	d
AT91C_UDP_EP0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1122;"	d
AT91C_UDP_EP1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1123;"	d
AT91C_UDP_EP2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1124;"	d
AT91C_UDP_EP3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1125;"	d
AT91C_UDP_EP4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1126;"	d
AT91C_UDP_EP5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1127;"	d
AT91C_UDP_EPEDS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1146;"	d
AT91C_UDP_EPINT0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1105;"	d
AT91C_UDP_EPINT1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1106;"	d
AT91C_UDP_EPINT2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1107;"	d
AT91C_UDP_EPINT3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1108;"	d
AT91C_UDP_EPINT4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1109;"	d
AT91C_UDP_EPINT5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1110;"	d
AT91C_UDP_EPTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1137;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1143;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1140;"	d
AT91C_UDP_EPTYPE_CTRL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1138;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1144;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1141;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1142;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1139;"	d
AT91C_UDP_ESR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1098;"	d
AT91C_UDP_EXTRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1113;"	d
AT91C_UDP_FADD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1102;"	d
AT91C_UDP_FADDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1096;"	d
AT91C_UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2188;"	d
AT91C_UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2190;"	d
AT91C_UDP_FEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1103;"	d
AT91C_UDP_FORCESTALL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1134;"	d
AT91C_UDP_FRM_ERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1093;"	d
AT91C_UDP_FRM_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1092;"	d
AT91C_UDP_FRM_OK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1094;"	d
AT91C_UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2197;"	d
AT91C_UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2194;"	d
AT91C_UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2193;"	d
AT91C_UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2198;"	d
AT91C_UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2187;"	d
AT91C_UDP_ISOERROR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1132;"	d
AT91C_UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2191;"	d
AT91C_UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2189;"	d
AT91C_UDP_PUON	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1150;"	d
AT91C_UDP_RMWUPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1100;"	d
AT91C_UDP_RSMINPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1099;"	d
AT91C_UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2195;"	d
AT91C_UDP_RXBYTECNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1147;"	d
AT91C_UDP_RXRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1112;"	d
AT91C_UDP_RXSETUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1131;"	d
AT91C_UDP_RXSUSP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1111;"	d
AT91C_UDP_RX_DATA_BK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1130;"	d
AT91C_UDP_RX_DATA_BK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1135;"	d
AT91C_UDP_SOFINT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1114;"	d
AT91C_UDP_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1129;"	d
AT91C_UDP_TXPKTRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1133;"	d
AT91C_UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2196;"	d
AT91C_UDP_TXVDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1149;"	d
AT91C_UDP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	1115;"	d
AT91C_US0_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2097;"	d
AT91C_US0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2099;"	d
AT91C_US0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2105;"	d
AT91C_US0_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2101;"	d
AT91C_US0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2107;"	d
AT91C_US0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2110;"	d
AT91C_US0_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2109;"	d
AT91C_US0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2100;"	d
AT91C_US0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2103;"	d
AT91C_US0_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2098;"	d
AT91C_US0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2089;"	d
AT91C_US0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2090;"	d
AT91C_US0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2093;"	d
AT91C_US0_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2106;"	d
AT91C_US0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2095;"	d
AT91C_US0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2087;"	d
AT91C_US0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2094;"	d
AT91C_US0_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2104;"	d
AT91C_US0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2088;"	d
AT91C_US0_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2108;"	d
AT91C_US0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2091;"	d
AT91C_US0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2086;"	d
AT91C_US0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2092;"	d
AT91C_US0_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2102;"	d
AT91C_US1_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2080;"	d
AT91C_US1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2083;"	d
AT91C_US1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2074;"	d
AT91C_US1_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2082;"	d
AT91C_US1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2075;"	d
AT91C_US1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2076;"	d
AT91C_US1_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2071;"	d
AT91C_US1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2081;"	d
AT91C_US1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2084;"	d
AT91C_US1_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2072;"	d
AT91C_US1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2061;"	d
AT91C_US1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2063;"	d
AT91C_US1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2065;"	d
AT91C_US1_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2079;"	d
AT91C_US1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2060;"	d
AT91C_US1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2066;"	d
AT91C_US1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2067;"	d
AT91C_US1_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2073;"	d
AT91C_US1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2062;"	d
AT91C_US1_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2077;"	d
AT91C_US1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2068;"	d
AT91C_US1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2064;"	d
AT91C_US1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2069;"	d
AT91C_US1_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2078;"	d
AT91C_US_CHMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	327;"	d
AT91C_US_CHMODE_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	329;"	d
AT91C_US_CHMODE_LOCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	330;"	d
AT91C_US_CHMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	328;"	d
AT91C_US_CHMODE_REMOTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	331;"	d
AT91C_US_CHRL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	823;"	d
AT91C_US_CHRL_5_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	824;"	d
AT91C_US_CHRL_6_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	825;"	d
AT91C_US_CHRL_7_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	826;"	d
AT91C_US_CHRL_8_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	827;"	d
AT91C_US_CKLO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	835;"	d
AT91C_US_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	818;"	d
AT91C_US_CLKS_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	819;"	d
AT91C_US_CLKS_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	822;"	d
AT91C_US_CLKS_FDIV1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	820;"	d
AT91C_US_CLKS_SLOW	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	821;"	d
AT91C_US_COMM_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	344;"	d
AT91C_US_COMM_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	343;"	d
AT91C_US_CTS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	856;"	d
AT91C_US_CTSIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	849;"	d
AT91C_US_DCD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	855;"	d
AT91C_US_DCDIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	848;"	d
AT91C_US_DSNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	838;"	d
AT91C_US_DSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	854;"	d
AT91C_US_DSRIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	847;"	d
AT91C_US_DTRDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	805;"	d
AT91C_US_DTREN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	804;"	d
AT91C_US_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	335;"	d
AT91C_US_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	336;"	d
AT91C_US_FILTER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	840;"	d
AT91C_US_FORCE_NTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	349;"	d
AT91C_US_FRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	338;"	d
AT91C_US_INACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	837;"	d
AT91C_US_ITERATION	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	844;"	d
AT91C_US_MAX_ITER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	839;"	d
AT91C_US_MODE9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	834;"	d
AT91C_US_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	833;"	d
AT91C_US_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	845;"	d
AT91C_US_NBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	829;"	d
AT91C_US_NBSTOP_15_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	831;"	d
AT91C_US_NBSTOP_1_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	830;"	d
AT91C_US_NBSTOP_2_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	832;"	d
AT91C_US_OVER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	836;"	d
AT91C_US_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	337;"	d
AT91C_US_PAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	320;"	d
AT91C_US_PARE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	339;"	d
AT91C_US_PAR_EVEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	321;"	d
AT91C_US_PAR_MARK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	324;"	d
AT91C_US_PAR_MULTI_DROP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	326;"	d
AT91C_US_PAR_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	325;"	d
AT91C_US_PAR_ODD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	322;"	d
AT91C_US_PAR_SPACE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	323;"	d
AT91C_US_RETTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	803;"	d
AT91C_US_RI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	853;"	d
AT91C_US_RIIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	846;"	d
AT91C_US_RSTIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	801;"	d
AT91C_US_RSTNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	802;"	d
AT91C_US_RSTRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	312;"	d
AT91C_US_RSTSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	318;"	d
AT91C_US_RSTTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	313;"	d
AT91C_US_RTSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	807;"	d
AT91C_US_RTSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	806;"	d
AT91C_US_RXBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	842;"	d
AT91C_US_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	342;"	d
AT91C_US_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	315;"	d
AT91C_US_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	314;"	d
AT91C_US_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	333;"	d
AT91C_US_SENDA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	800;"	d
AT91C_US_STPBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	798;"	d
AT91C_US_STTBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	797;"	d
AT91C_US_STTTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	799;"	d
AT91C_US_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	828;"	d
AT91C_US_TIMEOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	843;"	d
AT91C_US_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	341;"	d
AT91C_US_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	317;"	d
AT91C_US_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	340;"	d
AT91C_US_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	316;"	d
AT91C_US_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	334;"	d
AT91C_US_USMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	809;"	d
AT91C_US_USMODE_HWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	812;"	d
AT91C_US_USMODE_IRDA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	816;"	d
AT91C_US_USMODE_ISO7816_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	814;"	d
AT91C_US_USMODE_ISO7816_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	815;"	d
AT91C_US_USMODE_MODEM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	813;"	d
AT91C_US_USMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	810;"	d
AT91C_US_USMODE_RS485	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	811;"	d
AT91C_US_USMODE_SWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	817;"	d
AT91C_VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2009;"	d
AT91C_VREG_PSTDBY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	599;"	d
AT91C_WDTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	577;"	d
AT91C_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2005;"	d
AT91C_WDTC_WDD	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	584;"	d
AT91C_WDTC_WDDBGHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	585;"	d
AT91C_WDTC_WDDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	583;"	d
AT91C_WDTC_WDERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	589;"	d
AT91C_WDTC_WDFIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	580;"	d
AT91C_WDTC_WDIDLEHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	586;"	d
AT91C_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2007;"	d
AT91C_WDTC_WDRPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	582;"	d
AT91C_WDTC_WDRSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	581;"	d
AT91C_WDTC_WDRSTT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	576;"	d
AT91C_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	2006;"	d
AT91C_WDTC_WDUNF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	588;"	d
AT91C_WDTC_WDV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	579;"	d
AT91PS_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91PS_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91PS_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91PS_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91PS_CAN_MB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91PS_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91PS_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91PS_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91PS_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91PS_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91PS_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91PS_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91PS_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91PS_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91PS_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91PS_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91PS_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91PS_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91PS_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91PS_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91PS_TC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91PS_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91PS_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91PS_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91PS_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91PS_USART	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91PS_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91PS_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91SAM7X128_H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	47;"	d
AT91S_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN_MB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_TC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_USART	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91_REG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t
CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN
CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN
CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN
CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN
CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN
CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN
CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN
CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN
CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN
CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN
CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN
CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN
CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN
CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN
CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN
CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN
CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN
CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN
CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN
CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN
CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN
CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN
CAN_MB_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN
CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN
CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN
CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN
CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN
CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN
CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR
CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR
CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS
DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU
DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS
DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU
DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS
EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC
EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC
EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC
EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC
EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC
EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC
EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC
EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC
EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC
EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC
EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC
EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC
EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC
MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC
MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC
MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC
MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC
MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC
MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC
PDC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC
PDC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC
PDC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC
PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOB_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOB_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOB_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOB_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOB_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOB_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOB_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIO_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO
PIO_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO
PIO_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO
PIO_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO
PIO_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO
PIO_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO
PIO_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO
PIO_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO
PIO_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO
PIO_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO
PIO_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO
PIO_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO
PIO_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO
PIO_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO
PIO_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO
PIO_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO
PIO_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS
PWMC_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC
PWMC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC
PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC
PWMC_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH
PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved10	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved11	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved12	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved13	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved14	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved15	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved16	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved17	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved18	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved19	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved20	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved21	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved22	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved23	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved24	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved25	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved26	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved27	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved5	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved6	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved7	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved8	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved9	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI
SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI
SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI
SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI
SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI
SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI
SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI
SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI
SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI
SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI
SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI
SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI
SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC
SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC
SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC
SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC
SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC
SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC
SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC
SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC
SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC
SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC
SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC
SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC
TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB
TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB
TCB_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB
TCB_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB
TCB_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB
TC_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC
TC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC
TC_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC
TC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC
TC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC
TC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC
TC_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC
TC_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC
TC_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC
TC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC
TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES
TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES
TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES
TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES
TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES
TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES
TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES
TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES
TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES
TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES
TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES
TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI
TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI
TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI
TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI
TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI
TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI
TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI
TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI
TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI
TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI
UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP
UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP
UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP
UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP
UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP
UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP
UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP
UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP
UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP
UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP
UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP
UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP
US_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART
US_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART
US_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART
US_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART
US_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART
US_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART
US_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART
US_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART
US_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART
US_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART
US_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART
US_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART
US_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART
US_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART
US_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART
US_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART
US_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART
US_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART
US_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART
US_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART
US_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART
US_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART
US_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART
US_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART
VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS
VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC
_AT91S_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN_MB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_TC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_USART	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128.h	/^typedef struct _AT91S_WDTC {$/;"	s
ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1366;"	d
ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1367;"	d
ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1368;"	d
ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1369;"	d
ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1370;"	d
ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1371;"	d
ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1372;"	d
ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1373;"	d
ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1359;"	d
ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1358;"	d
ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1360;"	d
ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1356;"	d
ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1364;"	d
ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1363;"	d
ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1365;"	d
ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1362;"	d
ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1357;"	d
ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1382;"	d
ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1383;"	d
ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1375;"	d
ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1379;"	d
ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1378;"	d
ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1374;"	d
ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1361;"	d
ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1377;"	d
ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1381;"	d
ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1380;"	d
ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1376;"	d
AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1459;"	d
AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1466;"	d
AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1462;"	d
AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1461;"	d
AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1463;"	d
AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1464;"	d
AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1468;"	d
AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1465;"	d
AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1460;"	d
AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1467;"	d
AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1478;"	d
AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1479;"	d
AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1471;"	d
AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1475;"	d
AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1474;"	d
AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1470;"	d
AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1473;"	d
AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1477;"	d
AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1476;"	d
AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1472;"	d
AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1469;"	d
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	63;"	d
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	70;"	d
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	68;"	d
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	72;"	d
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	71;"	d
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	73;"	d
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	59;"	d
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	66;"	d
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	65;"	d
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	64;"	d
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	62;"	d
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	61;"	d
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	67;"	d
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	60;"	d
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	58;"	d
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	56;"	d
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	69;"	d
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	57;"	d
AT91C_ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2115;"	d
AT91C_ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2120;"	d
AT91C_ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2113;"	d
AT91C_ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2114;"	d
AT91C_ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2119;"	d
AT91C_ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2116;"	d
AT91C_ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2125;"	d
AT91C_ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2124;"	d
AT91C_ADC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1409;"	d
AT91C_ADC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1410;"	d
AT91C_ADC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1411;"	d
AT91C_ADC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1412;"	d
AT91C_ADC_CH4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1413;"	d
AT91C_ADC_CH5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1414;"	d
AT91C_ADC_CH6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1415;"	d
AT91C_ADC_CH7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1416;"	d
AT91C_ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2117;"	d
AT91C_ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2127;"	d
AT91C_ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2128;"	d
AT91C_ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2123;"	d
AT91C_ADC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1446;"	d
AT91C_ADC_DRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1436;"	d
AT91C_ADC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1438;"	d
AT91C_ADC_EOC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1420;"	d
AT91C_ADC_EOC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1421;"	d
AT91C_ADC_EOC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1422;"	d
AT91C_ADC_EOC3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1423;"	d
AT91C_ADC_EOC4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1424;"	d
AT91C_ADC_EOC5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1425;"	d
AT91C_ADC_EOC6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1426;"	d
AT91C_ADC_EOC7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1427;"	d
AT91C_ADC_GOVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1437;"	d
AT91C_ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2122;"	d
AT91C_ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2126;"	d
AT91C_ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2130;"	d
AT91C_ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2121;"	d
AT91C_ADC_LDATA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1441;"	d
AT91C_ADC_LOWRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1399;"	d
AT91C_ADC_LOWRES_10_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1400;"	d
AT91C_ADC_LOWRES_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1401;"	d
AT91C_ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2129;"	d
AT91C_ADC_OVRE0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1428;"	d
AT91C_ADC_OVRE1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1429;"	d
AT91C_ADC_OVRE2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1430;"	d
AT91C_ADC_OVRE3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1431;"	d
AT91C_ADC_OVRE4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1432;"	d
AT91C_ADC_OVRE5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1433;"	d
AT91C_ADC_OVRE6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1434;"	d
AT91C_ADC_OVRE7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1435;"	d
AT91C_ADC_PRESCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1405;"	d
AT91C_ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2103;"	d
AT91C_ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2102;"	d
AT91C_ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2111;"	d
AT91C_ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2107;"	d
AT91C_ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2106;"	d
AT91C_ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2108;"	d
AT91C_ADC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1439;"	d
AT91C_ADC_SHTIM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1407;"	d
AT91C_ADC_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1402;"	d
AT91C_ADC_SLEEP_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1404;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1403;"	d
AT91C_ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2118;"	d
AT91C_ADC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1386;"	d
AT91C_ADC_STARTUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1406;"	d
AT91C_ADC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1385;"	d
AT91C_ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2109;"	d
AT91C_ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2105;"	d
AT91C_ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2104;"	d
AT91C_ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2110;"	d
AT91C_ADC_TRGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1388;"	d
AT91C_ADC_TRGEN_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1389;"	d
AT91C_ADC_TRGEN_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1390;"	d
AT91C_ADC_TRGSEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1391;"	d
AT91C_ADC_TRGSEL_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1398;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1392;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1393;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1394;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1395;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1396;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1397;"	d
AT91C_AES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1498;"	d
AT91C_AES_CFBS_128_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1499;"	d
AT91C_AES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1502;"	d
AT91C_AES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1501;"	d
AT91C_AES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1500;"	d
AT91C_AES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1503;"	d
AT91C_AES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1485;"	d
AT91C_AES_CKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1504;"	d
AT91C_AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2148;"	d
AT91C_AES_CTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1505;"	d
AT91C_AES_CTYPE_TYPE1_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1506;"	d
AT91C_AES_CTYPE_TYPE2_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1507;"	d
AT91C_AES_CTYPE_TYPE3_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1508;"	d
AT91C_AES_CTYPE_TYPE4_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1509;"	d
AT91C_AES_CTYPE_TYPE5_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1510;"	d
AT91C_AES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1512;"	d
AT91C_AES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1513;"	d
AT91C_AES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1514;"	d
AT91C_AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2147;"	d
AT91C_AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2149;"	d
AT91C_AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2151;"	d
AT91C_AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2150;"	d
AT91C_AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2153;"	d
AT91C_AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2143;"	d
AT91C_AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2152;"	d
AT91C_AES_LOADSEED	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1483;"	d
AT91C_AES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1497;"	d
AT91C_AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2144;"	d
AT91C_AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2146;"	d
AT91C_AES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1491;"	d
AT91C_AES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1493;"	d
AT91C_AES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1495;"	d
AT91C_AES_OPMOD_CTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1496;"	d
AT91C_AES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1492;"	d
AT91C_AES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1494;"	d
AT91C_AES_PROCDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1486;"	d
AT91C_AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2133;"	d
AT91C_AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2141;"	d
AT91C_AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2137;"	d
AT91C_AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2138;"	d
AT91C_AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2134;"	d
AT91C_AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2140;"	d
AT91C_AES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1515;"	d
AT91C_AES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1487;"	d
AT91C_AES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1489;"	d
AT91C_AES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1488;"	d
AT91C_AES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1490;"	d
AT91C_AES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1481;"	d
AT91C_AES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1482;"	d
AT91C_AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2136;"	d
AT91C_AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2135;"	d
AT91C_AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2139;"	d
AT91C_AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2132;"	d
AT91C_AES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1516;"	d
AT91C_AES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1517;"	d
AT91C_AES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1521;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1522;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1524;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1526;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1523;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1525;"	d
AT91C_AES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1527;"	d
AT91C_AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2145;"	d
AT91C_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1614;"	d
AT91C_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1602;"	d
AT91C_AIC_DCR_GMSK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	90;"	d
AT91C_AIC_DCR_PROT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	89;"	d
AT91C_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1603;"	d
AT91C_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1613;"	d
AT91C_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1610;"	d
AT91C_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1605;"	d
AT91C_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1601;"	d
AT91C_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1606;"	d
AT91C_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1615;"	d
AT91C_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1611;"	d
AT91C_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1608;"	d
AT91C_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1609;"	d
AT91C_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1612;"	d
AT91C_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1607;"	d
AT91C_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1599;"	d
AT91C_AIC_NFIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	86;"	d
AT91C_AIC_NIRQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	87;"	d
AT91C_AIC_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	75;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	77;"	d
AT91C_AIC_PRIOR_LOWEST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	76;"	d
AT91C_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1600;"	d
AT91C_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1616;"	d
AT91C_AIC_SRCTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	78;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	80;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	82;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	83;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	79;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	81;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	84;"	d
AT91C_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1604;"	d
AT91C_BASE_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2432;"	d
AT91C_BASE_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2434;"	d
AT91C_BASE_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2387;"	d
AT91C_BASE_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2429;"	d
AT91C_BASE_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2421;"	d
AT91C_BASE_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2422;"	d
AT91C_BASE_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2423;"	d
AT91C_BASE_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2424;"	d
AT91C_BASE_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2425;"	d
AT91C_BASE_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2426;"	d
AT91C_BASE_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2427;"	d
AT91C_BASE_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2428;"	d
AT91C_BASE_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2392;"	d
AT91C_BASE_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2389;"	d
AT91C_BASE_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2430;"	d
AT91C_BASE_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2399;"	d
AT91C_BASE_PDC_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2431;"	d
AT91C_BASE_PDC_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2433;"	d
AT91C_BASE_PDC_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2388;"	d
AT91C_BASE_PDC_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2402;"	d
AT91C_BASE_PDC_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2400;"	d
AT91C_BASE_PDC_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2408;"	d
AT91C_BASE_PDC_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2435;"	d
AT91C_BASE_PDC_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2406;"	d
AT91C_BASE_PDC_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2404;"	d
AT91C_BASE_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2390;"	d
AT91C_BASE_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2391;"	d
AT91C_BASE_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2396;"	d
AT91C_BASE_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2393;"	d
AT91C_BASE_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2415;"	d
AT91C_BASE_PWMC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2414;"	d
AT91C_BASE_PWMC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2413;"	d
AT91C_BASE_PWMC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2412;"	d
AT91C_BASE_PWMC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2411;"	d
AT91C_BASE_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2394;"	d
AT91C_BASE_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2395;"	d
AT91C_BASE_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2403;"	d
AT91C_BASE_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2401;"	d
AT91C_BASE_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2409;"	d
AT91C_BASE_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2386;"	d
AT91C_BASE_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2417;"	d
AT91C_BASE_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2418;"	d
AT91C_BASE_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2419;"	d
AT91C_BASE_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2420;"	d
AT91C_BASE_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2436;"	d
AT91C_BASE_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2410;"	d
AT91C_BASE_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2416;"	d
AT91C_BASE_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2407;"	d
AT91C_BASE_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2405;"	d
AT91C_BASE_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2398;"	d
AT91C_BASE_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2397;"	d
AT91C_CAN_ABM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1149;"	d
AT91C_CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2046;"	d
AT91C_CAN_AERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1182;"	d
AT91C_CAN_BERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1184;"	d
AT91C_CAN_BOFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1175;"	d
AT91C_CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2049;"	d
AT91C_CAN_BRP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1196;"	d
AT91C_CAN_CANEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1147;"	d
AT91C_CAN_CERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1180;"	d
AT91C_CAN_DRPT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1154;"	d
AT91C_CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2042;"	d
AT91C_CAN_ERRA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1172;"	d
AT91C_CAN_ERRP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1174;"	d
AT91C_CAN_FERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1183;"	d
AT91C_CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2045;"	d
AT91C_CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2041;"	d
AT91C_CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2040;"	d
AT91C_CAN_LPM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1148;"	d
AT91C_CAN_MABT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1105;"	d
AT91C_CAN_MACR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1111;"	d
AT91C_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1156;"	d
AT91C_CAN_MB0_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1968;"	d
AT91C_CAN_MB0_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1969;"	d
AT91C_CAN_MB0_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1973;"	d
AT91C_CAN_MB0_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1967;"	d
AT91C_CAN_MB0_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1972;"	d
AT91C_CAN_MB0_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1970;"	d
AT91C_CAN_MB0_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1974;"	d
AT91C_CAN_MB0_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1971;"	d
AT91C_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1157;"	d
AT91C_CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1166;"	d
AT91C_CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1167;"	d
AT91C_CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1168;"	d
AT91C_CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1169;"	d
AT91C_CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1170;"	d
AT91C_CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1171;"	d
AT91C_CAN_MB1_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1980;"	d
AT91C_CAN_MB1_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1982;"	d
AT91C_CAN_MB1_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1981;"	d
AT91C_CAN_MB1_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1976;"	d
AT91C_CAN_MB1_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1983;"	d
AT91C_CAN_MB1_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1977;"	d
AT91C_CAN_MB1_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1978;"	d
AT91C_CAN_MB1_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1979;"	d
AT91C_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1158;"	d
AT91C_CAN_MB2_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1990;"	d
AT91C_CAN_MB2_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1985;"	d
AT91C_CAN_MB2_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1986;"	d
AT91C_CAN_MB2_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1988;"	d
AT91C_CAN_MB2_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1991;"	d
AT91C_CAN_MB2_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1987;"	d
AT91C_CAN_MB2_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1989;"	d
AT91C_CAN_MB2_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1992;"	d
AT91C_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1159;"	d
AT91C_CAN_MB3_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1995;"	d
AT91C_CAN_MB3_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1997;"	d
AT91C_CAN_MB3_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2001;"	d
AT91C_CAN_MB3_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2000;"	d
AT91C_CAN_MB3_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1994;"	d
AT91C_CAN_MB3_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1996;"	d
AT91C_CAN_MB3_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1998;"	d
AT91C_CAN_MB3_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1999;"	d
AT91C_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1160;"	d
AT91C_CAN_MB4_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2010;"	d
AT91C_CAN_MB4_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2008;"	d
AT91C_CAN_MB4_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2005;"	d
AT91C_CAN_MB4_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2009;"	d
AT91C_CAN_MB4_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2006;"	d
AT91C_CAN_MB4_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2003;"	d
AT91C_CAN_MB4_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2004;"	d
AT91C_CAN_MB4_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2007;"	d
AT91C_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1161;"	d
AT91C_CAN_MB5_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2019;"	d
AT91C_CAN_MB5_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2013;"	d
AT91C_CAN_MB5_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2015;"	d
AT91C_CAN_MB5_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2018;"	d
AT91C_CAN_MB5_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2014;"	d
AT91C_CAN_MB5_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2016;"	d
AT91C_CAN_MB5_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2017;"	d
AT91C_CAN_MB5_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2012;"	d
AT91C_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1162;"	d
AT91C_CAN_MB6_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2023;"	d
AT91C_CAN_MB6_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2026;"	d
AT91C_CAN_MB6_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2027;"	d
AT91C_CAN_MB6_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2025;"	d
AT91C_CAN_MB6_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2021;"	d
AT91C_CAN_MB6_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2022;"	d
AT91C_CAN_MB6_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2028;"	d
AT91C_CAN_MB6_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2024;"	d
AT91C_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1163;"	d
AT91C_CAN_MB7_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2036;"	d
AT91C_CAN_MB7_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2030;"	d
AT91C_CAN_MB7_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2031;"	d
AT91C_CAN_MB7_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2033;"	d
AT91C_CAN_MB7_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2032;"	d
AT91C_CAN_MB7_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2034;"	d
AT91C_CAN_MB7_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2035;"	d
AT91C_CAN_MB7_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2037;"	d
AT91C_CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1164;"	d
AT91C_CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1165;"	d
AT91C_CAN_MDLC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1103;"	d
AT91C_CAN_MIDE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1098;"	d
AT91C_CAN_MIDvA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1097;"	d
AT91C_CAN_MIDvB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1096;"	d
AT91C_CAN_MMI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1107;"	d
AT91C_CAN_MOT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1088;"	d
AT91C_CAN_MOT_CONSUMER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1093;"	d
AT91C_CAN_MOT_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1089;"	d
AT91C_CAN_MOT_PRODUCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1094;"	d
AT91C_CAN_MOT_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1090;"	d
AT91C_CAN_MOT_RXOVERWRITE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1091;"	d
AT91C_CAN_MOT_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1092;"	d
AT91C_CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2044;"	d
AT91C_CAN_MRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1106;"	d
AT91C_CAN_MRTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1104;"	d
AT91C_CAN_MTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1112;"	d
AT91C_CAN_MTIMEMARK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1086;"	d
AT91C_CAN_MTIMESTAMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1102;"	d
AT91C_CAN_OVL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1150;"	d
AT91C_CAN_OVLY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1190;"	d
AT91C_CAN_PHASE1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1193;"	d
AT91C_CAN_PHASE2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1192;"	d
AT91C_CAN_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1087;"	d
AT91C_CAN_PROPAG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1194;"	d
AT91C_CAN_RBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1188;"	d
AT91C_CAN_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1202;"	d
AT91C_CAN_SERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1181;"	d
AT91C_CAN_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1176;"	d
AT91C_CAN_SMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1197;"	d
AT91C_CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2048;"	d
AT91C_CAN_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1195;"	d
AT91C_CAN_TBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1189;"	d
AT91C_CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2039;"	d
AT91C_CAN_TEC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1203;"	d
AT91C_CAN_TEOF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1151;"	d
AT91C_CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2047;"	d
AT91C_CAN_TIMER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1199;"	d
AT91C_CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2043;"	d
AT91C_CAN_TIMFRZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1153;"	d
AT91C_CAN_TIMRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1205;"	d
AT91C_CAN_TOVF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1178;"	d
AT91C_CAN_TSTP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1179;"	d
AT91C_CAN_TTM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1152;"	d
AT91C_CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2050;"	d
AT91C_CAN_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1177;"	d
AT91C_CAN_WARN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1173;"	d
AT91C_CKGR_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	228;"	d
AT91C_CKGR_DIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	229;"	d
AT91C_CKGR_DIV_BYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	230;"	d
AT91C_CKGR_MAINF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	225;"	d
AT91C_CKGR_MAINRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	226;"	d
AT91C_CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1704;"	d
AT91C_CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1702;"	d
AT91C_CKGR_MOSCEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	221;"	d
AT91C_CKGR_MUL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	237;"	d
AT91C_CKGR_OSCBYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	222;"	d
AT91C_CKGR_OSCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	223;"	d
AT91C_CKGR_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	232;"	d
AT91C_CKGR_OUT_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	233;"	d
AT91C_CKGR_OUT_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	234;"	d
AT91C_CKGR_OUT_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	235;"	d
AT91C_CKGR_OUT_3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	236;"	d
AT91C_CKGR_PLLCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	231;"	d
AT91C_CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1703;"	d
AT91C_CKGR_USBDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	238;"	d
AT91C_CKGR_USBDIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	239;"	d
AT91C_CKGR_USBDIV_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	240;"	d
AT91C_CKGR_USBDIV_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	241;"	d
AT91C_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1630;"	d
AT91C_DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1633;"	d
AT91C_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1636;"	d
AT91C_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1632;"	d
AT91C_DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1629;"	d
AT91C_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1637;"	d
AT91C_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1631;"	d
AT91C_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1640;"	d
AT91C_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1635;"	d
AT91C_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1634;"	d
AT91C_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1625;"	d
AT91C_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1626;"	d
AT91C_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1623;"	d
AT91C_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1639;"	d
AT91C_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1624;"	d
AT91C_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1619;"	d
AT91C_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1622;"	d
AT91C_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1618;"	d
AT91C_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1638;"	d
AT91C_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1627;"	d
AT91C_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1620;"	d
AT91C_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1621;"	d
AT91C_EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2076;"	d
AT91C_EMAC_ARP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1346;"	d
AT91C_EMAC_BEX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1310;"	d
AT91C_EMAC_BIG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1283;"	d
AT91C_EMAC_BNA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1314;"	d
AT91C_EMAC_BP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1270;"	d
AT91C_EMAC_CAF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1279;"	d
AT91C_EMAC_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1285;"	d
AT91C_EMAC_CLK_HCLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1287;"	d
AT91C_EMAC_CLK_HCLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1288;"	d
AT91C_EMAC_CLK_HCLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1289;"	d
AT91C_EMAC_CLK_HCLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1286;"	d
AT91C_EMAC_CLRSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1267;"	d
AT91C_EMAC_CODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1336;"	d
AT91C_EMAC_COL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1307;"	d
AT91C_EMAC_COMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1311;"	d
AT91C_EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2097;"	d
AT91C_EMAC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1335;"	d
AT91C_EMAC_DRFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1298;"	d
AT91C_EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2059;"	d
AT91C_EMAC_EAE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1284;"	d
AT91C_EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2068;"	d
AT91C_EMAC_EFRHD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1299;"	d
AT91C_EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2055;"	d
AT91C_EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2083;"	d
AT91C_EMAC_FD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1277;"	d
AT91C_EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2094;"	d
AT91C_EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2086;"	d
AT91C_EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2070;"	d
AT91C_EMAC_HRESP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1328;"	d
AT91C_EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2081;"	d
AT91C_EMAC_IDLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1304;"	d
AT91C_EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2066;"	d
AT91C_EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2095;"	d
AT91C_EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2088;"	d
AT91C_EMAC_INCSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1268;"	d
AT91C_EMAC_IP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1344;"	d
AT91C_EMAC_IRXFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1300;"	d
AT91C_EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2052;"	d
AT91C_EMAC_JFRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1278;"	d
AT91C_EMAC_LB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1262;"	d
AT91C_EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2056;"	d
AT91C_EMAC_LINK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1326;"	d
AT91C_EMAC_LINKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1302;"	d
AT91C_EMAC_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1263;"	d
AT91C_EMAC_MAG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1345;"	d
AT91C_EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2085;"	d
AT91C_EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2091;"	d
AT91C_EMAC_MDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1303;"	d
AT91C_EMAC_MFD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1318;"	d
AT91C_EMAC_MPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1266;"	d
AT91C_EMAC_MTI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1281;"	d
AT91C_EMAC_NBC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1280;"	d
AT91C_EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2080;"	d
AT91C_EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2061;"	d
AT91C_EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2092;"	d
AT91C_EMAC_OVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1316;"	d
AT91C_EMAC_PAE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1291;"	d
AT91C_EMAC_PARTREF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1350;"	d
AT91C_EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2090;"	d
AT91C_EMAC_PFRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1329;"	d
AT91C_EMAC_PHYA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1338;"	d
AT91C_EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2073;"	d
AT91C_EMAC_PTZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1330;"	d
AT91C_EMAC_RBOF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1292;"	d
AT91C_EMAC_RBOF_OFFSET_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1293;"	d
AT91C_EMAC_RBOF_OFFSET_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1294;"	d
AT91C_EMAC_RBOF_OFFSET_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1295;"	d
AT91C_EMAC_RBOF_OFFSET_3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1296;"	d
AT91C_EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2078;"	d
AT91C_EMAC_RCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1319;"	d
AT91C_EMAC_RE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1264;"	d
AT91C_EMAC_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1315;"	d
AT91C_EMAC_REGA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1337;"	d
AT91C_EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2087;"	d
AT91C_EMAC_REVREF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1349;"	d
AT91C_EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2077;"	d
AT91C_EMAC_RLCE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1297;"	d
AT91C_EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2057;"	d
AT91C_EMAC_RLES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1308;"	d
AT91C_EMAC_RLEX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1323;"	d
AT91C_EMAC_RMII	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1342;"	d
AT91C_EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2075;"	d
AT91C_EMAC_ROVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1327;"	d
AT91C_EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2099;"	d
AT91C_EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2067;"	d
AT91C_EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2063;"	d
AT91C_EMAC_RTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1290;"	d
AT91C_EMAC_RW	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1339;"	d
AT91C_EMAC_RXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1320;"	d
AT91C_EMAC_SA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1347;"	d
AT91C_EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2096;"	d
AT91C_EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2054;"	d
AT91C_EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2074;"	d
AT91C_EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2093;"	d
AT91C_EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2098;"	d
AT91C_EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2064;"	d
AT91C_EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2053;"	d
AT91C_EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2062;"	d
AT91C_EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2089;"	d
AT91C_EMAC_SOF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1340;"	d
AT91C_EMAC_SPD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1276;"	d
AT91C_EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2100;"	d
AT91C_EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2071;"	d
AT91C_EMAC_TCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1325;"	d
AT91C_EMAC_TE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1265;"	d
AT91C_EMAC_TGO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1309;"	d
AT91C_EMAC_THALT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1272;"	d
AT91C_EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2069;"	d
AT91C_EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2079;"	d
AT91C_EMAC_TPFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1273;"	d
AT91C_EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2084;"	d
AT91C_EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2065;"	d
AT91C_EMAC_TSTART	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1271;"	d
AT91C_EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2060;"	d
AT91C_EMAC_TUNDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1322;"	d
AT91C_EMAC_TXERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1324;"	d
AT91C_EMAC_TXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1321;"	d
AT91C_EMAC_TZQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1274;"	d
AT91C_EMAC_UBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1306;"	d
AT91C_EMAC_UND	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1312;"	d
AT91C_EMAC_UNI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1282;"	d
AT91C_EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2082;"	d
AT91C_EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2072;"	d
AT91C_EMAC_WESTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1269;"	d
AT91C_EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2058;"	d
AT91C_ID_20_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2370;"	d
AT91C_ID_21_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2371;"	d
AT91C_ID_22_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2372;"	d
AT91C_ID_23_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2373;"	d
AT91C_ID_24_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2374;"	d
AT91C_ID_25_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2375;"	d
AT91C_ID_26_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2376;"	d
AT91C_ID_27_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2377;"	d
AT91C_ID_28_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2378;"	d
AT91C_ID_29_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2379;"	d
AT91C_ID_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2367;"	d
AT91C_ID_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2368;"	d
AT91C_ID_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2365;"	d
AT91C_ID_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2366;"	d
AT91C_ID_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2350;"	d
AT91C_ID_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2380;"	d
AT91C_ID_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2381;"	d
AT91C_ID_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2352;"	d
AT91C_ID_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2353;"	d
AT91C_ID_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2360;"	d
AT91C_ID_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2354;"	d
AT91C_ID_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2355;"	d
AT91C_ID_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2358;"	d
AT91C_ID_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2351;"	d
AT91C_ID_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2362;"	d
AT91C_ID_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2363;"	d
AT91C_ID_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2364;"	d
AT91C_ID_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2369;"	d
AT91C_ID_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2359;"	d
AT91C_ID_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2361;"	d
AT91C_ID_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2356;"	d
AT91C_ID_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2357;"	d
AT91C_IFLASH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2443;"	d
AT91C_IFLASH_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2444;"	d
AT91C_ISRAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2441;"	d
AT91C_ISRAM_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2442;"	d
AT91C_MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1745;"	d
AT91C_MC_ABTSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	416;"	d
AT91C_MC_ABTSZ_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	417;"	d
AT91C_MC_ABTSZ_HWORD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	418;"	d
AT91C_MC_ABTSZ_WORD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	419;"	d
AT91C_MC_ABTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	420;"	d
AT91C_MC_ABTTYP_DATAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	421;"	d
AT91C_MC_ABTTYP_DATAW	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	422;"	d
AT91C_MC_ABTTYP_FETCH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	423;"	d
AT91C_MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1742;"	d
AT91C_MC_FCMD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	440;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	447;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	445;"	d
AT91C_MC_FCMD_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	442;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	443;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	446;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	448;"	d
AT91C_MC_FCMD_START_PROG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	441;"	d
AT91C_MC_FCMD_UNLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	444;"	d
AT91C_MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1744;"	d
AT91C_MC_FMCN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	438;"	d
AT91C_MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1747;"	d
AT91C_MC_FRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	429;"	d
AT91C_MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1746;"	d
AT91C_MC_FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	433;"	d
AT91C_MC_FWS_0FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	434;"	d
AT91C_MC_FWS_1FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	435;"	d
AT91C_MC_FWS_2FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	436;"	d
AT91C_MC_FWS_3FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	437;"	d
AT91C_MC_GPNVM0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	453;"	d
AT91C_MC_GPNVM1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	454;"	d
AT91C_MC_GPNVM2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	455;"	d
AT91C_MC_GPNVM3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	456;"	d
AT91C_MC_GPNVM4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	457;"	d
AT91C_MC_GPNVM5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	458;"	d
AT91C_MC_GPNVM6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	459;"	d
AT91C_MC_GPNVM7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	460;"	d
AT91C_MC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	450;"	d
AT91C_MC_LOCKE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	430;"	d
AT91C_MC_LOCKS0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	461;"	d
AT91C_MC_LOCKS1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	462;"	d
AT91C_MC_LOCKS10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	471;"	d
AT91C_MC_LOCKS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	472;"	d
AT91C_MC_LOCKS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	473;"	d
AT91C_MC_LOCKS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	474;"	d
AT91C_MC_LOCKS14	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	475;"	d
AT91C_MC_LOCKS15	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	476;"	d
AT91C_MC_LOCKS2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	463;"	d
AT91C_MC_LOCKS3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	464;"	d
AT91C_MC_LOCKS4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	465;"	d
AT91C_MC_LOCKS5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	466;"	d
AT91C_MC_LOCKS6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	467;"	d
AT91C_MC_LOCKS7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	468;"	d
AT91C_MC_LOCKS8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	469;"	d
AT91C_MC_LOCKS9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	470;"	d
AT91C_MC_MISADD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	415;"	d
AT91C_MC_MST0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	424;"	d
AT91C_MC_MST1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	425;"	d
AT91C_MC_NEBP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	432;"	d
AT91C_MC_PAGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	449;"	d
AT91C_MC_PROGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	431;"	d
AT91C_MC_RCB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	412;"	d
AT91C_MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1743;"	d
AT91C_MC_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	452;"	d
AT91C_MC_SVMST0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	426;"	d
AT91C_MC_SVMST1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	427;"	d
AT91C_MC_UNDADD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	414;"	d
AT91C_PA0_RXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2184;"	d
AT91C_PA10_TWD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2188;"	d
AT91C_PA11_TWCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2190;"	d
AT91C_PA12_NPCS00	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2192;"	d
AT91C_PA13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2194;"	d
AT91C_PA13_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2195;"	d
AT91C_PA14_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2198;"	d
AT91C_PA14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2197;"	d
AT91C_PA15_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2200;"	d
AT91C_PA15_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2201;"	d
AT91C_PA16_MISO0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2203;"	d
AT91C_PA17_MOSI0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2205;"	d
AT91C_PA18_SPCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2207;"	d
AT91C_PA19_CANRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2209;"	d
AT91C_PA1_TXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2186;"	d
AT91C_PA20_CANTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2214;"	d
AT91C_PA21_NPCS10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2217;"	d
AT91C_PA21_TF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2216;"	d
AT91C_PA22_SPCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2220;"	d
AT91C_PA22_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2219;"	d
AT91C_PA23_MOSI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2223;"	d
AT91C_PA23_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2222;"	d
AT91C_PA24_MISO1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2226;"	d
AT91C_PA24_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2225;"	d
AT91C_PA25_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2229;"	d
AT91C_PA25_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2228;"	d
AT91C_PA26_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2232;"	d
AT91C_PA26_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2231;"	d
AT91C_PA27_DRXD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2234;"	d
AT91C_PA27_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2235;"	d
AT91C_PA28_DTXD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2237;"	d
AT91C_PA29_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2239;"	d
AT91C_PA29_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2240;"	d
AT91C_PA2_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2212;"	d
AT91C_PA2_SCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2211;"	d
AT91C_PA30_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2245;"	d
AT91C_PA30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2246;"	d
AT91C_PA3_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2243;"	d
AT91C_PA3_RTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2242;"	d
AT91C_PA4_CTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2248;"	d
AT91C_PA4_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2249;"	d
AT91C_PA5_RXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2251;"	d
AT91C_PA6_TXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2253;"	d
AT91C_PA7_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2256;"	d
AT91C_PA7_SCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2255;"	d
AT91C_PA8_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2259;"	d
AT91C_PA8_RTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2258;"	d
AT91C_PA9_CTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2261;"	d
AT91C_PA9_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2262;"	d
AT91C_PB0_ETXCK_EREFCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2264;"	d
AT91C_PB0_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2265;"	d
AT91C_PB10_ETX2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2269;"	d
AT91C_PB10_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2270;"	d
AT91C_PB11_ETX3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2272;"	d
AT91C_PB11_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2273;"	d
AT91C_PB12_ETXER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2275;"	d
AT91C_PB12_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2276;"	d
AT91C_PB13_ERX2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2278;"	d
AT91C_PB13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2279;"	d
AT91C_PB14_ERX3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2281;"	d
AT91C_PB14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2282;"	d
AT91C_PB15_ERXDV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2284;"	d
AT91C_PB16_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2286;"	d
AT91C_PB16_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2287;"	d
AT91C_PB17_ERXCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2289;"	d
AT91C_PB17_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2290;"	d
AT91C_PB18_ADTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2293;"	d
AT91C_PB18_EF100	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2292;"	d
AT91C_PB19_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2295;"	d
AT91C_PB19_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2296;"	d
AT91C_PB1_ETXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2267;"	d
AT91C_PB20_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2301;"	d
AT91C_PB20_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2300;"	d
AT91C_PB21_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2304;"	d
AT91C_PB21_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2303;"	d
AT91C_PB22_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2307;"	d
AT91C_PB22_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2306;"	d
AT91C_PB23_DCD1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2310;"	d
AT91C_PB23_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2309;"	d
AT91C_PB24_DSR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2313;"	d
AT91C_PB24_TIOB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2312;"	d
AT91C_PB25_DTR1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2316;"	d
AT91C_PB25_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2315;"	d
AT91C_PB26_RI1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2319;"	d
AT91C_PB26_TIOB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2318;"	d
AT91C_PB27_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2322;"	d
AT91C_PB27_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2321;"	d
AT91C_PB28_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2325;"	d
AT91C_PB28_TIOB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2324;"	d
AT91C_PB29_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2327;"	d
AT91C_PB29_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2328;"	d
AT91C_PB2_ETX0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2298;"	d
AT91C_PB30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2332;"	d
AT91C_PB30_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2333;"	d
AT91C_PB3_ETX1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2330;"	d
AT91C_PB4_ECRS_ECRSDV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2335;"	d
AT91C_PB5_ERX0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2337;"	d
AT91C_PB6_ERX1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2339;"	d
AT91C_PB7_ERXER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2341;"	d
AT91C_PB8_EMDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2343;"	d
AT91C_PB9_EMDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2345;"	d
AT91C_PDC_RXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	108;"	d
AT91C_PDC_RXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	107;"	d
AT91C_PDC_TXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	110;"	d
AT91C_PDC_TXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	109;"	d
AT91C_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1645;"	d
AT91C_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1663;"	d
AT91C_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1657;"	d
AT91C_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1665;"	d
AT91C_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1653;"	d
AT91C_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1646;"	d
AT91C_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1650;"	d
AT91C_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1659;"	d
AT91C_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1668;"	d
AT91C_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1648;"	d
AT91C_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1644;"	d
AT91C_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1664;"	d
AT91C_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1666;"	d
AT91C_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1652;"	d
AT91C_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1642;"	d
AT91C_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1654;"	d
AT91C_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1669;"	d
AT91C_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1662;"	d
AT91C_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1651;"	d
AT91C_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1658;"	d
AT91C_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1656;"	d
AT91C_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1667;"	d
AT91C_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1660;"	d
AT91C_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1649;"	d
AT91C_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1647;"	d
AT91C_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1661;"	d
AT91C_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1655;"	d
AT91C_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1670;"	d
AT91C_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1643;"	d
AT91C_PIOB_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1682;"	d
AT91C_PIOB_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1676;"	d
AT91C_PIOB_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1697;"	d
AT91C_PIOB_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1680;"	d
AT91C_PIOB_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1685;"	d
AT91C_PIOB_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1679;"	d
AT91C_PIOB_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1683;"	d
AT91C_PIOB_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1696;"	d
AT91C_PIOB_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1689;"	d
AT91C_PIOB_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1675;"	d
AT91C_PIOB_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1692;"	d
AT91C_PIOB_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1698;"	d
AT91C_PIOB_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1673;"	d
AT91C_PIOB_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1695;"	d
AT91C_PIOB_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1688;"	d
AT91C_PIOB_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1693;"	d
AT91C_PIOB_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1699;"	d
AT91C_PIOB_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1694;"	d
AT91C_PIOB_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1672;"	d
AT91C_PIOB_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1681;"	d
AT91C_PIOB_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1686;"	d
AT91C_PIOB_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1687;"	d
AT91C_PIOB_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1684;"	d
AT91C_PIOB_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1700;"	d
AT91C_PIOB_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1677;"	d
AT91C_PIOB_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1690;"	d
AT91C_PIOB_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1674;"	d
AT91C_PIOB_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1678;"	d
AT91C_PIOB_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1691;"	d
AT91C_PIO_PA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2183;"	d
AT91C_PIO_PA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2185;"	d
AT91C_PIO_PA10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2187;"	d
AT91C_PIO_PA11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2189;"	d
AT91C_PIO_PA12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2191;"	d
AT91C_PIO_PA13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2193;"	d
AT91C_PIO_PA14	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2196;"	d
AT91C_PIO_PA15	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2199;"	d
AT91C_PIO_PA16	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2202;"	d
AT91C_PIO_PA17	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2204;"	d
AT91C_PIO_PA18	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2206;"	d
AT91C_PIO_PA19	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2208;"	d
AT91C_PIO_PA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2210;"	d
AT91C_PIO_PA20	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2213;"	d
AT91C_PIO_PA21	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2215;"	d
AT91C_PIO_PA22	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2218;"	d
AT91C_PIO_PA23	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2221;"	d
AT91C_PIO_PA24	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2224;"	d
AT91C_PIO_PA25	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2227;"	d
AT91C_PIO_PA26	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2230;"	d
AT91C_PIO_PA27	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2233;"	d
AT91C_PIO_PA28	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2236;"	d
AT91C_PIO_PA29	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2238;"	d
AT91C_PIO_PA3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2241;"	d
AT91C_PIO_PA30	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2244;"	d
AT91C_PIO_PA4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2247;"	d
AT91C_PIO_PA5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2250;"	d
AT91C_PIO_PA6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2252;"	d
AT91C_PIO_PA7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2254;"	d
AT91C_PIO_PA8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2257;"	d
AT91C_PIO_PA9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2260;"	d
AT91C_PIO_PB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2263;"	d
AT91C_PIO_PB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2266;"	d
AT91C_PIO_PB10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2268;"	d
AT91C_PIO_PB11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2271;"	d
AT91C_PIO_PB12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2274;"	d
AT91C_PIO_PB13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2277;"	d
AT91C_PIO_PB14	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2280;"	d
AT91C_PIO_PB15	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2283;"	d
AT91C_PIO_PB16	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2285;"	d
AT91C_PIO_PB17	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2288;"	d
AT91C_PIO_PB18	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2291;"	d
AT91C_PIO_PB19	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2294;"	d
AT91C_PIO_PB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2297;"	d
AT91C_PIO_PB20	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2299;"	d
AT91C_PIO_PB21	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2302;"	d
AT91C_PIO_PB22	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2305;"	d
AT91C_PIO_PB23	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2308;"	d
AT91C_PIO_PB24	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2311;"	d
AT91C_PIO_PB25	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2314;"	d
AT91C_PIO_PB26	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2317;"	d
AT91C_PIO_PB27	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2320;"	d
AT91C_PIO_PB28	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2323;"	d
AT91C_PIO_PB29	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2326;"	d
AT91C_PIO_PB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2329;"	d
AT91C_PIO_PB30	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2331;"	d
AT91C_PIO_PB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2334;"	d
AT91C_PIO_PB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2336;"	d
AT91C_PIO_PB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2338;"	d
AT91C_PIO_PB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2340;"	d
AT91C_PIO_PB8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2342;"	d
AT91C_PIO_PB9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2344;"	d
AT91C_PITC_CPIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	366;"	d
AT91C_PITC_PICNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	367;"	d
AT91C_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1733;"	d
AT91C_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1734;"	d
AT91C_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1732;"	d
AT91C_PITC_PITEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	361;"	d
AT91C_PITC_PITIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	362;"	d
AT91C_PITC_PITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	364;"	d
AT91C_PITC_PIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	360;"	d
AT91C_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1731;"	d
AT91C_PMC_CSS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	275;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	277;"	d
AT91C_PMC_CSS_PLL_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	278;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	276;"	d
AT91C_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1706;"	d
AT91C_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1719;"	d
AT91C_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1718;"	d
AT91C_PMC_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	290;"	d
AT91C_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1716;"	d
AT91C_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1711;"	d
AT91C_PMC_MCKRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	291;"	d
AT91C_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1707;"	d
AT91C_PMC_MOSCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	289;"	d
AT91C_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1713;"	d
AT91C_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1709;"	d
AT91C_PMC_PCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	263;"	d
AT91C_PMC_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	265;"	d
AT91C_PMC_PCK0RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	292;"	d
AT91C_PMC_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	266;"	d
AT91C_PMC_PCK1RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	293;"	d
AT91C_PMC_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	267;"	d
AT91C_PMC_PCK2RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	294;"	d
AT91C_PMC_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	268;"	d
AT91C_PMC_PCK3RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	295;"	d
AT91C_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1710;"	d
AT91C_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1715;"	d
AT91C_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1708;"	d
AT91C_PMC_PRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	279;"	d
AT91C_PMC_PRES_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	280;"	d
AT91C_PMC_PRES_CLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	284;"	d
AT91C_PMC_PRES_CLK_2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	281;"	d
AT91C_PMC_PRES_CLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	285;"	d
AT91C_PMC_PRES_CLK_4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	282;"	d
AT91C_PMC_PRES_CLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	286;"	d
AT91C_PMC_PRES_CLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	283;"	d
AT91C_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1712;"	d
AT91C_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1717;"	d
AT91C_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1714;"	d
AT91C_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1720;"	d
AT91C_PMC_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	264;"	d
AT91C_PWMC_CALG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	795;"	d
AT91C_PWMC_CCNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	803;"	d
AT91C_PWMC_CDTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	799;"	d
AT91C_PWMC_CH0_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1906;"	d
AT91C_PWMC_CH0_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1903;"	d
AT91C_PWMC_CH0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1904;"	d
AT91C_PWMC_CH0_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1902;"	d
AT91C_PWMC_CH0_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1905;"	d
AT91C_PWMC_CH0_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1901;"	d
AT91C_PWMC_CH1_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1897;"	d
AT91C_PWMC_CH1_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1898;"	d
AT91C_PWMC_CH1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1899;"	d
AT91C_PWMC_CH1_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1896;"	d
AT91C_PWMC_CH1_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1895;"	d
AT91C_PWMC_CH1_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1894;"	d
AT91C_PWMC_CH2_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1889;"	d
AT91C_PWMC_CH2_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1892;"	d
AT91C_PWMC_CH2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1888;"	d
AT91C_PWMC_CH2_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1890;"	d
AT91C_PWMC_CH2_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1891;"	d
AT91C_PWMC_CH2_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1887;"	d
AT91C_PWMC_CH3_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1884;"	d
AT91C_PWMC_CH3_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1883;"	d
AT91C_PWMC_CH3_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1885;"	d
AT91C_PWMC_CH3_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1882;"	d
AT91C_PWMC_CH3_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1880;"	d
AT91C_PWMC_CH3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1881;"	d
AT91C_PWMC_CHID0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	829;"	d
AT91C_PWMC_CHID1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	830;"	d
AT91C_PWMC_CHID2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	831;"	d
AT91C_PWMC_CHID3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	832;"	d
AT91C_PWMC_CPD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	797;"	d
AT91C_PWMC_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	796;"	d
AT91C_PWMC_CPRD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	801;"	d
AT91C_PWMC_CPRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	791;"	d
AT91C_PWMC_CPRE_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	792;"	d
AT91C_PWMC_CPRE_MCKA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	793;"	d
AT91C_PWMC_CPRE_MCKB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	794;"	d
AT91C_PWMC_CUPD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	805;"	d
AT91C_PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1909;"	d
AT91C_PWMC_DIVA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	822;"	d
AT91C_PWMC_DIVB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	825;"	d
AT91C_PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1916;"	d
AT91C_PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1908;"	d
AT91C_PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1910;"	d
AT91C_PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1914;"	d
AT91C_PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1912;"	d
AT91C_PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1915;"	d
AT91C_PWMC_PREA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	823;"	d
AT91C_PWMC_PREA_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	824;"	d
AT91C_PWMC_PREB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	826;"	d
AT91C_PWMC_PREB_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	827;"	d
AT91C_PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1913;"	d
AT91C_PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1911;"	d
AT91C_RSTC_BODIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	328;"	d
AT91C_RSTC_BODSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	314;"	d
AT91C_RSTC_ERSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	327;"	d
AT91C_RSTC_EXTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	310;"	d
AT91C_RSTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	311;"	d
AT91C_RSTC_NRSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	322;"	d
AT91C_RSTC_PERRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	309;"	d
AT91C_RSTC_PROCRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	308;"	d
AT91C_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1722;"	d
AT91C_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1723;"	d
AT91C_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1724;"	d
AT91C_RSTC_RSTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	315;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	321;"	d
AT91C_RSTC_RSTTYP_POWERUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	316;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	319;"	d
AT91C_RSTC_RSTTYP_USER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	320;"	d
AT91C_RSTC_RSTTYP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	317;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	318;"	d
AT91C_RSTC_SRCMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	323;"	d
AT91C_RSTC_URSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	325;"	d
AT91C_RSTC_URSTIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	326;"	d
AT91C_RSTC_URSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	313;"	d
AT91C_RTTC_ALMIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	340;"	d
AT91C_RTTC_ALMS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	348;"	d
AT91C_RTTC_ALMV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	344;"	d
AT91C_RTTC_CRTV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	346;"	d
AT91C_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1729;"	d
AT91C_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1727;"	d
AT91C_RTTC_RTPRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	339;"	d
AT91C_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1726;"	d
AT91C_RTTC_RTTINC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	349;"	d
AT91C_RTTC_RTTINCIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	341;"	d
AT91C_RTTC_RTTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	342;"	d
AT91C_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1728;"	d
AT91C_SPI0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1784;"	d
AT91C_SPI0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1789;"	d
AT91C_SPI0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1783;"	d
AT91C_SPI0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1781;"	d
AT91C_SPI0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1786;"	d
AT91C_SPI0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1785;"	d
AT91C_SPI0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1770;"	d
AT91C_SPI0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1774;"	d
AT91C_SPI0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1773;"	d
AT91C_SPI0_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1788;"	d
AT91C_SPI0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1778;"	d
AT91C_SPI0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1775;"	d
AT91C_SPI0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1776;"	d
AT91C_SPI0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1782;"	d
AT91C_SPI0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1772;"	d
AT91C_SPI0_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1787;"	d
AT91C_SPI0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1777;"	d
AT91C_SPI0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1779;"	d
AT91C_SPI0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1771;"	d
AT91C_SPI1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1767;"	d
AT91C_SPI1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1768;"	d
AT91C_SPI1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1764;"	d
AT91C_SPI1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1761;"	d
AT91C_SPI1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1760;"	d
AT91C_SPI1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1762;"	d
AT91C_SPI1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1749;"	d
AT91C_SPI1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1758;"	d
AT91C_SPI1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1755;"	d
AT91C_SPI1_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1763;"	d
AT91C_SPI1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1757;"	d
AT91C_SPI1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1756;"	d
AT91C_SPI1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1750;"	d
AT91C_SPI1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1765;"	d
AT91C_SPI1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1754;"	d
AT91C_SPI1_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1766;"	d
AT91C_SPI1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1751;"	d
AT91C_SPI1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1753;"	d
AT91C_SPI1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1752;"	d
AT91C_SPI_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	542;"	d
AT91C_SPI_BITS_10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	545;"	d
AT91C_SPI_BITS_11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	546;"	d
AT91C_SPI_BITS_12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	547;"	d
AT91C_SPI_BITS_13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	548;"	d
AT91C_SPI_BITS_14	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	549;"	d
AT91C_SPI_BITS_15	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	550;"	d
AT91C_SPI_BITS_16	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	551;"	d
AT91C_SPI_BITS_8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	543;"	d
AT91C_SPI_BITS_9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	544;"	d
AT91C_SPI_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	539;"	d
AT91C_SPI_CSAAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	541;"	d
AT91C_SPI_DLYBCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	516;"	d
AT91C_SPI_DLYBCT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	554;"	d
AT91C_SPI_DLYBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	553;"	d
AT91C_SPI_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	528;"	d
AT91C_SPI_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	529;"	d
AT91C_SPI_FDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	512;"	d
AT91C_SPI_LASTXFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	505;"	d
AT91C_SPI_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	514;"	d
AT91C_SPI_MODF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	526;"	d
AT91C_SPI_MODFDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	513;"	d
AT91C_SPI_MSTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	507;"	d
AT91C_SPI_NCPHA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	540;"	d
AT91C_SPI_NSSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	532;"	d
AT91C_SPI_OVRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	527;"	d
AT91C_SPI_PCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	515;"	d
AT91C_SPI_PCSDEC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	511;"	d
AT91C_SPI_PS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	508;"	d
AT91C_SPI_PS_FIXED	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	509;"	d
AT91C_SPI_PS_VARIABLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	510;"	d
AT91C_SPI_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	518;"	d
AT91C_SPI_RDRF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	524;"	d
AT91C_SPI_RPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	519;"	d
AT91C_SPI_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	530;"	d
AT91C_SPI_SCBR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	552;"	d
AT91C_SPI_SPIDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	503;"	d
AT91C_SPI_SPIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	502;"	d
AT91C_SPI_SPIENS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	534;"	d
AT91C_SPI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	504;"	d
AT91C_SPI_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	521;"	d
AT91C_SPI_TDRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	525;"	d
AT91C_SPI_TPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	522;"	d
AT91C_SPI_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	531;"	d
AT91C_SPI_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	533;"	d
AT91C_SSC_CKI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	689;"	d
AT91C_SSC_CKO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	685;"	d
AT91C_SSC_CKO_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	687;"	d
AT91C_SSC_CKO_DATA_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	688;"	d
AT91C_SSC_CKO_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	686;"	d
AT91C_SSC_CKS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	681;"	d
AT91C_SSC_CKS_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	682;"	d
AT91C_SSC_CKS_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	684;"	d
AT91C_SSC_CKS_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	683;"	d
AT91C_SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1863;"	d
AT91C_SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1865;"	d
AT91C_SSC_DATDEF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	718;"	d
AT91C_SSC_DATLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	703;"	d
AT91C_SSC_DATNB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	706;"	d
AT91C_SSC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	727;"	d
AT91C_SSC_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	723;"	d
AT91C_SSC_FSDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	719;"	d
AT91C_SSC_FSEDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	715;"	d
AT91C_SSC_FSLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	707;"	d
AT91C_SSC_FSOS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	708;"	d
AT91C_SSC_FSOS_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	713;"	d
AT91C_SSC_FSOS_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	712;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	710;"	d
AT91C_SSC_FSOS_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	709;"	d
AT91C_SSC_FSOS_POSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	711;"	d
AT91C_SSC_FSOS_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	714;"	d
AT91C_SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1857;"	d
AT91C_SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1860;"	d
AT91C_SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1866;"	d
AT91C_SSC_LOOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	704;"	d
AT91C_SSC_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	705;"	d
AT91C_SSC_OVRUN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	726;"	d
AT91C_SSC_PERIOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	701;"	d
AT91C_SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1847;"	d
AT91C_SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1852;"	d
AT91C_SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1859;"	d
AT91C_SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1849;"	d
AT91C_SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1867;"	d
AT91C_SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1854;"	d
AT91C_SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1845;"	d
AT91C_SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1850;"	d
AT91C_SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1844;"	d
AT91C_SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1855;"	d
AT91C_SSC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	728;"	d
AT91C_SSC_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	676;"	d
AT91C_SSC_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	675;"	d
AT91C_SSC_RXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	732;"	d
AT91C_SSC_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	725;"	d
AT91C_SSC_RXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	730;"	d
AT91C_SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1862;"	d
AT91C_SSC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	690;"	d
AT91C_SSC_START_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	699;"	d
AT91C_SSC_START_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	691;"	d
AT91C_SSC_START_EDGE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	698;"	d
AT91C_SSC_START_FALL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	695;"	d
AT91C_SSC_START_HIGH_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	694;"	d
AT91C_SSC_START_LEVEL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	697;"	d
AT91C_SSC_START_LOW_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	693;"	d
AT91C_SSC_START_RISE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	696;"	d
AT91C_SSC_START_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	692;"	d
AT91C_SSC_STTDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	700;"	d
AT91C_SSC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	679;"	d
AT91C_SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1864;"	d
AT91C_SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1848;"	d
AT91C_SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1856;"	d
AT91C_SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1858;"	d
AT91C_SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1843;"	d
AT91C_SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1851;"	d
AT91C_SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1846;"	d
AT91C_SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1861;"	d
AT91C_SSC_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	724;"	d
AT91C_SSC_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	678;"	d
AT91C_SSC_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	722;"	d
AT91C_SSC_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	677;"	d
AT91C_SSC_TXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	731;"	d
AT91C_SSC_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	721;"	d
AT91C_SSC_TXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	729;"	d
AT91C_TC0_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1934;"	d
AT91C_TC0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1935;"	d
AT91C_TC0_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1939;"	d
AT91C_TC0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1938;"	d
AT91C_TC0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1936;"	d
AT91C_TC0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1940;"	d
AT91C_TC0_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1937;"	d
AT91C_TC0_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1933;"	d
AT91C_TC0_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1932;"	d
AT91C_TC0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1931;"	d
AT91C_TC1_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1943;"	d
AT91C_TC1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1947;"	d
AT91C_TC1_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1951;"	d
AT91C_TC1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1945;"	d
AT91C_TC1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1944;"	d
AT91C_TC1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1950;"	d
AT91C_TC1_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1948;"	d
AT91C_TC1_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1942;"	d
AT91C_TC1_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1949;"	d
AT91C_TC1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1946;"	d
AT91C_TC2_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1954;"	d
AT91C_TC2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1953;"	d
AT91C_TC2_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1955;"	d
AT91C_TC2_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1958;"	d
AT91C_TC2_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1961;"	d
AT91C_TC2_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1959;"	d
AT91C_TC2_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1956;"	d
AT91C_TC2_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1957;"	d
AT91C_TC2_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1960;"	d
AT91C_TC2_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1962;"	d
AT91C_TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1965;"	d
AT91C_TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1964;"	d
AT91C_TCB_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1055;"	d
AT91C_TCB_TC0XC0S	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1057;"	d
AT91C_TCB_TC0XC0S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1059;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1058;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1060;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1061;"	d
AT91C_TCB_TC1XC1S	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1062;"	d
AT91C_TCB_TC1XC1S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1064;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1063;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1065;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1066;"	d
AT91C_TCB_TC2XC2S	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1067;"	d
AT91C_TCB_TC2XC2S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1069;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1068;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1070;"	d
AT91C_TCB_TC2XC2S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1071;"	d
AT91C_TC_ABETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	970;"	d
AT91C_TC_ACPA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	979;"	d
AT91C_TC_ACPA_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	982;"	d
AT91C_TC_ACPA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	980;"	d
AT91C_TC_ACPA_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	981;"	d
AT91C_TC_ACPA_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	983;"	d
AT91C_TC_ACPC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	989;"	d
AT91C_TC_ACPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	992;"	d
AT91C_TC_ACPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	990;"	d
AT91C_TC_ACPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	991;"	d
AT91C_TC_ACPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	993;"	d
AT91C_TC_AEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	999;"	d
AT91C_TC_AEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1002;"	d
AT91C_TC_AEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1000;"	d
AT91C_TC_AEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1001;"	d
AT91C_TC_AEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1003;"	d
AT91C_TC_ASWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1004;"	d
AT91C_TC_ASWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1007;"	d
AT91C_TC_ASWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1005;"	d
AT91C_TC_ASWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1006;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1008;"	d
AT91C_TC_BCPB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1009;"	d
AT91C_TC_BCPB_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1012;"	d
AT91C_TC_BCPB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1010;"	d
AT91C_TC_BCPB_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1011;"	d
AT91C_TC_BCPB_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1013;"	d
AT91C_TC_BCPC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1014;"	d
AT91C_TC_BCPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1017;"	d
AT91C_TC_BCPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1015;"	d
AT91C_TC_BCPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1016;"	d
AT91C_TC_BCPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1018;"	d
AT91C_TC_BEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1019;"	d
AT91C_TC_BEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1022;"	d
AT91C_TC_BEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1020;"	d
AT91C_TC_BEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1021;"	d
AT91C_TC_BEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1023;"	d
AT91C_TC_BSWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1024;"	d
AT91C_TC_BSWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1027;"	d
AT91C_TC_BSWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1025;"	d
AT91C_TC_BSWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1026;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1028;"	d
AT91C_TC_BURST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	946;"	d
AT91C_TC_BURST_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	947;"	d
AT91C_TC_BURST_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	948;"	d
AT91C_TC_BURST_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	949;"	d
AT91C_TC_BURST_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	950;"	d
AT91C_TC_CLKDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	933;"	d
AT91C_TC_CLKEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	932;"	d
AT91C_TC_CLKI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	945;"	d
AT91C_TC_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	936;"	d
AT91C_TC_CLKSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1038;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	937;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	938;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	939;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	940;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	941;"	d
AT91C_TC_CLKS_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	942;"	d
AT91C_TC_CLKS_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	943;"	d
AT91C_TC_CLKS_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	944;"	d
AT91C_TC_COVFS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1030;"	d
AT91C_TC_CPAS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1032;"	d
AT91C_TC_CPBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1033;"	d
AT91C_TC_CPCDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	953;"	d
AT91C_TC_CPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1034;"	d
AT91C_TC_CPCSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	951;"	d
AT91C_TC_CPCTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	977;"	d
AT91C_TC_EEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	965;"	d
AT91C_TC_EEVTEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	960;"	d
AT91C_TC_EEVTEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	964;"	d
AT91C_TC_EEVTEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	963;"	d
AT91C_TC_EEVTEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	961;"	d
AT91C_TC_EEVTEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	962;"	d
AT91C_TC_EEVT_TIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	966;"	d
AT91C_TC_EEVT_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	967;"	d
AT91C_TC_EEVT_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	968;"	d
AT91C_TC_EEVT_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	969;"	d
AT91C_TC_ENETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	971;"	d
AT91C_TC_ETRGEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	955;"	d
AT91C_TC_ETRGEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	959;"	d
AT91C_TC_ETRGEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	958;"	d
AT91C_TC_ETRGEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	956;"	d
AT91C_TC_ETRGEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	957;"	d
AT91C_TC_ETRGS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1037;"	d
AT91C_TC_LDBDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	954;"	d
AT91C_TC_LDBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	952;"	d
AT91C_TC_LDRA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	984;"	d
AT91C_TC_LDRAS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1035;"	d
AT91C_TC_LDRA_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	988;"	d
AT91C_TC_LDRA_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	987;"	d
AT91C_TC_LDRA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	985;"	d
AT91C_TC_LDRA_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	986;"	d
AT91C_TC_LDRB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	994;"	d
AT91C_TC_LDRBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1036;"	d
AT91C_TC_LDRB_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	998;"	d
AT91C_TC_LDRB_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	997;"	d
AT91C_TC_LDRB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	995;"	d
AT91C_TC_LDRB_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	996;"	d
AT91C_TC_LOVRS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1031;"	d
AT91C_TC_MTIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1039;"	d
AT91C_TC_MTIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1040;"	d
AT91C_TC_SWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	934;"	d
AT91C_TC_WAVE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	978;"	d
AT91C_TC_WAVESEL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	972;"	d
AT91C_TC_WAVESEL_UP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	973;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	974;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	976;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	975;"	d
AT91C_TDES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1573;"	d
AT91C_TDES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1576;"	d
AT91C_TDES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1575;"	d
AT91C_TDES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1574;"	d
AT91C_TDES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1577;"	d
AT91C_TDES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1560;"	d
AT91C_TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2174;"	d
AT91C_TDES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1579;"	d
AT91C_TDES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1580;"	d
AT91C_TDES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1581;"	d
AT91C_TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2177;"	d
AT91C_TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2168;"	d
AT91C_TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2175;"	d
AT91C_TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2172;"	d
AT91C_TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2176;"	d
AT91C_TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2170;"	d
AT91C_TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2178;"	d
AT91C_TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2166;"	d
AT91C_TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2167;"	d
AT91C_TDES_KEYMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1562;"	d
AT91C_TDES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1572;"	d
AT91C_TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2173;"	d
AT91C_TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2171;"	d
AT91C_TDES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1567;"	d
AT91C_TDES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1569;"	d
AT91C_TDES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1571;"	d
AT91C_TDES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1568;"	d
AT91C_TDES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1570;"	d
AT91C_TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2164;"	d
AT91C_TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2163;"	d
AT91C_TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2157;"	d
AT91C_TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2155;"	d
AT91C_TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2159;"	d
AT91C_TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2160;"	d
AT91C_TDES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1582;"	d
AT91C_TDES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1563;"	d
AT91C_TDES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1565;"	d
AT91C_TDES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1564;"	d
AT91C_TDES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1566;"	d
AT91C_TDES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1557;"	d
AT91C_TDES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1558;"	d
AT91C_TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2156;"	d
AT91C_TDES_TDESMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1561;"	d
AT91C_TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2161;"	d
AT91C_TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2158;"	d
AT91C_TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2162;"	d
AT91C_TDES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1583;"	d
AT91C_TDES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1584;"	d
AT91C_TDES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1588;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1589;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1591;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1590;"	d
AT91C_TDES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1592;"	d
AT91C_TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	2169;"	d
AT91C_TWI_CHDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	767;"	d
AT91C_TWI_CKDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	768;"	d
AT91C_TWI_CLDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	766;"	d
AT91C_TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1870;"	d
AT91C_TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1877;"	d
AT91C_TWI_DADR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	764;"	d
AT91C_TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1875;"	d
AT91C_TWI_IADRSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	758;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	760;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	761;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	762;"	d
AT91C_TWI_IADRSZ_NO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	759;"	d
AT91C_TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1874;"	d
AT91C_TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1869;"	d
AT91C_TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1872;"	d
AT91C_TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1876;"	d
AT91C_TWI_MREAD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	763;"	d
AT91C_TWI_MSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	755;"	d
AT91C_TWI_MSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	754;"	d
AT91C_TWI_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	775;"	d
AT91C_TWI_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	773;"	d
AT91C_TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1878;"	d
AT91C_TWI_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	771;"	d
AT91C_TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1871;"	d
AT91C_TWI_START	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	752;"	d
AT91C_TWI_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	753;"	d
AT91C_TWI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	756;"	d
AT91C_TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1873;"	d
AT91C_TWI_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	770;"	d
AT91C_TWI_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	772;"	d
AT91C_TWI_UNRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	774;"	d
AT91C_UDP_CONFG	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	862;"	d
AT91C_UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1923;"	d
AT91C_UDP_DIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	901;"	d
AT91C_UDP_DTGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	910;"	d
AT91C_UDP_ENDBUSRES	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	884;"	d
AT91C_UDP_EP0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	887;"	d
AT91C_UDP_EP1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	888;"	d
AT91C_UDP_EP2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	889;"	d
AT91C_UDP_EP3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	890;"	d
AT91C_UDP_EP4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	891;"	d
AT91C_UDP_EP5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	892;"	d
AT91C_UDP_EPEDS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	911;"	d
AT91C_UDP_EPINT0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	870;"	d
AT91C_UDP_EPINT1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	871;"	d
AT91C_UDP_EPINT2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	872;"	d
AT91C_UDP_EPINT3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	873;"	d
AT91C_UDP_EPINT4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	874;"	d
AT91C_UDP_EPINT5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	875;"	d
AT91C_UDP_EPTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	902;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	908;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	905;"	d
AT91C_UDP_EPTYPE_CTRL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	903;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	909;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	906;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	907;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	904;"	d
AT91C_UDP_ESR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	863;"	d
AT91C_UDP_EXTRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	878;"	d
AT91C_UDP_FADD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	867;"	d
AT91C_UDP_FADDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	861;"	d
AT91C_UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1919;"	d
AT91C_UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1921;"	d
AT91C_UDP_FEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	868;"	d
AT91C_UDP_FORCESTALL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	899;"	d
AT91C_UDP_FRM_ERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	858;"	d
AT91C_UDP_FRM_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	857;"	d
AT91C_UDP_FRM_OK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	859;"	d
AT91C_UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1928;"	d
AT91C_UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1925;"	d
AT91C_UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1924;"	d
AT91C_UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1929;"	d
AT91C_UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1918;"	d
AT91C_UDP_ISOERROR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	897;"	d
AT91C_UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1922;"	d
AT91C_UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1920;"	d
AT91C_UDP_PUON	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	915;"	d
AT91C_UDP_RMWUPE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	865;"	d
AT91C_UDP_RSMINPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	864;"	d
AT91C_UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1926;"	d
AT91C_UDP_RXBYTECNT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	912;"	d
AT91C_UDP_RXRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	877;"	d
AT91C_UDP_RXSETUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	896;"	d
AT91C_UDP_RXSUSP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	876;"	d
AT91C_UDP_RX_DATA_BK0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	895;"	d
AT91C_UDP_RX_DATA_BK1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	900;"	d
AT91C_UDP_SOFINT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	879;"	d
AT91C_UDP_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	894;"	d
AT91C_UDP_TXPKTRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	898;"	d
AT91C_UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1927;"	d
AT91C_UDP_TXVDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	914;"	d
AT91C_UDP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	880;"	d
AT91C_US0_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1828;"	d
AT91C_US0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1830;"	d
AT91C_US0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1836;"	d
AT91C_US0_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1832;"	d
AT91C_US0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1838;"	d
AT91C_US0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1841;"	d
AT91C_US0_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1840;"	d
AT91C_US0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1831;"	d
AT91C_US0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1834;"	d
AT91C_US0_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1829;"	d
AT91C_US0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1820;"	d
AT91C_US0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1821;"	d
AT91C_US0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1824;"	d
AT91C_US0_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1837;"	d
AT91C_US0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1826;"	d
AT91C_US0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1818;"	d
AT91C_US0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1825;"	d
AT91C_US0_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1835;"	d
AT91C_US0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1819;"	d
AT91C_US0_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1839;"	d
AT91C_US0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1822;"	d
AT91C_US0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1817;"	d
AT91C_US0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1823;"	d
AT91C_US0_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1833;"	d
AT91C_US1_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1811;"	d
AT91C_US1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1814;"	d
AT91C_US1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1805;"	d
AT91C_US1_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1813;"	d
AT91C_US1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1806;"	d
AT91C_US1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1807;"	d
AT91C_US1_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1802;"	d
AT91C_US1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1812;"	d
AT91C_US1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1815;"	d
AT91C_US1_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1803;"	d
AT91C_US1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1792;"	d
AT91C_US1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1794;"	d
AT91C_US1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1796;"	d
AT91C_US1_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1810;"	d
AT91C_US1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1791;"	d
AT91C_US1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1797;"	d
AT91C_US1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1798;"	d
AT91C_US1_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1804;"	d
AT91C_US1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1793;"	d
AT91C_US1_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1808;"	d
AT91C_US1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1799;"	d
AT91C_US1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1795;"	d
AT91C_US1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1800;"	d
AT91C_US1_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1809;"	d
AT91C_US_CHMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	155;"	d
AT91C_US_CHMODE_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	157;"	d
AT91C_US_CHMODE_LOCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	158;"	d
AT91C_US_CHMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	156;"	d
AT91C_US_CHMODE_REMOTE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	159;"	d
AT91C_US_CHRL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	611;"	d
AT91C_US_CHRL_5_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	612;"	d
AT91C_US_CHRL_6_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	613;"	d
AT91C_US_CHRL_7_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	614;"	d
AT91C_US_CHRL_8_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	615;"	d
AT91C_US_CKLO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	623;"	d
AT91C_US_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	606;"	d
AT91C_US_CLKS_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	607;"	d
AT91C_US_CLKS_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	610;"	d
AT91C_US_CLKS_FDIV1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	608;"	d
AT91C_US_CLKS_SLOW	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	609;"	d
AT91C_US_COMM_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	172;"	d
AT91C_US_COMM_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	171;"	d
AT91C_US_CTS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	644;"	d
AT91C_US_CTSIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	637;"	d
AT91C_US_DCD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	643;"	d
AT91C_US_DCDIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	636;"	d
AT91C_US_DSNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	626;"	d
AT91C_US_DSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	642;"	d
AT91C_US_DSRIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	635;"	d
AT91C_US_DTRDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	593;"	d
AT91C_US_DTREN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	592;"	d
AT91C_US_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	163;"	d
AT91C_US_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	164;"	d
AT91C_US_FILTER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	628;"	d
AT91C_US_FORCE_NTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	177;"	d
AT91C_US_FRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	166;"	d
AT91C_US_INACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	625;"	d
AT91C_US_ITERATION	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	632;"	d
AT91C_US_MAX_ITER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	627;"	d
AT91C_US_MODE9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	622;"	d
AT91C_US_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	621;"	d
AT91C_US_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	633;"	d
AT91C_US_NBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	617;"	d
AT91C_US_NBSTOP_15_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	619;"	d
AT91C_US_NBSTOP_1_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	618;"	d
AT91C_US_NBSTOP_2_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	620;"	d
AT91C_US_OVER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	624;"	d
AT91C_US_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	165;"	d
AT91C_US_PAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	148;"	d
AT91C_US_PARE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	167;"	d
AT91C_US_PAR_EVEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	149;"	d
AT91C_US_PAR_MARK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	152;"	d
AT91C_US_PAR_MULTI_DROP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	154;"	d
AT91C_US_PAR_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	153;"	d
AT91C_US_PAR_ODD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	150;"	d
AT91C_US_PAR_SPACE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	151;"	d
AT91C_US_RETTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	591;"	d
AT91C_US_RI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	641;"	d
AT91C_US_RIIC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	634;"	d
AT91C_US_RSTIT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	589;"	d
AT91C_US_RSTNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	590;"	d
AT91C_US_RSTRX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	140;"	d
AT91C_US_RSTSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	146;"	d
AT91C_US_RSTTX	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	141;"	d
AT91C_US_RTSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	595;"	d
AT91C_US_RTSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	594;"	d
AT91C_US_RXBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	630;"	d
AT91C_US_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	170;"	d
AT91C_US_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	143;"	d
AT91C_US_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	142;"	d
AT91C_US_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	161;"	d
AT91C_US_SENDA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	588;"	d
AT91C_US_STPBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	586;"	d
AT91C_US_STTBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	585;"	d
AT91C_US_STTTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	587;"	d
AT91C_US_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	616;"	d
AT91C_US_TIMEOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	631;"	d
AT91C_US_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	169;"	d
AT91C_US_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	145;"	d
AT91C_US_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	168;"	d
AT91C_US_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	144;"	d
AT91C_US_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	162;"	d
AT91C_US_USMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	597;"	d
AT91C_US_USMODE_HWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	600;"	d
AT91C_US_USMODE_IRDA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	604;"	d
AT91C_US_USMODE_ISO7816_0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	602;"	d
AT91C_US_USMODE_ISO7816_1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	603;"	d
AT91C_US_USMODE_MODEM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	601;"	d
AT91C_US_USMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	598;"	d
AT91C_US_USMODE_RS485	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	599;"	d
AT91C_US_USMODE_SWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	605;"	d
AT91C_VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1740;"	d
AT91C_VREG_PSTDBY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	399;"	d
AT91C_WDTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	379;"	d
AT91C_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1736;"	d
AT91C_WDTC_WDD	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	386;"	d
AT91C_WDTC_WDDBGHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	387;"	d
AT91C_WDTC_WDDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	385;"	d
AT91C_WDTC_WDERR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	391;"	d
AT91C_WDTC_WDFIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	382;"	d
AT91C_WDTC_WDIDLEHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	388;"	d
AT91C_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1738;"	d
AT91C_WDTC_WDRPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	384;"	d
AT91C_WDTC_WDRSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	383;"	d
AT91C_WDTC_WDRSTT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	378;"	d
AT91C_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1737;"	d
AT91C_WDTC_WDUNF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	390;"	d
AT91C_WDTC_WDV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	381;"	d
CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1128;"	d
CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1123;"	d
CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1126;"	d
CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1120;"	d
CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1119;"	d
CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1121;"	d
CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1130;"	d
CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1131;"	d
CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1140;"	d
CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1141;"	d
CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1142;"	d
CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1143;"	d
CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1144;"	d
CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1145;"	d
CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1132;"	d
CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1133;"	d
CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1134;"	d
CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1135;"	d
CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1136;"	d
CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1137;"	d
CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1138;"	d
CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1139;"	d
CAN_MB_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1078;"	d
CAN_MB_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1084;"	d
CAN_MB_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1083;"	d
CAN_MB_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1082;"	d
CAN_MB_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1080;"	d
CAN_MB_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1079;"	d
CAN_MB_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1077;"	d
CAN_MB_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1081;"	d
CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1118;"	d
CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1122;"	d
CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1127;"	d
CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1124;"	d
CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1125;"	d
CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1129;"	d
CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	218;"	d
CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	217;"	d
CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	219;"	d
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	125;"	d
DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	126;"	d
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	117;"	d
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	122;"	d
DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	127;"	d
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	128;"	d
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	120;"	d
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	119;"	d
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	121;"	d
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	118;"	d
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	137;"	d
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	138;"	d
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	130;"	d
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	123;"	d
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	134;"	d
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	133;"	d
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	129;"	d
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	132;"	d
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	124;"	d
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	136;"	d
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	135;"	d
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	131;"	d
EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1231;"	d
EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1236;"	d
EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1232;"	d
EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1234;"	d
EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1240;"	d
EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1230;"	d
EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1229;"	d
EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1226;"	d
EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1246;"	d
EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1247;"	d
EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1221;"	d
EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1220;"	d
EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1222;"	d
EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1219;"	d
EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1233;"	d
EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1223;"	d
EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1228;"	d
EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1213;"	d
EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1212;"	d
EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1214;"	d
EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1225;"	d
EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1224;"	d
EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1216;"	d
EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1260;"	d
EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1241;"	d
EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1244;"	d
EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1238;"	d
EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1237;"	d
EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1239;"	d
EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1218;"	d
EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1249;"	d
EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1248;"	d
EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1251;"	d
EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1250;"	d
EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1253;"	d
EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1252;"	d
EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1255;"	d
EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1254;"	d
EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1227;"	d
EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1243;"	d
EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1217;"	d
EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1256;"	d
EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1245;"	d
EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1257;"	d
EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1215;"	d
EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1235;"	d
EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1242;"	d
EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1258;"	d
EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1259;"	d
MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	407;"	d
MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	406;"	d
MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	409;"	d
MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	408;"	d
MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	410;"	d
MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	405;"	d
PDC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	104;"	d
PDC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	105;"	d
PDC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	97;"	d
PDC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	101;"	d
PDC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	100;"	d
PDC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	96;"	d
PDC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	99;"	d
PDC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	103;"	d
PDC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	102;"	d
PDC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	98;"	d
PIO_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	208;"	d
PIO_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	206;"	d
PIO_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	207;"	d
PIO_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	193;"	d
PIO_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	197;"	d
PIO_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	196;"	d
PIO_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	190;"	d
PIO_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	189;"	d
PIO_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	191;"	d
PIO_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	198;"	d
PIO_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	199;"	d
PIO_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	201;"	d
PIO_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	200;"	d
PIO_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	202;"	d
PIO_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	187;"	d
PIO_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	194;"	d
PIO_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	186;"	d
PIO_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	188;"	d
PIO_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	210;"	d
PIO_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	209;"	d
PIO_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	211;"	d
PIO_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	184;"	d
PIO_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	195;"	d
PIO_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	183;"	d
PIO_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	203;"	d
PIO_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	204;"	d
PIO_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	205;"	d
PIO_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	185;"	d
PIO_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	192;"	d
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	358;"	d
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	355;"	d
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	356;"	d
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	357;"	d
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	259;"	d
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	258;"	d
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	261;"	d
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	254;"	d
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	256;"	d
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	253;"	d
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	251;"	d
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	250;"	d
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	257;"	d
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	252;"	d
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	255;"	d
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	248;"	d
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	247;"	d
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	249;"	d
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	260;"	d
PWMC_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	787;"	d
PWMC_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	785;"	d
PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	820;"	d
PWMC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	784;"	d
PWMC_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	786;"	d
PWMC_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	788;"	d
PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	813;"	d
PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	812;"	d
PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	816;"	d
PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	815;"	d
PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	817;"	d
PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	818;"	d
PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	811;"	d
PWMC_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	789;"	d
PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	814;"	d
PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	819;"	d
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	304;"	d
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	306;"	d
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	305;"	d
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	335;"	d
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	334;"	d
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	337;"	d
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	336;"	d
SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	482;"	d
SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	490;"	d
SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	488;"	d
SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	487;"	d
SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	489;"	d
SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	483;"	d
SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	499;"	d
SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	500;"	d
SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	492;"	d
SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	484;"	d
SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	496;"	d
SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	495;"	d
SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	491;"	d
SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	486;"	d
SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	494;"	d
SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	485;"	d
SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	498;"	d
SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	497;"	d
SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	493;"	d
SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	651;"	d
SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	650;"	d
SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	662;"	d
SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	661;"	d
SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	663;"	d
SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	672;"	d
SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	673;"	d
SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	652;"	d
SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	665;"	d
SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	653;"	d
SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	656;"	d
SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	669;"	d
SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	668;"	d
SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	664;"	d
SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	658;"	d
SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	660;"	d
SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	654;"	d
SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	667;"	d
SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	655;"	d
SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	657;"	d
SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	671;"	d
SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	670;"	d
SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	666;"	d
SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	659;"	d
TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1052;"	d
TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1053;"	d
TCB_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1049;"	d
TCB_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1050;"	d
TCB_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1051;"	d
TC_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	921;"	d
TC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	922;"	d
TC_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	923;"	d
TC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	929;"	d
TC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	928;"	d
TC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	930;"	d
TC_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	924;"	d
TC_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	925;"	d
TC_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	926;"	d
TC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	927;"	d
TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1533;"	d
TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1542;"	d
TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1536;"	d
TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1535;"	d
TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1537;"	d
TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1538;"	d
TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1544;"	d
TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1539;"	d
TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1540;"	d
TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1541;"	d
TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1534;"	d
TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1543;"	d
TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1554;"	d
TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1555;"	d
TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1547;"	d
TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1551;"	d
TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1550;"	d
TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1546;"	d
TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1549;"	d
TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1553;"	d
TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1552;"	d
TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1548;"	d
TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	1545;"	d
TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	741;"	d
TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	744;"	d
TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	743;"	d
TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	747;"	d
TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	746;"	d
TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	748;"	d
TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	742;"	d
TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	749;"	d
TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	745;"	d
TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	750;"	d
UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	853;"	d
UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	846;"	d
UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	854;"	d
UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	845;"	d
UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	851;"	d
UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	848;"	d
UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	847;"	d
UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	849;"	d
UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	850;"	d
UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	844;"	d
UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	852;"	d
UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	855;"	d
US_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	568;"	d
US_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	560;"	d
US_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	565;"	d
US_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	571;"	d
US_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	563;"	d
US_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	562;"	d
US_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	573;"	d
US_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	564;"	d
US_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	561;"	d
US_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	572;"	d
US_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	582;"	d
US_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	583;"	d
US_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	575;"	d
US_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	566;"	d
US_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	579;"	d
US_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	578;"	d
US_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	574;"	d
US_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	569;"	d
US_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	577;"	d
US_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	567;"	d
US_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	581;"	d
US_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	580;"	d
US_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	576;"	d
US_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	570;"	d
VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	397;"	d
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	374;"	d
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	375;"	d
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X128_inc.h	376;"	d
ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR0; 	\/\/ ADC Channel Data Register 0$/;"	m	struct:_AT91S_ADC
ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR1; 	\/\/ ADC Channel Data Register 1$/;"	m	struct:_AT91S_ADC
ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR2; 	\/\/ ADC Channel Data Register 2$/;"	m	struct:_AT91S_ADC
ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR3; 	\/\/ ADC Channel Data Register 3$/;"	m	struct:_AT91S_ADC
ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR4; 	\/\/ ADC Channel Data Register 4$/;"	m	struct:_AT91S_ADC
ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR5; 	\/\/ ADC Channel Data Register 5$/;"	m	struct:_AT91S_ADC
ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR6; 	\/\/ ADC Channel Data Register 6$/;"	m	struct:_AT91S_ADC
ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CDR7; 	\/\/ ADC Channel Data Register 7$/;"	m	struct:_AT91S_ADC
ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHDR; 	\/\/ ADC Channel Disable Register$/;"	m	struct:_AT91S_ADC
ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHER; 	\/\/ ADC Channel Enable Register$/;"	m	struct:_AT91S_ADC
ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CHSR; 	\/\/ ADC Channel Status Register$/;"	m	struct:_AT91S_ADC
ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_CR; 	\/\/ ADC Control Register$/;"	m	struct:_AT91S_ADC
ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_IDR; 	\/\/ ADC Interrupt Disable Register$/;"	m	struct:_AT91S_ADC
ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_IER; 	\/\/ ADC Interrupt Enable Register$/;"	m	struct:_AT91S_ADC
ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_IMR; 	\/\/ ADC Interrupt Mask Register$/;"	m	struct:_AT91S_ADC
ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_LCDR; 	\/\/ ADC Last Converted Data Register$/;"	m	struct:_AT91S_ADC
ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_MR; 	\/\/ ADC Mode Register$/;"	m	struct:_AT91S_ADC
ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_ADC
ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_ADC
ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_SR; 	\/\/ ADC Status Register$/;"	m	struct:_AT91S_ADC
ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_ADC
ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_ADC
ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 ADC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_ADC
AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_AES
AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IDATAxR[4]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_AES
AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_AES
AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_AES
AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AES
AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AES
AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_IVxR[4]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_AES
AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_KEYWxR[4]; 	\/\/ Key Word x Register$/;"	m	struct:_AT91S_AES
AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_AES
AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_ODATAxR[4]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_AES
AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_AES
AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_AES
AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_AES
AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_AES
AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_AES
AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_AES
AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_AES
AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_AES
AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_AES
AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AES_VR; 	\/\/ AES Version Register$/;"	m	struct:_AT91S_AES
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_CISR; 	\/\/ Core Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_AIC
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_DCR; 	\/\/ Debug Control Register (Protect)$/;"	m	struct:_AT91S_SYS
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_AIC
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_EOICR; 	\/\/ End of Interrupt Command Register$/;"	m	struct:_AT91S_SYS
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_AIC
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFDR; 	\/\/ Fast Forcing Disable Register$/;"	m	struct:_AT91S_SYS
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_AIC
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFER; 	\/\/ Fast Forcing Enable Register$/;"	m	struct:_AT91S_SYS
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_AIC
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FFSR; 	\/\/ Fast Forcing Status Register$/;"	m	struct:_AT91S_SYS
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_FVR; 	\/\/ FIQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_AIC
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ICCR; 	\/\/ Interrupt Clear Command Register$/;"	m	struct:_AT91S_SYS
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IDCR; 	\/\/ Interrupt Disable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_AIC
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IECR; 	\/\/ Interrupt Enable Command Register$/;"	m	struct:_AT91S_SYS
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_AIC
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_AIC
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IPR; 	\/\/ Interrupt Pending Register$/;"	m	struct:_AT91S_SYS
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_AIC
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISCR; 	\/\/ Interrupt Set Command Register$/;"	m	struct:_AT91S_SYS
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_AIC
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_AIC
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_IVR; 	\/\/ IRQ Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_AIC
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SMR[32]; 	\/\/ Source Mode Register$/;"	m	struct:_AT91S_SYS
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SPU; 	\/\/ Spurious Vector Register$/;"	m	struct:_AT91S_SYS
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_AIC
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 AIC_SVR[32]; 	\/\/ Source Vector Register$/;"	m	struct:_AT91S_SYS
AT91C_ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2384;"	d
AT91C_ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2389;"	d
AT91C_ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2382;"	d
AT91C_ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2383;"	d
AT91C_ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2388;"	d
AT91C_ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2385;"	d
AT91C_ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2394;"	d
AT91C_ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2393;"	d
AT91C_ADC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1666;"	d
AT91C_ADC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1667;"	d
AT91C_ADC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1668;"	d
AT91C_ADC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1669;"	d
AT91C_ADC_CH4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1670;"	d
AT91C_ADC_CH5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1671;"	d
AT91C_ADC_CH6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1672;"	d
AT91C_ADC_CH7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1673;"	d
AT91C_ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2386;"	d
AT91C_ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2396;"	d
AT91C_ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2397;"	d
AT91C_ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2392;"	d
AT91C_ADC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1703;"	d
AT91C_ADC_DRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1693;"	d
AT91C_ADC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1695;"	d
AT91C_ADC_EOC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1677;"	d
AT91C_ADC_EOC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1678;"	d
AT91C_ADC_EOC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1679;"	d
AT91C_ADC_EOC3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1680;"	d
AT91C_ADC_EOC4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1681;"	d
AT91C_ADC_EOC5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1682;"	d
AT91C_ADC_EOC6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1683;"	d
AT91C_ADC_EOC7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1684;"	d
AT91C_ADC_GOVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1694;"	d
AT91C_ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2391;"	d
AT91C_ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2395;"	d
AT91C_ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2399;"	d
AT91C_ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2390;"	d
AT91C_ADC_LDATA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1698;"	d
AT91C_ADC_LOWRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1656;"	d
AT91C_ADC_LOWRES_10_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1657;"	d
AT91C_ADC_LOWRES_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1658;"	d
AT91C_ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2398;"	d
AT91C_ADC_OVRE0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1685;"	d
AT91C_ADC_OVRE1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1686;"	d
AT91C_ADC_OVRE2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1687;"	d
AT91C_ADC_OVRE3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1688;"	d
AT91C_ADC_OVRE4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1689;"	d
AT91C_ADC_OVRE5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1690;"	d
AT91C_ADC_OVRE6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1691;"	d
AT91C_ADC_OVRE7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1692;"	d
AT91C_ADC_PRESCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1662;"	d
AT91C_ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2372;"	d
AT91C_ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2371;"	d
AT91C_ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2380;"	d
AT91C_ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2376;"	d
AT91C_ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2375;"	d
AT91C_ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2377;"	d
AT91C_ADC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1696;"	d
AT91C_ADC_SHTIM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1664;"	d
AT91C_ADC_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1659;"	d
AT91C_ADC_SLEEP_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1661;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1660;"	d
AT91C_ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2387;"	d
AT91C_ADC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1643;"	d
AT91C_ADC_STARTUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1663;"	d
AT91C_ADC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1642;"	d
AT91C_ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2378;"	d
AT91C_ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2374;"	d
AT91C_ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2373;"	d
AT91C_ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2379;"	d
AT91C_ADC_TRGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1645;"	d
AT91C_ADC_TRGEN_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1646;"	d
AT91C_ADC_TRGEN_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1647;"	d
AT91C_ADC_TRGSEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1648;"	d
AT91C_ADC_TRGSEL_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1655;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1649;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1650;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1651;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1652;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1653;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1654;"	d
AT91C_AES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1760;"	d
AT91C_AES_CFBS_128_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1761;"	d
AT91C_AES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1764;"	d
AT91C_AES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1763;"	d
AT91C_AES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1762;"	d
AT91C_AES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1765;"	d
AT91C_AES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1747;"	d
AT91C_AES_CKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1766;"	d
AT91C_AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2417;"	d
AT91C_AES_CTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1767;"	d
AT91C_AES_CTYPE_TYPE1_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1768;"	d
AT91C_AES_CTYPE_TYPE2_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1769;"	d
AT91C_AES_CTYPE_TYPE3_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1770;"	d
AT91C_AES_CTYPE_TYPE4_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1771;"	d
AT91C_AES_CTYPE_TYPE5_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1772;"	d
AT91C_AES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1774;"	d
AT91C_AES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1775;"	d
AT91C_AES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1776;"	d
AT91C_AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2416;"	d
AT91C_AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2418;"	d
AT91C_AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2420;"	d
AT91C_AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2419;"	d
AT91C_AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2422;"	d
AT91C_AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2412;"	d
AT91C_AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2421;"	d
AT91C_AES_LOADSEED	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1745;"	d
AT91C_AES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1759;"	d
AT91C_AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2413;"	d
AT91C_AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2415;"	d
AT91C_AES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1753;"	d
AT91C_AES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1755;"	d
AT91C_AES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1757;"	d
AT91C_AES_OPMOD_CTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1758;"	d
AT91C_AES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1754;"	d
AT91C_AES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1756;"	d
AT91C_AES_PROCDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1748;"	d
AT91C_AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2402;"	d
AT91C_AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2410;"	d
AT91C_AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2406;"	d
AT91C_AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2407;"	d
AT91C_AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2403;"	d
AT91C_AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2409;"	d
AT91C_AES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1777;"	d
AT91C_AES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1749;"	d
AT91C_AES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1751;"	d
AT91C_AES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1750;"	d
AT91C_AES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1752;"	d
AT91C_AES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1743;"	d
AT91C_AES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1744;"	d
AT91C_AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2405;"	d
AT91C_AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2404;"	d
AT91C_AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2408;"	d
AT91C_AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2401;"	d
AT91C_AES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1778;"	d
AT91C_AES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1779;"	d
AT91C_AES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1783;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1784;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1786;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1788;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1785;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1787;"	d
AT91C_AES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1789;"	d
AT91C_AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2414;"	d
AT91C_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1883;"	d
AT91C_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1871;"	d
AT91C_AIC_DCR_GMSK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	256;"	d
AT91C_AIC_DCR_PROT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	255;"	d
AT91C_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1872;"	d
AT91C_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1882;"	d
AT91C_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1879;"	d
AT91C_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1874;"	d
AT91C_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1870;"	d
AT91C_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1875;"	d
AT91C_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1884;"	d
AT91C_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1880;"	d
AT91C_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1877;"	d
AT91C_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1878;"	d
AT91C_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1881;"	d
AT91C_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1876;"	d
AT91C_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1868;"	d
AT91C_AIC_NFIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	252;"	d
AT91C_AIC_NIRQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	253;"	d
AT91C_AIC_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	241;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	243;"	d
AT91C_AIC_PRIOR_LOWEST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	242;"	d
AT91C_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1869;"	d
AT91C_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1885;"	d
AT91C_AIC_SRCTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	244;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	246;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	248;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	249;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	245;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	247;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	250;"	d
AT91C_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1873;"	d
AT91C_BASE_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2701;"	d
AT91C_BASE_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2703;"	d
AT91C_BASE_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2656;"	d
AT91C_BASE_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2698;"	d
AT91C_BASE_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2690;"	d
AT91C_BASE_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2691;"	d
AT91C_BASE_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2692;"	d
AT91C_BASE_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2693;"	d
AT91C_BASE_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2694;"	d
AT91C_BASE_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2695;"	d
AT91C_BASE_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2696;"	d
AT91C_BASE_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2697;"	d
AT91C_BASE_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2661;"	d
AT91C_BASE_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2658;"	d
AT91C_BASE_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2699;"	d
AT91C_BASE_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2668;"	d
AT91C_BASE_PDC_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2700;"	d
AT91C_BASE_PDC_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2702;"	d
AT91C_BASE_PDC_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2657;"	d
AT91C_BASE_PDC_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2671;"	d
AT91C_BASE_PDC_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2669;"	d
AT91C_BASE_PDC_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2677;"	d
AT91C_BASE_PDC_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2704;"	d
AT91C_BASE_PDC_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2675;"	d
AT91C_BASE_PDC_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2673;"	d
AT91C_BASE_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2659;"	d
AT91C_BASE_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2660;"	d
AT91C_BASE_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2665;"	d
AT91C_BASE_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2662;"	d
AT91C_BASE_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2684;"	d
AT91C_BASE_PWMC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2683;"	d
AT91C_BASE_PWMC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2682;"	d
AT91C_BASE_PWMC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2681;"	d
AT91C_BASE_PWMC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2680;"	d
AT91C_BASE_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2663;"	d
AT91C_BASE_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2664;"	d
AT91C_BASE_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2672;"	d
AT91C_BASE_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2670;"	d
AT91C_BASE_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2678;"	d
AT91C_BASE_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2655;"	d
AT91C_BASE_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2686;"	d
AT91C_BASE_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2687;"	d
AT91C_BASE_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2688;"	d
AT91C_BASE_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2689;"	d
AT91C_BASE_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2705;"	d
AT91C_BASE_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2679;"	d
AT91C_BASE_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2685;"	d
AT91C_BASE_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2676;"	d
AT91C_BASE_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2674;"	d
AT91C_BASE_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2667;"	d
AT91C_BASE_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2666;"	d
AT91C_CAN_ABM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1398;"	d
AT91C_CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2315;"	d
AT91C_CAN_AERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1431;"	d
AT91C_CAN_BERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1433;"	d
AT91C_CAN_BOFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1424;"	d
AT91C_CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2318;"	d
AT91C_CAN_BRP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1445;"	d
AT91C_CAN_CANEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1396;"	d
AT91C_CAN_CERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1429;"	d
AT91C_CAN_DRPT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1403;"	d
AT91C_CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2311;"	d
AT91C_CAN_ERRA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1421;"	d
AT91C_CAN_ERRP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1423;"	d
AT91C_CAN_FERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1432;"	d
AT91C_CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2314;"	d
AT91C_CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2310;"	d
AT91C_CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2309;"	d
AT91C_CAN_LPM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1397;"	d
AT91C_CAN_MABT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1350;"	d
AT91C_CAN_MACR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1356;"	d
AT91C_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1405;"	d
AT91C_CAN_MB0_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2237;"	d
AT91C_CAN_MB0_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2238;"	d
AT91C_CAN_MB0_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2242;"	d
AT91C_CAN_MB0_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2236;"	d
AT91C_CAN_MB0_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2241;"	d
AT91C_CAN_MB0_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2239;"	d
AT91C_CAN_MB0_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2243;"	d
AT91C_CAN_MB0_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2240;"	d
AT91C_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1406;"	d
AT91C_CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1415;"	d
AT91C_CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1416;"	d
AT91C_CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1417;"	d
AT91C_CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1418;"	d
AT91C_CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1419;"	d
AT91C_CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1420;"	d
AT91C_CAN_MB1_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2249;"	d
AT91C_CAN_MB1_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2251;"	d
AT91C_CAN_MB1_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2250;"	d
AT91C_CAN_MB1_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2245;"	d
AT91C_CAN_MB1_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2252;"	d
AT91C_CAN_MB1_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2246;"	d
AT91C_CAN_MB1_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2247;"	d
AT91C_CAN_MB1_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2248;"	d
AT91C_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1407;"	d
AT91C_CAN_MB2_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2259;"	d
AT91C_CAN_MB2_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2254;"	d
AT91C_CAN_MB2_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2255;"	d
AT91C_CAN_MB2_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2257;"	d
AT91C_CAN_MB2_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2260;"	d
AT91C_CAN_MB2_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2256;"	d
AT91C_CAN_MB2_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2258;"	d
AT91C_CAN_MB2_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2261;"	d
AT91C_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1408;"	d
AT91C_CAN_MB3_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2264;"	d
AT91C_CAN_MB3_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2266;"	d
AT91C_CAN_MB3_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2270;"	d
AT91C_CAN_MB3_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2269;"	d
AT91C_CAN_MB3_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2263;"	d
AT91C_CAN_MB3_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2265;"	d
AT91C_CAN_MB3_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2267;"	d
AT91C_CAN_MB3_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2268;"	d
AT91C_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1409;"	d
AT91C_CAN_MB4_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2279;"	d
AT91C_CAN_MB4_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2277;"	d
AT91C_CAN_MB4_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2274;"	d
AT91C_CAN_MB4_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2278;"	d
AT91C_CAN_MB4_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2275;"	d
AT91C_CAN_MB4_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2272;"	d
AT91C_CAN_MB4_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2273;"	d
AT91C_CAN_MB4_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2276;"	d
AT91C_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1410;"	d
AT91C_CAN_MB5_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2288;"	d
AT91C_CAN_MB5_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2282;"	d
AT91C_CAN_MB5_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2284;"	d
AT91C_CAN_MB5_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2287;"	d
AT91C_CAN_MB5_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2283;"	d
AT91C_CAN_MB5_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2285;"	d
AT91C_CAN_MB5_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2286;"	d
AT91C_CAN_MB5_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2281;"	d
AT91C_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1411;"	d
AT91C_CAN_MB6_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2292;"	d
AT91C_CAN_MB6_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2295;"	d
AT91C_CAN_MB6_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2296;"	d
AT91C_CAN_MB6_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2294;"	d
AT91C_CAN_MB6_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2290;"	d
AT91C_CAN_MB6_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2291;"	d
AT91C_CAN_MB6_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2297;"	d
AT91C_CAN_MB6_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2293;"	d
AT91C_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1412;"	d
AT91C_CAN_MB7_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2305;"	d
AT91C_CAN_MB7_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2299;"	d
AT91C_CAN_MB7_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2300;"	d
AT91C_CAN_MB7_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2302;"	d
AT91C_CAN_MB7_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2301;"	d
AT91C_CAN_MB7_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2303;"	d
AT91C_CAN_MB7_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2304;"	d
AT91C_CAN_MB7_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2306;"	d
AT91C_CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1413;"	d
AT91C_CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1414;"	d
AT91C_CAN_MDLC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1348;"	d
AT91C_CAN_MIDE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1343;"	d
AT91C_CAN_MIDvA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1342;"	d
AT91C_CAN_MIDvB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1341;"	d
AT91C_CAN_MMI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1352;"	d
AT91C_CAN_MOT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1333;"	d
AT91C_CAN_MOT_CONSUMER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1338;"	d
AT91C_CAN_MOT_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1334;"	d
AT91C_CAN_MOT_PRODUCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1339;"	d
AT91C_CAN_MOT_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1335;"	d
AT91C_CAN_MOT_RXOVERWRITE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1336;"	d
AT91C_CAN_MOT_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1337;"	d
AT91C_CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2313;"	d
AT91C_CAN_MRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1351;"	d
AT91C_CAN_MRTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1349;"	d
AT91C_CAN_MTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1357;"	d
AT91C_CAN_MTIMEMARK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1331;"	d
AT91C_CAN_MTIMESTAMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1347;"	d
AT91C_CAN_OVL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1399;"	d
AT91C_CAN_OVLY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1439;"	d
AT91C_CAN_PHASE1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1442;"	d
AT91C_CAN_PHASE2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1441;"	d
AT91C_CAN_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1332;"	d
AT91C_CAN_PROPAG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1443;"	d
AT91C_CAN_RBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1437;"	d
AT91C_CAN_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1451;"	d
AT91C_CAN_SERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1430;"	d
AT91C_CAN_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1425;"	d
AT91C_CAN_SMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1446;"	d
AT91C_CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2317;"	d
AT91C_CAN_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1444;"	d
AT91C_CAN_TBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1438;"	d
AT91C_CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2308;"	d
AT91C_CAN_TEC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1452;"	d
AT91C_CAN_TEOF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1400;"	d
AT91C_CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2316;"	d
AT91C_CAN_TIMER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1448;"	d
AT91C_CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2312;"	d
AT91C_CAN_TIMFRZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1402;"	d
AT91C_CAN_TIMRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1454;"	d
AT91C_CAN_TOVF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1427;"	d
AT91C_CAN_TSTP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1428;"	d
AT91C_CAN_TTM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1401;"	d
AT91C_CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2319;"	d
AT91C_CAN_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1426;"	d
AT91C_CAN_WARN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1422;"	d
AT91C_CKGR_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	411;"	d
AT91C_CKGR_DIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	412;"	d
AT91C_CKGR_DIV_BYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	413;"	d
AT91C_CKGR_MAINF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	408;"	d
AT91C_CKGR_MAINRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	409;"	d
AT91C_CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1973;"	d
AT91C_CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1971;"	d
AT91C_CKGR_MOSCEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	404;"	d
AT91C_CKGR_MUL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	420;"	d
AT91C_CKGR_OSCBYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	405;"	d
AT91C_CKGR_OSCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	406;"	d
AT91C_CKGR_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	415;"	d
AT91C_CKGR_OUT_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	416;"	d
AT91C_CKGR_OUT_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	417;"	d
AT91C_CKGR_OUT_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	418;"	d
AT91C_CKGR_OUT_3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	419;"	d
AT91C_CKGR_PLLCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	414;"	d
AT91C_CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1972;"	d
AT91C_CKGR_USBDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	421;"	d
AT91C_CKGR_USBDIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	422;"	d
AT91C_CKGR_USBDIV_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	423;"	d
AT91C_CKGR_USBDIV_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	424;"	d
AT91C_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1899;"	d
AT91C_DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1902;"	d
AT91C_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1905;"	d
AT91C_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1901;"	d
AT91C_DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1898;"	d
AT91C_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1906;"	d
AT91C_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1900;"	d
AT91C_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1909;"	d
AT91C_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1904;"	d
AT91C_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1903;"	d
AT91C_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1894;"	d
AT91C_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1895;"	d
AT91C_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1892;"	d
AT91C_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1908;"	d
AT91C_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1893;"	d
AT91C_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1888;"	d
AT91C_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1891;"	d
AT91C_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1887;"	d
AT91C_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1907;"	d
AT91C_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1896;"	d
AT91C_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1889;"	d
AT91C_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1890;"	d
AT91C_EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2345;"	d
AT91C_EMAC_ARP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1599;"	d
AT91C_EMAC_BEX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1563;"	d
AT91C_EMAC_BIG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1536;"	d
AT91C_EMAC_BNA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1567;"	d
AT91C_EMAC_BP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1523;"	d
AT91C_EMAC_CAF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1532;"	d
AT91C_EMAC_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1538;"	d
AT91C_EMAC_CLK_HCLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1540;"	d
AT91C_EMAC_CLK_HCLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1541;"	d
AT91C_EMAC_CLK_HCLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1542;"	d
AT91C_EMAC_CLK_HCLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1539;"	d
AT91C_EMAC_CLRSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1520;"	d
AT91C_EMAC_CODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1589;"	d
AT91C_EMAC_COL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1560;"	d
AT91C_EMAC_COMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1564;"	d
AT91C_EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2366;"	d
AT91C_EMAC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1588;"	d
AT91C_EMAC_DRFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1551;"	d
AT91C_EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2328;"	d
AT91C_EMAC_EAE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1537;"	d
AT91C_EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2337;"	d
AT91C_EMAC_EFRHD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1552;"	d
AT91C_EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2324;"	d
AT91C_EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2352;"	d
AT91C_EMAC_FD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1530;"	d
AT91C_EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2363;"	d
AT91C_EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2355;"	d
AT91C_EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2339;"	d
AT91C_EMAC_HRESP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1581;"	d
AT91C_EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2350;"	d
AT91C_EMAC_IDLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1557;"	d
AT91C_EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2335;"	d
AT91C_EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2364;"	d
AT91C_EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2357;"	d
AT91C_EMAC_INCSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1521;"	d
AT91C_EMAC_IP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1597;"	d
AT91C_EMAC_IRXFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1553;"	d
AT91C_EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2321;"	d
AT91C_EMAC_JFRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1531;"	d
AT91C_EMAC_LB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1515;"	d
AT91C_EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2325;"	d
AT91C_EMAC_LINK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1579;"	d
AT91C_EMAC_LINKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1555;"	d
AT91C_EMAC_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1516;"	d
AT91C_EMAC_MAG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1598;"	d
AT91C_EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2354;"	d
AT91C_EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2360;"	d
AT91C_EMAC_MDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1556;"	d
AT91C_EMAC_MFD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1571;"	d
AT91C_EMAC_MPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1519;"	d
AT91C_EMAC_MTI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1534;"	d
AT91C_EMAC_NBC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1533;"	d
AT91C_EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2349;"	d
AT91C_EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2330;"	d
AT91C_EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2361;"	d
AT91C_EMAC_OVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1569;"	d
AT91C_EMAC_PAE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1544;"	d
AT91C_EMAC_PARTREF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1603;"	d
AT91C_EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2359;"	d
AT91C_EMAC_PFRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1582;"	d
AT91C_EMAC_PHYA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1591;"	d
AT91C_EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2342;"	d
AT91C_EMAC_PTZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1583;"	d
AT91C_EMAC_RBOF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1545;"	d
AT91C_EMAC_RBOF_OFFSET_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1546;"	d
AT91C_EMAC_RBOF_OFFSET_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1547;"	d
AT91C_EMAC_RBOF_OFFSET_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1548;"	d
AT91C_EMAC_RBOF_OFFSET_3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1549;"	d
AT91C_EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2347;"	d
AT91C_EMAC_RCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1572;"	d
AT91C_EMAC_RE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1517;"	d
AT91C_EMAC_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1568;"	d
AT91C_EMAC_REGA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1590;"	d
AT91C_EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2356;"	d
AT91C_EMAC_REVREF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1602;"	d
AT91C_EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2346;"	d
AT91C_EMAC_RLCE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1550;"	d
AT91C_EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2326;"	d
AT91C_EMAC_RLES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1561;"	d
AT91C_EMAC_RLEX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1576;"	d
AT91C_EMAC_RMII	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1595;"	d
AT91C_EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2344;"	d
AT91C_EMAC_ROVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1580;"	d
AT91C_EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2368;"	d
AT91C_EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2336;"	d
AT91C_EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2332;"	d
AT91C_EMAC_RTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1543;"	d
AT91C_EMAC_RW	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1592;"	d
AT91C_EMAC_RXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1573;"	d
AT91C_EMAC_SA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1600;"	d
AT91C_EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2365;"	d
AT91C_EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2323;"	d
AT91C_EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2343;"	d
AT91C_EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2362;"	d
AT91C_EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2367;"	d
AT91C_EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2333;"	d
AT91C_EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2322;"	d
AT91C_EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2331;"	d
AT91C_EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2358;"	d
AT91C_EMAC_SOF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1593;"	d
AT91C_EMAC_SPD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1529;"	d
AT91C_EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2369;"	d
AT91C_EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2340;"	d
AT91C_EMAC_TCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1578;"	d
AT91C_EMAC_TE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1518;"	d
AT91C_EMAC_TGO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1562;"	d
AT91C_EMAC_THALT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1525;"	d
AT91C_EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2338;"	d
AT91C_EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2348;"	d
AT91C_EMAC_TPFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1526;"	d
AT91C_EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2353;"	d
AT91C_EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2334;"	d
AT91C_EMAC_TSTART	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1524;"	d
AT91C_EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2329;"	d
AT91C_EMAC_TUNDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1575;"	d
AT91C_EMAC_TXERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1577;"	d
AT91C_EMAC_TXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1574;"	d
AT91C_EMAC_TZQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1527;"	d
AT91C_EMAC_UBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1559;"	d
AT91C_EMAC_UND	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1565;"	d
AT91C_EMAC_UNI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1535;"	d
AT91C_EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2351;"	d
AT91C_EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2341;"	d
AT91C_EMAC_WESTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1522;"	d
AT91C_EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2327;"	d
AT91C_ID_20_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2639;"	d
AT91C_ID_21_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2640;"	d
AT91C_ID_22_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2641;"	d
AT91C_ID_23_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2642;"	d
AT91C_ID_24_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2643;"	d
AT91C_ID_25_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2644;"	d
AT91C_ID_26_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2645;"	d
AT91C_ID_27_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2646;"	d
AT91C_ID_28_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2647;"	d
AT91C_ID_29_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2648;"	d
AT91C_ID_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2636;"	d
AT91C_ID_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2637;"	d
AT91C_ID_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2634;"	d
AT91C_ID_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2635;"	d
AT91C_ID_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2619;"	d
AT91C_ID_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2649;"	d
AT91C_ID_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2650;"	d
AT91C_ID_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2621;"	d
AT91C_ID_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2622;"	d
AT91C_ID_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2629;"	d
AT91C_ID_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2623;"	d
AT91C_ID_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2624;"	d
AT91C_ID_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2627;"	d
AT91C_ID_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2620;"	d
AT91C_ID_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2631;"	d
AT91C_ID_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2632;"	d
AT91C_ID_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2633;"	d
AT91C_ID_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2638;"	d
AT91C_ID_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2628;"	d
AT91C_ID_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2630;"	d
AT91C_ID_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2625;"	d
AT91C_ID_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2626;"	d
AT91C_IFLASH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2712;"	d
AT91C_IFLASH_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2713;"	d
AT91C_ISRAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2710;"	d
AT91C_ISRAM_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2711;"	d
AT91C_MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2014;"	d
AT91C_MC_ABTSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	619;"	d
AT91C_MC_ABTSZ_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	620;"	d
AT91C_MC_ABTSZ_HWORD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	621;"	d
AT91C_MC_ABTSZ_WORD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	622;"	d
AT91C_MC_ABTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	623;"	d
AT91C_MC_ABTTYP_DATAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	624;"	d
AT91C_MC_ABTTYP_DATAW	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	625;"	d
AT91C_MC_ABTTYP_FETCH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	626;"	d
AT91C_MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2011;"	d
AT91C_MC_FCMD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	643;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	650;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	648;"	d
AT91C_MC_FCMD_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	645;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	646;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	649;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	651;"	d
AT91C_MC_FCMD_START_PROG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	644;"	d
AT91C_MC_FCMD_UNLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	647;"	d
AT91C_MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2013;"	d
AT91C_MC_FMCN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	641;"	d
AT91C_MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2016;"	d
AT91C_MC_FRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	632;"	d
AT91C_MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2015;"	d
AT91C_MC_FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	636;"	d
AT91C_MC_FWS_0FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	637;"	d
AT91C_MC_FWS_1FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	638;"	d
AT91C_MC_FWS_2FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	639;"	d
AT91C_MC_FWS_3FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	640;"	d
AT91C_MC_GPNVM0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	656;"	d
AT91C_MC_GPNVM1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	657;"	d
AT91C_MC_GPNVM2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	658;"	d
AT91C_MC_GPNVM3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	659;"	d
AT91C_MC_GPNVM4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	660;"	d
AT91C_MC_GPNVM5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	661;"	d
AT91C_MC_GPNVM6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	662;"	d
AT91C_MC_GPNVM7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	663;"	d
AT91C_MC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	653;"	d
AT91C_MC_LOCKE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	633;"	d
AT91C_MC_LOCKS0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	664;"	d
AT91C_MC_LOCKS1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	665;"	d
AT91C_MC_LOCKS10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	674;"	d
AT91C_MC_LOCKS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	675;"	d
AT91C_MC_LOCKS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	676;"	d
AT91C_MC_LOCKS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	677;"	d
AT91C_MC_LOCKS14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	678;"	d
AT91C_MC_LOCKS15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	679;"	d
AT91C_MC_LOCKS2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	666;"	d
AT91C_MC_LOCKS3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	667;"	d
AT91C_MC_LOCKS4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	668;"	d
AT91C_MC_LOCKS5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	669;"	d
AT91C_MC_LOCKS6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	670;"	d
AT91C_MC_LOCKS7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	671;"	d
AT91C_MC_LOCKS8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	672;"	d
AT91C_MC_LOCKS9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	673;"	d
AT91C_MC_MISADD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	618;"	d
AT91C_MC_MST0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	627;"	d
AT91C_MC_MST1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	628;"	d
AT91C_MC_NEBP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	635;"	d
AT91C_MC_PAGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	652;"	d
AT91C_MC_PROGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	634;"	d
AT91C_MC_RCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	615;"	d
AT91C_MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2012;"	d
AT91C_MC_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	655;"	d
AT91C_MC_SVMST0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	629;"	d
AT91C_MC_SVMST1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	630;"	d
AT91C_MC_UNDADD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	617;"	d
AT91C_PA0_RXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2453;"	d
AT91C_PA10_TWD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2457;"	d
AT91C_PA11_TWCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2459;"	d
AT91C_PA12_NPCS00	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2461;"	d
AT91C_PA13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2463;"	d
AT91C_PA13_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2464;"	d
AT91C_PA14_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2467;"	d
AT91C_PA14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2466;"	d
AT91C_PA15_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2469;"	d
AT91C_PA15_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2470;"	d
AT91C_PA16_MISO0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2472;"	d
AT91C_PA17_MOSI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2474;"	d
AT91C_PA18_SPCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2476;"	d
AT91C_PA19_CANRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2478;"	d
AT91C_PA1_TXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2455;"	d
AT91C_PA20_CANTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2483;"	d
AT91C_PA21_NPCS10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2486;"	d
AT91C_PA21_TF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2485;"	d
AT91C_PA22_SPCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2489;"	d
AT91C_PA22_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2488;"	d
AT91C_PA23_MOSI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2492;"	d
AT91C_PA23_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2491;"	d
AT91C_PA24_MISO1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2495;"	d
AT91C_PA24_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2494;"	d
AT91C_PA25_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2498;"	d
AT91C_PA25_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2497;"	d
AT91C_PA26_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2501;"	d
AT91C_PA26_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2500;"	d
AT91C_PA27_DRXD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2503;"	d
AT91C_PA27_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2504;"	d
AT91C_PA28_DTXD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2506;"	d
AT91C_PA29_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2508;"	d
AT91C_PA29_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2509;"	d
AT91C_PA2_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2481;"	d
AT91C_PA2_SCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2480;"	d
AT91C_PA30_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2514;"	d
AT91C_PA30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2515;"	d
AT91C_PA3_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2512;"	d
AT91C_PA3_RTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2511;"	d
AT91C_PA4_CTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2517;"	d
AT91C_PA4_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2518;"	d
AT91C_PA5_RXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2520;"	d
AT91C_PA6_TXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2522;"	d
AT91C_PA7_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2525;"	d
AT91C_PA7_SCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2524;"	d
AT91C_PA8_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2528;"	d
AT91C_PA8_RTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2527;"	d
AT91C_PA9_CTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2530;"	d
AT91C_PA9_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2531;"	d
AT91C_PB0_ETXCK_EREFCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2533;"	d
AT91C_PB0_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2534;"	d
AT91C_PB10_ETX2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2538;"	d
AT91C_PB10_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2539;"	d
AT91C_PB11_ETX3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2541;"	d
AT91C_PB11_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2542;"	d
AT91C_PB12_ETXER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2544;"	d
AT91C_PB12_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2545;"	d
AT91C_PB13_ERX2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2547;"	d
AT91C_PB13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2548;"	d
AT91C_PB14_ERX3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2550;"	d
AT91C_PB14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2551;"	d
AT91C_PB15_ERXDV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2553;"	d
AT91C_PB16_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2555;"	d
AT91C_PB16_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2556;"	d
AT91C_PB17_ERXCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2558;"	d
AT91C_PB17_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2559;"	d
AT91C_PB18_ADTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2562;"	d
AT91C_PB18_EF100	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2561;"	d
AT91C_PB19_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2564;"	d
AT91C_PB19_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2565;"	d
AT91C_PB1_ETXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2536;"	d
AT91C_PB20_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2570;"	d
AT91C_PB20_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2569;"	d
AT91C_PB21_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2573;"	d
AT91C_PB21_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2572;"	d
AT91C_PB22_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2576;"	d
AT91C_PB22_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2575;"	d
AT91C_PB23_DCD1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2579;"	d
AT91C_PB23_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2578;"	d
AT91C_PB24_DSR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2582;"	d
AT91C_PB24_TIOB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2581;"	d
AT91C_PB25_DTR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2585;"	d
AT91C_PB25_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2584;"	d
AT91C_PB26_RI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2588;"	d
AT91C_PB26_TIOB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2587;"	d
AT91C_PB27_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2591;"	d
AT91C_PB27_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2590;"	d
AT91C_PB28_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2594;"	d
AT91C_PB28_TIOB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2593;"	d
AT91C_PB29_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2596;"	d
AT91C_PB29_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2597;"	d
AT91C_PB2_ETX0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2567;"	d
AT91C_PB30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2601;"	d
AT91C_PB30_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2602;"	d
AT91C_PB3_ETX1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2599;"	d
AT91C_PB4_ECRS_ECRSDV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2604;"	d
AT91C_PB5_ERX0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2606;"	d
AT91C_PB6_ERX1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2608;"	d
AT91C_PB7_ERXER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2610;"	d
AT91C_PB8_EMDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2612;"	d
AT91C_PB9_EMDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2614;"	d
AT91C_PDC_RXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	276;"	d
AT91C_PDC_RXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	275;"	d
AT91C_PDC_TXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	278;"	d
AT91C_PDC_TXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	277;"	d
AT91C_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1914;"	d
AT91C_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1932;"	d
AT91C_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1926;"	d
AT91C_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1934;"	d
AT91C_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1922;"	d
AT91C_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1915;"	d
AT91C_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1919;"	d
AT91C_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1928;"	d
AT91C_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1937;"	d
AT91C_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1917;"	d
AT91C_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1913;"	d
AT91C_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1933;"	d
AT91C_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1935;"	d
AT91C_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1921;"	d
AT91C_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1911;"	d
AT91C_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1923;"	d
AT91C_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1938;"	d
AT91C_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1931;"	d
AT91C_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1920;"	d
AT91C_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1927;"	d
AT91C_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1925;"	d
AT91C_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1936;"	d
AT91C_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1929;"	d
AT91C_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1918;"	d
AT91C_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1916;"	d
AT91C_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1930;"	d
AT91C_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1924;"	d
AT91C_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1939;"	d
AT91C_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1912;"	d
AT91C_PIOB_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1951;"	d
AT91C_PIOB_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1945;"	d
AT91C_PIOB_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1966;"	d
AT91C_PIOB_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1949;"	d
AT91C_PIOB_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1954;"	d
AT91C_PIOB_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1948;"	d
AT91C_PIOB_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1952;"	d
AT91C_PIOB_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1965;"	d
AT91C_PIOB_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1958;"	d
AT91C_PIOB_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1944;"	d
AT91C_PIOB_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1961;"	d
AT91C_PIOB_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1967;"	d
AT91C_PIOB_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1942;"	d
AT91C_PIOB_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1964;"	d
AT91C_PIOB_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1957;"	d
AT91C_PIOB_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1962;"	d
AT91C_PIOB_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1968;"	d
AT91C_PIOB_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1963;"	d
AT91C_PIOB_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1941;"	d
AT91C_PIOB_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1950;"	d
AT91C_PIOB_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1955;"	d
AT91C_PIOB_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1956;"	d
AT91C_PIOB_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1953;"	d
AT91C_PIOB_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1969;"	d
AT91C_PIOB_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1946;"	d
AT91C_PIOB_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1959;"	d
AT91C_PIOB_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1943;"	d
AT91C_PIOB_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1947;"	d
AT91C_PIOB_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1960;"	d
AT91C_PIO_PA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2452;"	d
AT91C_PIO_PA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2454;"	d
AT91C_PIO_PA10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2456;"	d
AT91C_PIO_PA11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2458;"	d
AT91C_PIO_PA12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2460;"	d
AT91C_PIO_PA13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2462;"	d
AT91C_PIO_PA14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2465;"	d
AT91C_PIO_PA15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2468;"	d
AT91C_PIO_PA16	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2471;"	d
AT91C_PIO_PA17	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2473;"	d
AT91C_PIO_PA18	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2475;"	d
AT91C_PIO_PA19	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2477;"	d
AT91C_PIO_PA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2479;"	d
AT91C_PIO_PA20	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2482;"	d
AT91C_PIO_PA21	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2484;"	d
AT91C_PIO_PA22	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2487;"	d
AT91C_PIO_PA23	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2490;"	d
AT91C_PIO_PA24	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2493;"	d
AT91C_PIO_PA25	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2496;"	d
AT91C_PIO_PA26	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2499;"	d
AT91C_PIO_PA27	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2502;"	d
AT91C_PIO_PA28	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2505;"	d
AT91C_PIO_PA29	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2507;"	d
AT91C_PIO_PA3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2510;"	d
AT91C_PIO_PA30	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2513;"	d
AT91C_PIO_PA4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2516;"	d
AT91C_PIO_PA5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2519;"	d
AT91C_PIO_PA6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2521;"	d
AT91C_PIO_PA7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2523;"	d
AT91C_PIO_PA8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2526;"	d
AT91C_PIO_PA9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2529;"	d
AT91C_PIO_PB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2532;"	d
AT91C_PIO_PB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2535;"	d
AT91C_PIO_PB10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2537;"	d
AT91C_PIO_PB11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2540;"	d
AT91C_PIO_PB12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2543;"	d
AT91C_PIO_PB13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2546;"	d
AT91C_PIO_PB14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2549;"	d
AT91C_PIO_PB15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2552;"	d
AT91C_PIO_PB16	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2554;"	d
AT91C_PIO_PB17	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2557;"	d
AT91C_PIO_PB18	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2560;"	d
AT91C_PIO_PB19	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2563;"	d
AT91C_PIO_PB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2566;"	d
AT91C_PIO_PB20	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2568;"	d
AT91C_PIO_PB21	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2571;"	d
AT91C_PIO_PB22	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2574;"	d
AT91C_PIO_PB23	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2577;"	d
AT91C_PIO_PB24	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2580;"	d
AT91C_PIO_PB25	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2583;"	d
AT91C_PIO_PB26	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2586;"	d
AT91C_PIO_PB27	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2589;"	d
AT91C_PIO_PB28	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2592;"	d
AT91C_PIO_PB29	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2595;"	d
AT91C_PIO_PB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2598;"	d
AT91C_PIO_PB30	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2600;"	d
AT91C_PIO_PB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2603;"	d
AT91C_PIO_PB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2605;"	d
AT91C_PIO_PB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2607;"	d
AT91C_PIO_PB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2609;"	d
AT91C_PIO_PB8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2611;"	d
AT91C_PIO_PB9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2613;"	d
AT91C_PITC_CPIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	562;"	d
AT91C_PITC_PICNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	563;"	d
AT91C_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2002;"	d
AT91C_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2003;"	d
AT91C_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2001;"	d
AT91C_PITC_PITEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	557;"	d
AT91C_PITC_PITIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	558;"	d
AT91C_PITC_PITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	560;"	d
AT91C_PITC_PIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	556;"	d
AT91C_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2000;"	d
AT91C_PMC_CSS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	465;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	467;"	d
AT91C_PMC_CSS_PLL_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	468;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	466;"	d
AT91C_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1975;"	d
AT91C_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1988;"	d
AT91C_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1987;"	d
AT91C_PMC_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	480;"	d
AT91C_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1985;"	d
AT91C_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1980;"	d
AT91C_PMC_MCKRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	481;"	d
AT91C_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1976;"	d
AT91C_PMC_MOSCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	479;"	d
AT91C_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1982;"	d
AT91C_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1978;"	d
AT91C_PMC_PCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	453;"	d
AT91C_PMC_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	455;"	d
AT91C_PMC_PCK0RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	482;"	d
AT91C_PMC_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	456;"	d
AT91C_PMC_PCK1RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	483;"	d
AT91C_PMC_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	457;"	d
AT91C_PMC_PCK2RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	484;"	d
AT91C_PMC_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	458;"	d
AT91C_PMC_PCK3RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	485;"	d
AT91C_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1979;"	d
AT91C_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1984;"	d
AT91C_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1977;"	d
AT91C_PMC_PRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	469;"	d
AT91C_PMC_PRES_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	470;"	d
AT91C_PMC_PRES_CLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	474;"	d
AT91C_PMC_PRES_CLK_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	471;"	d
AT91C_PMC_PRES_CLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	475;"	d
AT91C_PMC_PRES_CLK_4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	472;"	d
AT91C_PMC_PRES_CLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	476;"	d
AT91C_PMC_PRES_CLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	473;"	d
AT91C_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1981;"	d
AT91C_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1986;"	d
AT91C_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1983;"	d
AT91C_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1989;"	d
AT91C_PMC_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	454;"	d
AT91C_PWMC_CALG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1019;"	d
AT91C_PWMC_CCNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1027;"	d
AT91C_PWMC_CDTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1023;"	d
AT91C_PWMC_CH0_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2175;"	d
AT91C_PWMC_CH0_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2172;"	d
AT91C_PWMC_CH0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2173;"	d
AT91C_PWMC_CH0_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2171;"	d
AT91C_PWMC_CH0_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2174;"	d
AT91C_PWMC_CH0_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2170;"	d
AT91C_PWMC_CH1_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2166;"	d
AT91C_PWMC_CH1_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2167;"	d
AT91C_PWMC_CH1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2168;"	d
AT91C_PWMC_CH1_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2165;"	d
AT91C_PWMC_CH1_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2164;"	d
AT91C_PWMC_CH1_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2163;"	d
AT91C_PWMC_CH2_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2158;"	d
AT91C_PWMC_CH2_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2161;"	d
AT91C_PWMC_CH2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2157;"	d
AT91C_PWMC_CH2_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2159;"	d
AT91C_PWMC_CH2_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2160;"	d
AT91C_PWMC_CH2_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2156;"	d
AT91C_PWMC_CH3_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2153;"	d
AT91C_PWMC_CH3_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2152;"	d
AT91C_PWMC_CH3_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2154;"	d
AT91C_PWMC_CH3_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2151;"	d
AT91C_PWMC_CH3_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2149;"	d
AT91C_PWMC_CH3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2150;"	d
AT91C_PWMC_CHID0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1057;"	d
AT91C_PWMC_CHID1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1058;"	d
AT91C_PWMC_CHID2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1059;"	d
AT91C_PWMC_CHID3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1060;"	d
AT91C_PWMC_CPD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1021;"	d
AT91C_PWMC_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1020;"	d
AT91C_PWMC_CPRD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1025;"	d
AT91C_PWMC_CPRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1015;"	d
AT91C_PWMC_CPRE_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1016;"	d
AT91C_PWMC_CPRE_MCKA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1017;"	d
AT91C_PWMC_CPRE_MCKB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1018;"	d
AT91C_PWMC_CUPD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1029;"	d
AT91C_PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2178;"	d
AT91C_PWMC_DIVA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1050;"	d
AT91C_PWMC_DIVB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1053;"	d
AT91C_PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2185;"	d
AT91C_PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2177;"	d
AT91C_PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2179;"	d
AT91C_PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2183;"	d
AT91C_PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2181;"	d
AT91C_PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2184;"	d
AT91C_PWMC_PREA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1051;"	d
AT91C_PWMC_PREA_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1052;"	d
AT91C_PWMC_PREB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1054;"	d
AT91C_PWMC_PREB_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1055;"	d
AT91C_PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2182;"	d
AT91C_PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2180;"	d
AT91C_RSTC_BODIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	520;"	d
AT91C_RSTC_BODSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	506;"	d
AT91C_RSTC_ERSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	519;"	d
AT91C_RSTC_EXTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	502;"	d
AT91C_RSTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	503;"	d
AT91C_RSTC_NRSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	514;"	d
AT91C_RSTC_PERRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	501;"	d
AT91C_RSTC_PROCRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	500;"	d
AT91C_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1991;"	d
AT91C_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1992;"	d
AT91C_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1993;"	d
AT91C_RSTC_RSTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	507;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	513;"	d
AT91C_RSTC_RSTTYP_POWERUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	508;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	511;"	d
AT91C_RSTC_RSTTYP_USER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	512;"	d
AT91C_RSTC_RSTTYP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	509;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	510;"	d
AT91C_RSTC_SRCMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	515;"	d
AT91C_RSTC_URSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	517;"	d
AT91C_RSTC_URSTIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	518;"	d
AT91C_RSTC_URSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	505;"	d
AT91C_RTTC_ALMIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	534;"	d
AT91C_RTTC_ALMS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	542;"	d
AT91C_RTTC_ALMV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	538;"	d
AT91C_RTTC_CRTV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	540;"	d
AT91C_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1998;"	d
AT91C_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1996;"	d
AT91C_RTTC_RTPRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	533;"	d
AT91C_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1995;"	d
AT91C_RTTC_RTTINC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	543;"	d
AT91C_RTTC_RTTINCIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	535;"	d
AT91C_RTTC_RTTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	536;"	d
AT91C_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1997;"	d
AT91C_SPI0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2053;"	d
AT91C_SPI0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2058;"	d
AT91C_SPI0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2052;"	d
AT91C_SPI0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2050;"	d
AT91C_SPI0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2055;"	d
AT91C_SPI0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2054;"	d
AT91C_SPI0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2039;"	d
AT91C_SPI0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2043;"	d
AT91C_SPI0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2042;"	d
AT91C_SPI0_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2057;"	d
AT91C_SPI0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2047;"	d
AT91C_SPI0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2044;"	d
AT91C_SPI0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2045;"	d
AT91C_SPI0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2051;"	d
AT91C_SPI0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2041;"	d
AT91C_SPI0_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2056;"	d
AT91C_SPI0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2046;"	d
AT91C_SPI0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2048;"	d
AT91C_SPI0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2040;"	d
AT91C_SPI1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2036;"	d
AT91C_SPI1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2037;"	d
AT91C_SPI1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2033;"	d
AT91C_SPI1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2030;"	d
AT91C_SPI1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2029;"	d
AT91C_SPI1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2031;"	d
AT91C_SPI1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2018;"	d
AT91C_SPI1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2027;"	d
AT91C_SPI1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2024;"	d
AT91C_SPI1_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2032;"	d
AT91C_SPI1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2026;"	d
AT91C_SPI1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2025;"	d
AT91C_SPI1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2019;"	d
AT91C_SPI1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2034;"	d
AT91C_SPI1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2023;"	d
AT91C_SPI1_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2035;"	d
AT91C_SPI1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2020;"	d
AT91C_SPI1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2022;"	d
AT91C_SPI1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2021;"	d
AT91C_SPI_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	749;"	d
AT91C_SPI_BITS_10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	752;"	d
AT91C_SPI_BITS_11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	753;"	d
AT91C_SPI_BITS_12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	754;"	d
AT91C_SPI_BITS_13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	755;"	d
AT91C_SPI_BITS_14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	756;"	d
AT91C_SPI_BITS_15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	757;"	d
AT91C_SPI_BITS_16	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	758;"	d
AT91C_SPI_BITS_8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	750;"	d
AT91C_SPI_BITS_9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	751;"	d
AT91C_SPI_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	746;"	d
AT91C_SPI_CSAAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	748;"	d
AT91C_SPI_DLYBCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	723;"	d
AT91C_SPI_DLYBCT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	761;"	d
AT91C_SPI_DLYBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	760;"	d
AT91C_SPI_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	735;"	d
AT91C_SPI_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	736;"	d
AT91C_SPI_FDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	719;"	d
AT91C_SPI_LASTXFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	712;"	d
AT91C_SPI_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	721;"	d
AT91C_SPI_MODF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	733;"	d
AT91C_SPI_MODFDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	720;"	d
AT91C_SPI_MSTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	714;"	d
AT91C_SPI_NCPHA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	747;"	d
AT91C_SPI_NSSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	739;"	d
AT91C_SPI_OVRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	734;"	d
AT91C_SPI_PCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	722;"	d
AT91C_SPI_PCSDEC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	718;"	d
AT91C_SPI_PS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	715;"	d
AT91C_SPI_PS_FIXED	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	716;"	d
AT91C_SPI_PS_VARIABLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	717;"	d
AT91C_SPI_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	725;"	d
AT91C_SPI_RDRF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	731;"	d
AT91C_SPI_RPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	726;"	d
AT91C_SPI_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	737;"	d
AT91C_SPI_SCBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	759;"	d
AT91C_SPI_SPIDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	710;"	d
AT91C_SPI_SPIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	709;"	d
AT91C_SPI_SPIENS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	741;"	d
AT91C_SPI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	711;"	d
AT91C_SPI_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	728;"	d
AT91C_SPI_TDRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	732;"	d
AT91C_SPI_TPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	729;"	d
AT91C_SPI_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	738;"	d
AT91C_SPI_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	740;"	d
AT91C_SSC_CKI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	907;"	d
AT91C_SSC_CKO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	903;"	d
AT91C_SSC_CKO_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	905;"	d
AT91C_SSC_CKO_DATA_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	906;"	d
AT91C_SSC_CKO_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	904;"	d
AT91C_SSC_CKS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	899;"	d
AT91C_SSC_CKS_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	900;"	d
AT91C_SSC_CKS_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	902;"	d
AT91C_SSC_CKS_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	901;"	d
AT91C_SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2132;"	d
AT91C_SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2134;"	d
AT91C_SSC_DATDEF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	936;"	d
AT91C_SSC_DATLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	921;"	d
AT91C_SSC_DATNB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	924;"	d
AT91C_SSC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	945;"	d
AT91C_SSC_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	941;"	d
AT91C_SSC_FSDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	937;"	d
AT91C_SSC_FSEDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	933;"	d
AT91C_SSC_FSLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	925;"	d
AT91C_SSC_FSOS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	926;"	d
AT91C_SSC_FSOS_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	931;"	d
AT91C_SSC_FSOS_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	930;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	928;"	d
AT91C_SSC_FSOS_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	927;"	d
AT91C_SSC_FSOS_POSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	929;"	d
AT91C_SSC_FSOS_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	932;"	d
AT91C_SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2126;"	d
AT91C_SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2129;"	d
AT91C_SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2135;"	d
AT91C_SSC_LOOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	922;"	d
AT91C_SSC_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	923;"	d
AT91C_SSC_OVRUN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	944;"	d
AT91C_SSC_PERIOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	919;"	d
AT91C_SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2116;"	d
AT91C_SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2121;"	d
AT91C_SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2128;"	d
AT91C_SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2118;"	d
AT91C_SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2136;"	d
AT91C_SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2123;"	d
AT91C_SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2114;"	d
AT91C_SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2119;"	d
AT91C_SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2113;"	d
AT91C_SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2124;"	d
AT91C_SSC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	946;"	d
AT91C_SSC_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	894;"	d
AT91C_SSC_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	893;"	d
AT91C_SSC_RXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	950;"	d
AT91C_SSC_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	943;"	d
AT91C_SSC_RXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	948;"	d
AT91C_SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2131;"	d
AT91C_SSC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	908;"	d
AT91C_SSC_START_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	917;"	d
AT91C_SSC_START_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	909;"	d
AT91C_SSC_START_EDGE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	916;"	d
AT91C_SSC_START_FALL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	913;"	d
AT91C_SSC_START_HIGH_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	912;"	d
AT91C_SSC_START_LEVEL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	915;"	d
AT91C_SSC_START_LOW_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	911;"	d
AT91C_SSC_START_RISE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	914;"	d
AT91C_SSC_START_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	910;"	d
AT91C_SSC_STTDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	918;"	d
AT91C_SSC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	897;"	d
AT91C_SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2133;"	d
AT91C_SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2117;"	d
AT91C_SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2125;"	d
AT91C_SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2127;"	d
AT91C_SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2112;"	d
AT91C_SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2120;"	d
AT91C_SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2115;"	d
AT91C_SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2130;"	d
AT91C_SSC_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	942;"	d
AT91C_SSC_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	896;"	d
AT91C_SSC_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	940;"	d
AT91C_SSC_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	895;"	d
AT91C_SSC_TXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	949;"	d
AT91C_SSC_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	939;"	d
AT91C_SSC_TXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	947;"	d
AT91C_TC0_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2203;"	d
AT91C_TC0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2204;"	d
AT91C_TC0_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2208;"	d
AT91C_TC0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2207;"	d
AT91C_TC0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2205;"	d
AT91C_TC0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2209;"	d
AT91C_TC0_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2206;"	d
AT91C_TC0_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2202;"	d
AT91C_TC0_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2201;"	d
AT91C_TC0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2200;"	d
AT91C_TC1_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2212;"	d
AT91C_TC1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2216;"	d
AT91C_TC1_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2220;"	d
AT91C_TC1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2214;"	d
AT91C_TC1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2213;"	d
AT91C_TC1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2219;"	d
AT91C_TC1_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2217;"	d
AT91C_TC1_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2211;"	d
AT91C_TC1_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2218;"	d
AT91C_TC1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2215;"	d
AT91C_TC2_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2223;"	d
AT91C_TC2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2222;"	d
AT91C_TC2_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2224;"	d
AT91C_TC2_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2227;"	d
AT91C_TC2_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2230;"	d
AT91C_TC2_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2228;"	d
AT91C_TC2_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2225;"	d
AT91C_TC2_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2226;"	d
AT91C_TC2_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2229;"	d
AT91C_TC2_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2231;"	d
AT91C_TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2234;"	d
AT91C_TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2233;"	d
AT91C_TCB_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1298;"	d
AT91C_TCB_TC0XC0S	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1300;"	d
AT91C_TCB_TC0XC0S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1302;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1301;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1303;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1304;"	d
AT91C_TCB_TC1XC1S	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1305;"	d
AT91C_TCB_TC1XC1S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1307;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1306;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1308;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1309;"	d
AT91C_TCB_TC2XC2S	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1310;"	d
AT91C_TCB_TC2XC2S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1312;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1311;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1313;"	d
AT91C_TCB_TC2XC2S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1314;"	d
AT91C_TC_ABETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1208;"	d
AT91C_TC_ACPA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1217;"	d
AT91C_TC_ACPA_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1220;"	d
AT91C_TC_ACPA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1218;"	d
AT91C_TC_ACPA_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1219;"	d
AT91C_TC_ACPA_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1221;"	d
AT91C_TC_ACPC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1227;"	d
AT91C_TC_ACPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1230;"	d
AT91C_TC_ACPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1228;"	d
AT91C_TC_ACPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1229;"	d
AT91C_TC_ACPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1231;"	d
AT91C_TC_AEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1237;"	d
AT91C_TC_AEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1240;"	d
AT91C_TC_AEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1238;"	d
AT91C_TC_AEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1239;"	d
AT91C_TC_AEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1241;"	d
AT91C_TC_ASWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1242;"	d
AT91C_TC_ASWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1245;"	d
AT91C_TC_ASWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1243;"	d
AT91C_TC_ASWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1244;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1246;"	d
AT91C_TC_BCPB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1247;"	d
AT91C_TC_BCPB_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1250;"	d
AT91C_TC_BCPB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1248;"	d
AT91C_TC_BCPB_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1249;"	d
AT91C_TC_BCPB_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1251;"	d
AT91C_TC_BCPC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1252;"	d
AT91C_TC_BCPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1255;"	d
AT91C_TC_BCPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1253;"	d
AT91C_TC_BCPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1254;"	d
AT91C_TC_BCPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1256;"	d
AT91C_TC_BEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1257;"	d
AT91C_TC_BEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1260;"	d
AT91C_TC_BEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1258;"	d
AT91C_TC_BEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1259;"	d
AT91C_TC_BEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1261;"	d
AT91C_TC_BSWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1262;"	d
AT91C_TC_BSWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1265;"	d
AT91C_TC_BSWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1263;"	d
AT91C_TC_BSWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1264;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1266;"	d
AT91C_TC_BURST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1184;"	d
AT91C_TC_BURST_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1185;"	d
AT91C_TC_BURST_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1186;"	d
AT91C_TC_BURST_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1187;"	d
AT91C_TC_BURST_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1188;"	d
AT91C_TC_CLKDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1171;"	d
AT91C_TC_CLKEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1170;"	d
AT91C_TC_CLKI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1183;"	d
AT91C_TC_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1174;"	d
AT91C_TC_CLKSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1276;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1175;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1176;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1177;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1178;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1179;"	d
AT91C_TC_CLKS_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1180;"	d
AT91C_TC_CLKS_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1181;"	d
AT91C_TC_CLKS_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1182;"	d
AT91C_TC_COVFS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1268;"	d
AT91C_TC_CPAS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1270;"	d
AT91C_TC_CPBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1271;"	d
AT91C_TC_CPCDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1191;"	d
AT91C_TC_CPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1272;"	d
AT91C_TC_CPCSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1189;"	d
AT91C_TC_CPCTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1215;"	d
AT91C_TC_EEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1203;"	d
AT91C_TC_EEVTEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1198;"	d
AT91C_TC_EEVTEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1202;"	d
AT91C_TC_EEVTEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1201;"	d
AT91C_TC_EEVTEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1199;"	d
AT91C_TC_EEVTEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1200;"	d
AT91C_TC_EEVT_TIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1204;"	d
AT91C_TC_EEVT_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1205;"	d
AT91C_TC_EEVT_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1206;"	d
AT91C_TC_EEVT_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1207;"	d
AT91C_TC_ENETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1209;"	d
AT91C_TC_ETRGEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1193;"	d
AT91C_TC_ETRGEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1197;"	d
AT91C_TC_ETRGEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1196;"	d
AT91C_TC_ETRGEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1194;"	d
AT91C_TC_ETRGEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1195;"	d
AT91C_TC_ETRGS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1275;"	d
AT91C_TC_LDBDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1192;"	d
AT91C_TC_LDBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1190;"	d
AT91C_TC_LDRA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1222;"	d
AT91C_TC_LDRAS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1273;"	d
AT91C_TC_LDRA_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1226;"	d
AT91C_TC_LDRA_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1225;"	d
AT91C_TC_LDRA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1223;"	d
AT91C_TC_LDRA_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1224;"	d
AT91C_TC_LDRB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1232;"	d
AT91C_TC_LDRBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1274;"	d
AT91C_TC_LDRB_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1236;"	d
AT91C_TC_LDRB_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1235;"	d
AT91C_TC_LDRB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1233;"	d
AT91C_TC_LDRB_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1234;"	d
AT91C_TC_LOVRS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1269;"	d
AT91C_TC_MTIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1277;"	d
AT91C_TC_MTIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1278;"	d
AT91C_TC_SWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1172;"	d
AT91C_TC_WAVE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1216;"	d
AT91C_TC_WAVESEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1210;"	d
AT91C_TC_WAVESEL_UP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1211;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1212;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1214;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1213;"	d
AT91C_TDES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1842;"	d
AT91C_TDES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1845;"	d
AT91C_TDES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1844;"	d
AT91C_TDES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1843;"	d
AT91C_TDES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1846;"	d
AT91C_TDES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1829;"	d
AT91C_TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2443;"	d
AT91C_TDES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1848;"	d
AT91C_TDES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1849;"	d
AT91C_TDES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1850;"	d
AT91C_TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2446;"	d
AT91C_TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2437;"	d
AT91C_TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2444;"	d
AT91C_TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2441;"	d
AT91C_TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2445;"	d
AT91C_TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2439;"	d
AT91C_TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2447;"	d
AT91C_TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2435;"	d
AT91C_TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2436;"	d
AT91C_TDES_KEYMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1831;"	d
AT91C_TDES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1841;"	d
AT91C_TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2442;"	d
AT91C_TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2440;"	d
AT91C_TDES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1836;"	d
AT91C_TDES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1838;"	d
AT91C_TDES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1840;"	d
AT91C_TDES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1837;"	d
AT91C_TDES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1839;"	d
AT91C_TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2433;"	d
AT91C_TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2432;"	d
AT91C_TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2426;"	d
AT91C_TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2424;"	d
AT91C_TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2428;"	d
AT91C_TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2429;"	d
AT91C_TDES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1851;"	d
AT91C_TDES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1832;"	d
AT91C_TDES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1834;"	d
AT91C_TDES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1833;"	d
AT91C_TDES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1835;"	d
AT91C_TDES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1826;"	d
AT91C_TDES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1827;"	d
AT91C_TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2425;"	d
AT91C_TDES_TDESMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1830;"	d
AT91C_TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2430;"	d
AT91C_TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2427;"	d
AT91C_TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2431;"	d
AT91C_TDES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1852;"	d
AT91C_TDES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1853;"	d
AT91C_TDES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1857;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1858;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1860;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1859;"	d
AT91C_TDES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1861;"	d
AT91C_TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2438;"	d
AT91C_TWI_CHDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	989;"	d
AT91C_TWI_CKDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	990;"	d
AT91C_TWI_CLDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	988;"	d
AT91C_TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2139;"	d
AT91C_TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2146;"	d
AT91C_TWI_DADR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	986;"	d
AT91C_TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2144;"	d
AT91C_TWI_IADRSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	980;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	982;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	983;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	984;"	d
AT91C_TWI_IADRSZ_NO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	981;"	d
AT91C_TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2143;"	d
AT91C_TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2138;"	d
AT91C_TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2141;"	d
AT91C_TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2145;"	d
AT91C_TWI_MREAD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	985;"	d
AT91C_TWI_MSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	977;"	d
AT91C_TWI_MSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	976;"	d
AT91C_TWI_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	997;"	d
AT91C_TWI_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	995;"	d
AT91C_TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2147;"	d
AT91C_TWI_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	993;"	d
AT91C_TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2140;"	d
AT91C_TWI_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	974;"	d
AT91C_TWI_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	975;"	d
AT91C_TWI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	978;"	d
AT91C_TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2142;"	d
AT91C_TWI_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	992;"	d
AT91C_TWI_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	994;"	d
AT91C_TWI_UNRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	996;"	d
AT91C_UDP_CONFG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1097;"	d
AT91C_UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2192;"	d
AT91C_UDP_DIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1136;"	d
AT91C_UDP_DTGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1145;"	d
AT91C_UDP_ENDBUSRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1119;"	d
AT91C_UDP_EP0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1122;"	d
AT91C_UDP_EP1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1123;"	d
AT91C_UDP_EP2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1124;"	d
AT91C_UDP_EP3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1125;"	d
AT91C_UDP_EP4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1126;"	d
AT91C_UDP_EP5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1127;"	d
AT91C_UDP_EPEDS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1146;"	d
AT91C_UDP_EPINT0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1105;"	d
AT91C_UDP_EPINT1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1106;"	d
AT91C_UDP_EPINT2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1107;"	d
AT91C_UDP_EPINT3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1108;"	d
AT91C_UDP_EPINT4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1109;"	d
AT91C_UDP_EPINT5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1110;"	d
AT91C_UDP_EPTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1137;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1143;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1140;"	d
AT91C_UDP_EPTYPE_CTRL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1138;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1144;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1141;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1142;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1139;"	d
AT91C_UDP_ESR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1098;"	d
AT91C_UDP_EXTRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1113;"	d
AT91C_UDP_FADD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1102;"	d
AT91C_UDP_FADDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1096;"	d
AT91C_UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2188;"	d
AT91C_UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2190;"	d
AT91C_UDP_FEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1103;"	d
AT91C_UDP_FORCESTALL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1134;"	d
AT91C_UDP_FRM_ERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1093;"	d
AT91C_UDP_FRM_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1092;"	d
AT91C_UDP_FRM_OK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1094;"	d
AT91C_UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2197;"	d
AT91C_UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2194;"	d
AT91C_UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2193;"	d
AT91C_UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2198;"	d
AT91C_UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2187;"	d
AT91C_UDP_ISOERROR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1132;"	d
AT91C_UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2191;"	d
AT91C_UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2189;"	d
AT91C_UDP_PUON	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1150;"	d
AT91C_UDP_RMWUPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1100;"	d
AT91C_UDP_RSMINPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1099;"	d
AT91C_UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2195;"	d
AT91C_UDP_RXBYTECNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1147;"	d
AT91C_UDP_RXRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1112;"	d
AT91C_UDP_RXSETUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1131;"	d
AT91C_UDP_RXSUSP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1111;"	d
AT91C_UDP_RX_DATA_BK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1130;"	d
AT91C_UDP_RX_DATA_BK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1135;"	d
AT91C_UDP_SOFINT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1114;"	d
AT91C_UDP_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1129;"	d
AT91C_UDP_TXPKTRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1133;"	d
AT91C_UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2196;"	d
AT91C_UDP_TXVDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1149;"	d
AT91C_UDP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	1115;"	d
AT91C_US0_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2097;"	d
AT91C_US0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2099;"	d
AT91C_US0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2105;"	d
AT91C_US0_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2101;"	d
AT91C_US0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2107;"	d
AT91C_US0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2110;"	d
AT91C_US0_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2109;"	d
AT91C_US0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2100;"	d
AT91C_US0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2103;"	d
AT91C_US0_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2098;"	d
AT91C_US0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2089;"	d
AT91C_US0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2090;"	d
AT91C_US0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2093;"	d
AT91C_US0_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2106;"	d
AT91C_US0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2095;"	d
AT91C_US0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2087;"	d
AT91C_US0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2094;"	d
AT91C_US0_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2104;"	d
AT91C_US0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2088;"	d
AT91C_US0_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2108;"	d
AT91C_US0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2091;"	d
AT91C_US0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2086;"	d
AT91C_US0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2092;"	d
AT91C_US0_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2102;"	d
AT91C_US1_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2080;"	d
AT91C_US1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2083;"	d
AT91C_US1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2074;"	d
AT91C_US1_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2082;"	d
AT91C_US1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2075;"	d
AT91C_US1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2076;"	d
AT91C_US1_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2071;"	d
AT91C_US1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2081;"	d
AT91C_US1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2084;"	d
AT91C_US1_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2072;"	d
AT91C_US1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2061;"	d
AT91C_US1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2063;"	d
AT91C_US1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2065;"	d
AT91C_US1_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2079;"	d
AT91C_US1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2060;"	d
AT91C_US1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2066;"	d
AT91C_US1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2067;"	d
AT91C_US1_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2073;"	d
AT91C_US1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2062;"	d
AT91C_US1_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2077;"	d
AT91C_US1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2068;"	d
AT91C_US1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2064;"	d
AT91C_US1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2069;"	d
AT91C_US1_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2078;"	d
AT91C_US_CHMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	327;"	d
AT91C_US_CHMODE_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	329;"	d
AT91C_US_CHMODE_LOCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	330;"	d
AT91C_US_CHMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	328;"	d
AT91C_US_CHMODE_REMOTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	331;"	d
AT91C_US_CHRL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	823;"	d
AT91C_US_CHRL_5_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	824;"	d
AT91C_US_CHRL_6_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	825;"	d
AT91C_US_CHRL_7_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	826;"	d
AT91C_US_CHRL_8_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	827;"	d
AT91C_US_CKLO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	835;"	d
AT91C_US_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	818;"	d
AT91C_US_CLKS_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	819;"	d
AT91C_US_CLKS_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	822;"	d
AT91C_US_CLKS_FDIV1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	820;"	d
AT91C_US_CLKS_SLOW	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	821;"	d
AT91C_US_COMM_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	344;"	d
AT91C_US_COMM_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	343;"	d
AT91C_US_CTS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	856;"	d
AT91C_US_CTSIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	849;"	d
AT91C_US_DCD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	855;"	d
AT91C_US_DCDIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	848;"	d
AT91C_US_DSNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	838;"	d
AT91C_US_DSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	854;"	d
AT91C_US_DSRIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	847;"	d
AT91C_US_DTRDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	805;"	d
AT91C_US_DTREN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	804;"	d
AT91C_US_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	335;"	d
AT91C_US_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	336;"	d
AT91C_US_FILTER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	840;"	d
AT91C_US_FORCE_NTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	349;"	d
AT91C_US_FRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	338;"	d
AT91C_US_INACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	837;"	d
AT91C_US_ITERATION	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	844;"	d
AT91C_US_MAX_ITER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	839;"	d
AT91C_US_MODE9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	834;"	d
AT91C_US_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	833;"	d
AT91C_US_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	845;"	d
AT91C_US_NBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	829;"	d
AT91C_US_NBSTOP_15_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	831;"	d
AT91C_US_NBSTOP_1_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	830;"	d
AT91C_US_NBSTOP_2_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	832;"	d
AT91C_US_OVER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	836;"	d
AT91C_US_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	337;"	d
AT91C_US_PAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	320;"	d
AT91C_US_PARE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	339;"	d
AT91C_US_PAR_EVEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	321;"	d
AT91C_US_PAR_MARK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	324;"	d
AT91C_US_PAR_MULTI_DROP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	326;"	d
AT91C_US_PAR_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	325;"	d
AT91C_US_PAR_ODD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	322;"	d
AT91C_US_PAR_SPACE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	323;"	d
AT91C_US_RETTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	803;"	d
AT91C_US_RI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	853;"	d
AT91C_US_RIIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	846;"	d
AT91C_US_RSTIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	801;"	d
AT91C_US_RSTNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	802;"	d
AT91C_US_RSTRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	312;"	d
AT91C_US_RSTSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	318;"	d
AT91C_US_RSTTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	313;"	d
AT91C_US_RTSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	807;"	d
AT91C_US_RTSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	806;"	d
AT91C_US_RXBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	842;"	d
AT91C_US_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	342;"	d
AT91C_US_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	315;"	d
AT91C_US_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	314;"	d
AT91C_US_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	333;"	d
AT91C_US_SENDA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	800;"	d
AT91C_US_STPBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	798;"	d
AT91C_US_STTBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	797;"	d
AT91C_US_STTTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	799;"	d
AT91C_US_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	828;"	d
AT91C_US_TIMEOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	843;"	d
AT91C_US_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	341;"	d
AT91C_US_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	317;"	d
AT91C_US_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	340;"	d
AT91C_US_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	316;"	d
AT91C_US_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	334;"	d
AT91C_US_USMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	809;"	d
AT91C_US_USMODE_HWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	812;"	d
AT91C_US_USMODE_IRDA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	816;"	d
AT91C_US_USMODE_ISO7816_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	814;"	d
AT91C_US_USMODE_ISO7816_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	815;"	d
AT91C_US_USMODE_MODEM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	813;"	d
AT91C_US_USMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	810;"	d
AT91C_US_USMODE_RS485	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	811;"	d
AT91C_US_USMODE_SWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	817;"	d
AT91C_VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2009;"	d
AT91C_VREG_PSTDBY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	599;"	d
AT91C_WDTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	577;"	d
AT91C_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2005;"	d
AT91C_WDTC_WDD	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	584;"	d
AT91C_WDTC_WDDBGHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	585;"	d
AT91C_WDTC_WDDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	583;"	d
AT91C_WDTC_WDERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	589;"	d
AT91C_WDTC_WDFIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	580;"	d
AT91C_WDTC_WDIDLEHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	586;"	d
AT91C_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2007;"	d
AT91C_WDTC_WDRPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	582;"	d
AT91C_WDTC_WDRSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	581;"	d
AT91C_WDTC_WDRSTT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	576;"	d
AT91C_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	2006;"	d
AT91C_WDTC_WDUNF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	588;"	d
AT91C_WDTC_WDV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	579;"	d
AT91PS_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91PS_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91PS_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91PS_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91PS_CAN_MB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91PS_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91PS_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91PS_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91PS_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91PS_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91PS_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91PS_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91PS_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91PS_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91PS_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91PS_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91PS_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91PS_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91PS_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91PS_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91PS_TC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91PS_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91PS_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91PS_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91PS_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91PS_USART	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91PS_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91PS_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91SAM7X256_H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	47;"	d
AT91S_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_ADC, *AT91PS_ADC;$/;"	t	typeref:struct:_AT91S_ADC
AT91S_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AES, *AT91PS_AES;$/;"	t	typeref:struct:_AT91S_AES
AT91S_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_AIC, *AT91PS_AIC;$/;"	t	typeref:struct:_AT91S_AIC
AT91S_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN, *AT91PS_CAN;$/;"	t	typeref:struct:_AT91S_CAN
AT91S_CAN_MB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CAN_MB, *AT91PS_CAN_MB;$/;"	t	typeref:struct:_AT91S_CAN_MB
AT91S_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_CKGR, *AT91PS_CKGR;$/;"	t	typeref:struct:_AT91S_CKGR
AT91S_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_DBGU, *AT91PS_DBGU;$/;"	t	typeref:struct:_AT91S_DBGU
AT91S_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_EMAC, *AT91PS_EMAC;$/;"	t	typeref:struct:_AT91S_EMAC
AT91S_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_MC, *AT91PS_MC;$/;"	t	typeref:struct:_AT91S_MC
AT91S_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PDC, *AT91PS_PDC;$/;"	t	typeref:struct:_AT91S_PDC
AT91S_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PIO, *AT91PS_PIO;$/;"	t	typeref:struct:_AT91S_PIO
AT91S_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PITC, *AT91PS_PITC;$/;"	t	typeref:struct:_AT91S_PITC
AT91S_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PMC, *AT91PS_PMC;$/;"	t	typeref:struct:_AT91S_PMC
AT91S_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC, *AT91PS_PWMC;$/;"	t	typeref:struct:_AT91S_PWMC
AT91S_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_PWMC_CH, *AT91PS_PWMC_CH;$/;"	t	typeref:struct:_AT91S_PWMC_CH
AT91S_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RSTC, *AT91PS_RSTC;$/;"	t	typeref:struct:_AT91S_RSTC
AT91S_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_RTTC, *AT91PS_RTTC;$/;"	t	typeref:struct:_AT91S_RTTC
AT91S_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SPI, *AT91PS_SPI;$/;"	t	typeref:struct:_AT91S_SPI
AT91S_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SSC, *AT91PS_SSC;$/;"	t	typeref:struct:_AT91S_SSC
AT91S_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_SYS, *AT91PS_SYS;$/;"	t	typeref:struct:_AT91S_SYS
AT91S_TC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TC, *AT91PS_TC;$/;"	t	typeref:struct:_AT91S_TC
AT91S_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TCB, *AT91PS_TCB;$/;"	t	typeref:struct:_AT91S_TCB
AT91S_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TDES, *AT91PS_TDES;$/;"	t	typeref:struct:_AT91S_TDES
AT91S_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_TWI, *AT91PS_TWI;$/;"	t	typeref:struct:_AT91S_TWI
AT91S_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_UDP, *AT91PS_UDP;$/;"	t	typeref:struct:_AT91S_UDP
AT91S_USART	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_USART, *AT91PS_USART;$/;"	t	typeref:struct:_AT91S_USART
AT91S_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_VREG, *AT91PS_VREG;$/;"	t	typeref:struct:_AT91S_VREG
AT91S_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^} AT91S_WDTC, *AT91PS_WDTC;$/;"	t	typeref:struct:_AT91S_WDTC
AT91_REG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef volatile unsigned int AT91_REG;\/\/ Hardware register definition$/;"	t
CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_ACR; 	\/\/ Abort Command Register$/;"	m	struct:_AT91S_CAN
CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_BR; 	\/\/ Baudrate Register$/;"	m	struct:_AT91S_CAN
CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_ECR; 	\/\/ Error Counter Register$/;"	m	struct:_AT91S_CAN
CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_CAN
CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_CAN
CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_CAN
CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB0; 	\/\/ CAN Mailbox 0$/;"	m	struct:_AT91S_CAN
CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB1; 	\/\/ CAN Mailbox 1$/;"	m	struct:_AT91S_CAN
CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB10; 	\/\/ CAN Mailbox 10$/;"	m	struct:_AT91S_CAN
CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB11; 	\/\/ CAN Mailbox 11$/;"	m	struct:_AT91S_CAN
CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB12; 	\/\/ CAN Mailbox 12$/;"	m	struct:_AT91S_CAN
CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB13; 	\/\/ CAN Mailbox 13$/;"	m	struct:_AT91S_CAN
CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB14; 	\/\/ CAN Mailbox 14$/;"	m	struct:_AT91S_CAN
CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB15; 	\/\/ CAN Mailbox 15$/;"	m	struct:_AT91S_CAN
CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB2; 	\/\/ CAN Mailbox 2$/;"	m	struct:_AT91S_CAN
CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB3; 	\/\/ CAN Mailbox 3$/;"	m	struct:_AT91S_CAN
CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB4; 	\/\/ CAN Mailbox 4$/;"	m	struct:_AT91S_CAN
CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB5; 	\/\/ CAN Mailbox 5$/;"	m	struct:_AT91S_CAN
CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB6; 	\/\/ CAN Mailbox 6$/;"	m	struct:_AT91S_CAN
CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB7; 	\/\/ CAN Mailbox 7$/;"	m	struct:_AT91S_CAN
CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB8; 	\/\/ CAN Mailbox 8$/;"	m	struct:_AT91S_CAN
CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_CAN_MB	 CAN_MB9; 	\/\/ CAN Mailbox 9$/;"	m	struct:_AT91S_CAN
CAN_MB_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MAM; 	\/\/ MailBox Acceptance Mask Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MCR; 	\/\/ MailBox Control Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDH; 	\/\/ MailBox Data High Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MDL; 	\/\/ MailBox Data Low Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MFID; 	\/\/ MailBox Family ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MID; 	\/\/ MailBox ID Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MMR; 	\/\/ MailBox Mode Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MB_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MB_MSR; 	\/\/ MailBox Status Register$/;"	m	struct:_AT91S_CAN_MB
CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_CAN
CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_CAN
CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_TCR; 	\/\/ Transfer Command Register$/;"	m	struct:_AT91S_CAN
CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIM; 	\/\/ Timer Register$/;"	m	struct:_AT91S_CAN
CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_TIMESTP; 	\/\/ Time Stamp Register$/;"	m	struct:_AT91S_CAN
CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CAN_VR; 	\/\/ Version Register$/;"	m	struct:_AT91S_CAN
CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_CKGR
CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CKGR_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_CKGR
CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 CKGR_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_CKGR
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_DBGU
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_SYS
DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_DBGU
DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CIDR; 	\/\/ Chip ID Register$/;"	m	struct:_AT91S_SYS
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SYS
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_SYS
DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_DBGU
DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_EXID; 	\/\/ Chip ID Extension Register$/;"	m	struct:_AT91S_SYS
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_DBGU
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_FNTR; 	\/\/ Force NTRST Register$/;"	m	struct:_AT91S_SYS
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_DBGU
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_DBGU
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_DBGU
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SYS
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SYS
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_DBGU
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SYS
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_DBGU
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_SYS
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SYS
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SYS
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_DBGU
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 DBGU_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SYS
EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ALE; 	\/\/ Alignment Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_CSE; 	\/\/ Carrier Sense Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_DTF; 	\/\/ Deferred Transmission Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ECOL; 	\/\/ Excessive Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ELE; 	\/\/ Excessive Length Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FCSE; 	\/\/ Frame Check Sequence Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FRO; 	\/\/ Frames Received OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_FTO; 	\/\/ Frames Transmitted OK Register$/;"	m	struct:_AT91S_EMAC
EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRB; 	\/\/ Hash Address Bottom[31:0]$/;"	m	struct:_AT91S_EMAC
EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_HRT; 	\/\/ Hash Address Top[63:32]$/;"	m	struct:_AT91S_EMAC
EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_EMAC
EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_EMAC
EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_LCOL; 	\/\/ Late Collision Register$/;"	m	struct:_AT91S_EMAC
EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MAN; 	\/\/ PHY Maintenance Register$/;"	m	struct:_AT91S_EMAC
EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_MCF; 	\/\/ Multiple Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCFGR; 	\/\/ Network Configuration Register$/;"	m	struct:_AT91S_EMAC
EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NCR; 	\/\/ Network Control Register$/;"	m	struct:_AT91S_EMAC
EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_NSR; 	\/\/ Network Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PFR; 	\/\/ Pause Frames received Register$/;"	m	struct:_AT91S_EMAC
EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_PTR; 	\/\/ Pause Time Register$/;"	m	struct:_AT91S_EMAC
EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RBQP; 	\/\/ Receive Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_REV; 	\/\/ Revision Register$/;"	m	struct:_AT91S_EMAC
EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RJA; 	\/\/ Receive Jabbers Register$/;"	m	struct:_AT91S_EMAC
EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RLE; 	\/\/ Receive Length Field Mismatch Register$/;"	m	struct:_AT91S_EMAC
EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_ROV; 	\/\/ Receive Overrun Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RRE; 	\/\/ Receive Ressource Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSE; 	\/\/ Receive Symbol Errors Register$/;"	m	struct:_AT91S_EMAC
EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_RSR; 	\/\/ Receive Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1H; 	\/\/ Specific Address 1 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA1L; 	\/\/ Specific Address 1 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2H; 	\/\/ Specific Address 2 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA2L; 	\/\/ Specific Address 2 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3H; 	\/\/ Specific Address 3 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA3L; 	\/\/ Specific Address 3 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4H; 	\/\/ Specific Address 4 Top, Last 2 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SA4L; 	\/\/ Specific Address 4 Bottom, First 4 bytes$/;"	m	struct:_AT91S_EMAC
EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_SCF; 	\/\/ Single Collision Frame Register$/;"	m	struct:_AT91S_EMAC
EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_STE; 	\/\/ SQE Test Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TBQP; 	\/\/ Transmit Buffer Queue Pointer$/;"	m	struct:_AT91S_EMAC
EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TID; 	\/\/ Type ID Checking Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPF; 	\/\/ Transmitted Pause Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TPQ; 	\/\/ Transmit Pause Quantum Register$/;"	m	struct:_AT91S_EMAC
EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TSR; 	\/\/ Transmit Status Register$/;"	m	struct:_AT91S_EMAC
EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_TUND; 	\/\/ Transmit Underrun Error Register$/;"	m	struct:_AT91S_EMAC
EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USF; 	\/\/ Undersize Frames Register$/;"	m	struct:_AT91S_EMAC
EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_USRIO; 	\/\/ USER Input\/Output Register$/;"	m	struct:_AT91S_EMAC
EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 EMAC_WOL; 	\/\/ Wake On LAN Register$/;"	m	struct:_AT91S_EMAC
MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_AASR; 	\/\/ MC Abort Address Status Register$/;"	m	struct:_AT91S_MC
MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_ASR; 	\/\/ MC Abort Status Register$/;"	m	struct:_AT91S_MC
MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_FCR; 	\/\/ MC Flash Command Register$/;"	m	struct:_AT91S_MC
MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_FMR; 	\/\/ MC Flash Mode Register$/;"	m	struct:_AT91S_MC
MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_FSR; 	\/\/ MC Flash Status Register$/;"	m	struct:_AT91S_MC
MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 MC_RCR; 	\/\/ MC Remap Control Register$/;"	m	struct:_AT91S_MC
PDC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_PDC
PDC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_PDC
PDC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_PDC
PDC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_PDC
PDC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PDC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_PDC
PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOA_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_SYS
PIOB_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_SYS
PIOB_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_SYS
PIOB_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_SYS
PIOB_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PIOB_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_SYS
PIOB_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_SYS
PIOB_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_SYS
PIOB_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_SYS
PIOB_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_SYS
PIOB_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_SYS
PIOB_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_SYS
PIOB_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIOB_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_SYS
PIO_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ABSR; 	\/\/ AB Select Status Register$/;"	m	struct:_AT91S_PIO
PIO_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ASR; 	\/\/ Select A Register$/;"	m	struct:_AT91S_PIO
PIO_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_BSR; 	\/\/ Select B Register$/;"	m	struct:_AT91S_PIO
PIO_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_CODR; 	\/\/ Clear Output Data Register$/;"	m	struct:_AT91S_PIO
PIO_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFDR; 	\/\/ Input Filter Disable Register$/;"	m	struct:_AT91S_PIO
PIO_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFER; 	\/\/ Input Filter Enable Register$/;"	m	struct:_AT91S_PIO
PIO_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IFSR; 	\/\/ Input Filter Status Register$/;"	m	struct:_AT91S_PIO
PIO_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PIO
PIO_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_PIO
PIO_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDDR; 	\/\/ Multi-driver Disable Register$/;"	m	struct:_AT91S_PIO
PIO_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDER; 	\/\/ Multi-driver Enable Register$/;"	m	struct:_AT91S_PIO
PIO_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_MDSR; 	\/\/ Multi-driver Status Register$/;"	m	struct:_AT91S_PIO
PIO_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODR; 	\/\/ Output Disable Registerr$/;"	m	struct:_AT91S_PIO
PIO_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_ODSR; 	\/\/ Output Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OER; 	\/\/ Output Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OSR; 	\/\/ Output Status Register$/;"	m	struct:_AT91S_PIO
PIO_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWDR; 	\/\/ Output Write Disable Register$/;"	m	struct:_AT91S_PIO
PIO_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWER; 	\/\/ Output Write Enable Register$/;"	m	struct:_AT91S_PIO
PIO_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_OWSR; 	\/\/ Output Write Status Register$/;"	m	struct:_AT91S_PIO
PIO_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDR; 	\/\/ PIO Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PDSR; 	\/\/ Pin Data Status Register$/;"	m	struct:_AT91S_PIO
PIO_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PER; 	\/\/ PIO Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUDR; 	\/\/ Pull-up Disable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUER; 	\/\/ Pull-up Enable Register$/;"	m	struct:_AT91S_PIO
PIO_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PPUSR; 	\/\/ Pull-up Status Register$/;"	m	struct:_AT91S_PIO
PIO_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_PSR; 	\/\/ PIO Status Register$/;"	m	struct:_AT91S_PIO
PIO_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PIO_SODR; 	\/\/ Set Output Data Register$/;"	m	struct:_AT91S_PIO
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_PITC
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIIR; 	\/\/ Period Interval Image Register$/;"	m	struct:_AT91S_SYS
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_PITC
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIMR; 	\/\/ Period Interval Mode Register$/;"	m	struct:_AT91S_SYS
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_PITC
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PISR; 	\/\/ Period Interval Status Register$/;"	m	struct:_AT91S_SYS
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_PITC
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PITC_PIVR; 	\/\/ Period Interval Value Register$/;"	m	struct:_AT91S_SYS
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_PMC
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SYS
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_PMC
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SYS
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_PMC
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SYS
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_PMC
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCFR; 	\/\/ Main Clock  Frequency Register$/;"	m	struct:_AT91S_SYS
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_PMC
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MCKR; 	\/\/ Master Clock Register$/;"	m	struct:_AT91S_SYS
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_PMC
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_MOR; 	\/\/ Main Oscillator Register$/;"	m	struct:_AT91S_SYS
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCDR; 	\/\/ Peripheral Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCER; 	\/\/ Peripheral Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_PMC
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCKR[4]; 	\/\/ Programmable Clock Register$/;"	m	struct:_AT91S_SYS
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PCSR; 	\/\/ Peripheral Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_PMC
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_PLLR; 	\/\/ PLL Register$/;"	m	struct:_AT91S_SYS
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_PMC
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCDR; 	\/\/ System Clock Disable Register$/;"	m	struct:_AT91S_SYS
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_PMC
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCER; 	\/\/ System Clock Enable Register$/;"	m	struct:_AT91S_SYS
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_PMC
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SCSR; 	\/\/ System Clock Status Register$/;"	m	struct:_AT91S_SYS
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_PMC
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PMC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SYS
PWMC_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CCNTR; 	\/\/ Channel Counter Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CDTYR; 	\/\/ Channel Duty Cycle Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_PWMC_CH	 PWMC_CH[4]; 	\/\/ PWMC Channel$/;"	m	struct:_AT91S_PWMC
PWMC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CMR; 	\/\/ Channel Mode Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CPRDR; 	\/\/ Channel Period Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_CUPDR; 	\/\/ Channel Update Register$/;"	m	struct:_AT91S_PWMC_CH
PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_DIS; 	\/\/ PWMC Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ENA; 	\/\/ PWMC Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IDR; 	\/\/ PWMC Interrupt Disable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IER; 	\/\/ PWMC Interrupt Enable Register$/;"	m	struct:_AT91S_PWMC
PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_IMR; 	\/\/ PWMC Interrupt Mask Register$/;"	m	struct:_AT91S_PWMC
PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_ISR; 	\/\/ PWMC Interrupt Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_MR; 	\/\/ PWMC Mode Register$/;"	m	struct:_AT91S_PWMC
PWMC_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_Reserved[3]; 	\/\/ Reserved$/;"	m	struct:_AT91S_PWMC_CH
PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_SR; 	\/\/ PWMC Status Register$/;"	m	struct:_AT91S_PWMC
PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 PWMC_VR; 	\/\/ PWMC Version Register$/;"	m	struct:_AT91S_PWMC
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_RSTC
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RCR; 	\/\/ Reset Control Register$/;"	m	struct:_AT91S_SYS
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_RSTC
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RMR; 	\/\/ Reset Mode Register$/;"	m	struct:_AT91S_SYS
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_RSTC
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RSTC_RSR; 	\/\/ Reset Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTAR; 	\/\/ Real-time Alarm Register$/;"	m	struct:_AT91S_SYS
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTMR; 	\/\/ Real-time Mode Register$/;"	m	struct:_AT91S_SYS
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTSR; 	\/\/ Real-time Status Register$/;"	m	struct:_AT91S_SYS
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_RTTC
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 RTTC_RTVR; 	\/\/ Real-time Value Register$/;"	m	struct:_AT91S_SYS
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_CKGR
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[21]; 	\/\/ $/;"	m	struct:_AT91S_MC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[52]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[55]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[5]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved0[7]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[13]; 	\/\/ $/;"	m	struct:_AT91S_EMAC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_AIC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[1]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[3]; 	\/\/ $/;"	m	struct:_AT91S_TWI
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[44]; 	\/\/ $/;"	m	struct:_AT91S_ADC
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[45]; 	\/\/ $/;"	m	struct:_AT91S_DBGU
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[48]; 	\/\/ $/;"	m	struct:_AT91S_SPI
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_CAN
Reserved1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved1[64]; 	\/\/ $/;"	m	struct:_AT91S_PWMC
Reserved10	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved10[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved11	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved11[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved12	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved12[85]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved13	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved13[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved14	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved14[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved15	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved15[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved16	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved16[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved17	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved17[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved18	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved18[9]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved19	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved19[341]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[1]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[35]; 	\/\/ $/;"	m	struct:_AT91S_AES
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[44]; 	\/\/ $/;"	m	struct:_AT91S_USART
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved2[4]; 	\/\/ $/;"	m	struct:_AT91S_TCB
Reserved20	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved20[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved21	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved21[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved22	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved22[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved23	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved23[3]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved24	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved24[4]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved25	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved25[36]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved26	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved26[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved27	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved27[5]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[2]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[3]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[44]; 	\/\/ $/;"	m	struct:_AT91S_SSC
Reserved3	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved3[7]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[1]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[37]; 	\/\/ $/;"	m	struct:_AT91S_TDES
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[3]; 	\/\/ $/;"	m	struct:_AT91S_UDP
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[45]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved4	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved4[4]; 	\/\/ $/;"	m	struct:_AT91S_PMC
Reserved5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[54]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved5	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved5[9]; 	\/\/ $/;"	m	struct:_AT91S_PIO
Reserved6	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved6[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved7	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved7[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved8	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved8[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
Reserved9	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 Reserved9[1]; 	\/\/ $/;"	m	struct:_AT91S_SYS
SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SPI
SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_CSR[4]; 	\/\/ Chip Select Register$/;"	m	struct:_AT91S_SPI
SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SPI
SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SPI
SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SPI
SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_SPI
SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SPI
SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SPI
SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RDR; 	\/\/ Receive Data Register$/;"	m	struct:_AT91S_SPI
SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SPI
SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TDR; 	\/\/ Transmit Data Register$/;"	m	struct:_AT91S_SPI
SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SPI
SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SPI
SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SPI_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SPI
SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_CMR; 	\/\/ Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_SSC
SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_SSC
SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_SSC
SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_SSC
SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_SSC
SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_SSC
SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCMR; 	\/\/ Receive Clock ModeRegister$/;"	m	struct:_AT91S_SSC
SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RFMR; 	\/\/ Receive Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_SSC
SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_RSHR; 	\/\/ Receive Sync Holding Register$/;"	m	struct:_AT91S_SSC
SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_SSC
SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCMR; 	\/\/ Transmit Clock Mode Register$/;"	m	struct:_AT91S_SSC
SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TFMR; 	\/\/ Transmit Frame Mode Register$/;"	m	struct:_AT91S_SSC
SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_SSC
SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_SSC
SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_SSC
SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 SSC_TSHR; 	\/\/ Transmit Sync Holding Register$/;"	m	struct:_AT91S_SSC
TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TCB_BCR; 	\/\/ TC Block Control Register$/;"	m	struct:_AT91S_TCB
TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TCB_BMR; 	\/\/ TC Block Mode Register$/;"	m	struct:_AT91S_TCB
TCB_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC0; 	\/\/ TC Channel 0$/;"	m	struct:_AT91S_TCB
TCB_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC1; 	\/\/ TC Channel 1$/;"	m	struct:_AT91S_TCB
TCB_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91S_TC	 TCB_TC2; 	\/\/ TC Channel 2$/;"	m	struct:_AT91S_TCB
TC_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_CCR; 	\/\/ Channel Control Register$/;"	m	struct:_AT91S_TC
TC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_CMR; 	\/\/ Channel Mode Register (Capture Mode \/ Waveform Mode)$/;"	m	struct:_AT91S_TC
TC_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_CV; 	\/\/ Counter Value$/;"	m	struct:_AT91S_TC
TC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TC
TC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TC
TC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TC
TC_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_RA; 	\/\/ Register A$/;"	m	struct:_AT91S_TC
TC_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_RB; 	\/\/ Register B$/;"	m	struct:_AT91S_TC
TC_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_RC; 	\/\/ Register C$/;"	m	struct:_AT91S_TC
TC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TC_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TC
TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TDES
TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDATAxR[2]; 	\/\/ Input Data x Register$/;"	m	struct:_AT91S_TDES
TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TDES
TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TDES
TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TDES
TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_TDES
TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_IVxR[2]; 	\/\/ Initialization Vector x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY1WxR[2]; 	\/\/ Key 1 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY2WxR[2]; 	\/\/ Key 2 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_KEY3WxR[2]; 	\/\/ Key 3 Word x Register$/;"	m	struct:_AT91S_TDES
TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_TDES
TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_ODATAxR[2]; 	\/\/ Output Data x Register$/;"	m	struct:_AT91S_TDES
TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_TDES
TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_TDES
TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_TDES
TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_TDES
TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TDES_VR; 	\/\/ TDES Version Register$/;"	m	struct:_AT91S_TDES
TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_TWI
TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_CWGR; 	\/\/ Clock Waveform Generator Register$/;"	m	struct:_AT91S_TWI
TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IADR; 	\/\/ Internal Address Register$/;"	m	struct:_AT91S_TWI
TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_TWI
TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_TWI
TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_TWI
TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_MMR; 	\/\/ Master Mode Register$/;"	m	struct:_AT91S_TWI
TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_RHR; 	\/\/ Receive Holding Register$/;"	m	struct:_AT91S_TWI
TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_SR; 	\/\/ Status Register$/;"	m	struct:_AT91S_TWI
TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 TWI_THR; 	\/\/ Transmit Holding Register$/;"	m	struct:_AT91S_TWI
UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_CSR[6]; 	\/\/ Endpoint Control and Status Register$/;"	m	struct:_AT91S_UDP
UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_FADDR; 	\/\/ Function Address Register$/;"	m	struct:_AT91S_UDP
UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_FDR[6]; 	\/\/ Endpoint FIFO Data Register$/;"	m	struct:_AT91S_UDP
UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_GLBSTATE; 	\/\/ Global State Register$/;"	m	struct:_AT91S_UDP
UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_ICR; 	\/\/ Interrupt Clear Register$/;"	m	struct:_AT91S_UDP
UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_UDP
UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_UDP
UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_UDP
UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_ISR; 	\/\/ Interrupt Status Register$/;"	m	struct:_AT91S_UDP
UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_NUM; 	\/\/ Frame Number Register$/;"	m	struct:_AT91S_UDP
UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_RSTEP; 	\/\/ Reset Endpoint Register$/;"	m	struct:_AT91S_UDP
UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 UDP_TXVC; 	\/\/ Transceiver Control Register$/;"	m	struct:_AT91S_UDP
US_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_BRGR; 	\/\/ Baud Rate Generator Register$/;"	m	struct:_AT91S_USART
US_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_CR; 	\/\/ Control Register$/;"	m	struct:_AT91S_USART
US_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_CSR; 	\/\/ Channel Status Register$/;"	m	struct:_AT91S_USART
US_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_FIDI; 	\/\/ FI_DI_Ratio Register$/;"	m	struct:_AT91S_USART
US_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IDR; 	\/\/ Interrupt Disable Register$/;"	m	struct:_AT91S_USART
US_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IER; 	\/\/ Interrupt Enable Register$/;"	m	struct:_AT91S_USART
US_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IF; 	\/\/ IRDA_FILTER Register$/;"	m	struct:_AT91S_USART
US_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_IMR; 	\/\/ Interrupt Mask Register$/;"	m	struct:_AT91S_USART
US_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_MR; 	\/\/ Mode Register$/;"	m	struct:_AT91S_USART
US_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_NER; 	\/\/ Nb Errors Register$/;"	m	struct:_AT91S_USART
US_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_PTCR; 	\/\/ PDC Transfer Control Register$/;"	m	struct:_AT91S_USART
US_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_PTSR; 	\/\/ PDC Transfer Status Register$/;"	m	struct:_AT91S_USART
US_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RCR; 	\/\/ Receive Counter Register$/;"	m	struct:_AT91S_USART
US_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RHR; 	\/\/ Receiver Holding Register$/;"	m	struct:_AT91S_USART
US_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RNCR; 	\/\/ Receive Next Counter Register$/;"	m	struct:_AT91S_USART
US_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RNPR; 	\/\/ Receive Next Pointer Register$/;"	m	struct:_AT91S_USART
US_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RPR; 	\/\/ Receive Pointer Register$/;"	m	struct:_AT91S_USART
US_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_RTOR; 	\/\/ Receiver Time-out Register$/;"	m	struct:_AT91S_USART
US_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TCR; 	\/\/ Transmit Counter Register$/;"	m	struct:_AT91S_USART
US_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_THR; 	\/\/ Transmitter Holding Register$/;"	m	struct:_AT91S_USART
US_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TNCR; 	\/\/ Transmit Next Counter Register$/;"	m	struct:_AT91S_USART
US_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TNPR; 	\/\/ Transmit Next Pointer Register$/;"	m	struct:_AT91S_USART
US_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TPR; 	\/\/ Transmit Pointer Register$/;"	m	struct:_AT91S_USART
US_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 US_TTGR; 	\/\/ Transmitter Time-guard Register$/;"	m	struct:_AT91S_USART
VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_SYS
VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 VREG_MR; 	\/\/ Voltage Regulator Mode Register$/;"	m	struct:_AT91S_VREG
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_SYS
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDCR; 	\/\/ Watchdog Control Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_SYS
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDMR; 	\/\/ Watchdog Mode Register$/;"	m	struct:_AT91S_WDTC
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_SYS
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^	AT91_REG	 WDTC_WDSR; 	\/\/ Watchdog Status Register$/;"	m	struct:_AT91S_WDTC
_AT91S_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_ADC {$/;"	s
_AT91S_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_AES {$/;"	s
_AT91S_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_AIC {$/;"	s
_AT91S_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_CAN {$/;"	s
_AT91S_CAN_MB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_CAN_MB {$/;"	s
_AT91S_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_CKGR {$/;"	s
_AT91S_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_DBGU {$/;"	s
_AT91S_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_EMAC {$/;"	s
_AT91S_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_MC {$/;"	s
_AT91S_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PDC {$/;"	s
_AT91S_PIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PIO {$/;"	s
_AT91S_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PITC {$/;"	s
_AT91S_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PMC {$/;"	s
_AT91S_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC {$/;"	s
_AT91S_PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_PWMC_CH {$/;"	s
_AT91S_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_RSTC {$/;"	s
_AT91S_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_RTTC {$/;"	s
_AT91S_SPI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_SPI {$/;"	s
_AT91S_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_SSC {$/;"	s
_AT91S_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_SYS {$/;"	s
_AT91S_TC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TC {$/;"	s
_AT91S_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TCB {$/;"	s
_AT91S_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TDES {$/;"	s
_AT91S_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_TWI {$/;"	s
_AT91S_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_UDP {$/;"	s
_AT91S_USART	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_USART {$/;"	s
_AT91S_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_VREG {$/;"	s
_AT91S_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256.h	/^typedef struct _AT91S_WDTC {$/;"	s
ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1366;"	d
ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1367;"	d
ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1368;"	d
ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1369;"	d
ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1370;"	d
ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1371;"	d
ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1372;"	d
ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1373;"	d
ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1359;"	d
ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1358;"	d
ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1360;"	d
ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1356;"	d
ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1364;"	d
ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1363;"	d
ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1365;"	d
ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1362;"	d
ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1357;"	d
ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1382;"	d
ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1383;"	d
ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1375;"	d
ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1379;"	d
ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1378;"	d
ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1374;"	d
ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1361;"	d
ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1377;"	d
ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1381;"	d
ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1380;"	d
ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1376;"	d
AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1459;"	d
AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1466;"	d
AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1462;"	d
AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1461;"	d
AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1463;"	d
AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1464;"	d
AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1468;"	d
AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1465;"	d
AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1460;"	d
AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1467;"	d
AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1478;"	d
AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1479;"	d
AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1471;"	d
AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1475;"	d
AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1474;"	d
AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1470;"	d
AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1473;"	d
AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1477;"	d
AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1476;"	d
AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1472;"	d
AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1469;"	d
AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	63;"	d
AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	70;"	d
AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	68;"	d
AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	72;"	d
AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	71;"	d
AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	73;"	d
AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	59;"	d
AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	66;"	d
AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	65;"	d
AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	64;"	d
AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	62;"	d
AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	61;"	d
AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	67;"	d
AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	60;"	d
AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	58;"	d
AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	56;"	d
AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	69;"	d
AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	57;"	d
AT91C_ADC_CDR0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2115;"	d
AT91C_ADC_CDR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2120;"	d
AT91C_ADC_CDR2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2113;"	d
AT91C_ADC_CDR3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2114;"	d
AT91C_ADC_CDR4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2119;"	d
AT91C_ADC_CDR5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2116;"	d
AT91C_ADC_CDR6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2125;"	d
AT91C_ADC_CDR7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2124;"	d
AT91C_ADC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1409;"	d
AT91C_ADC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1410;"	d
AT91C_ADC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1411;"	d
AT91C_ADC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1412;"	d
AT91C_ADC_CH4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1413;"	d
AT91C_ADC_CH5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1414;"	d
AT91C_ADC_CH6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1415;"	d
AT91C_ADC_CH7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1416;"	d
AT91C_ADC_CHDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2117;"	d
AT91C_ADC_CHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2127;"	d
AT91C_ADC_CHSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2128;"	d
AT91C_ADC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2123;"	d
AT91C_ADC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1446;"	d
AT91C_ADC_DRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1436;"	d
AT91C_ADC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1438;"	d
AT91C_ADC_EOC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1420;"	d
AT91C_ADC_EOC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1421;"	d
AT91C_ADC_EOC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1422;"	d
AT91C_ADC_EOC3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1423;"	d
AT91C_ADC_EOC4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1424;"	d
AT91C_ADC_EOC5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1425;"	d
AT91C_ADC_EOC6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1426;"	d
AT91C_ADC_EOC7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1427;"	d
AT91C_ADC_GOVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1437;"	d
AT91C_ADC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2122;"	d
AT91C_ADC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2126;"	d
AT91C_ADC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2130;"	d
AT91C_ADC_LCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2121;"	d
AT91C_ADC_LDATA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1441;"	d
AT91C_ADC_LOWRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1399;"	d
AT91C_ADC_LOWRES_10_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1400;"	d
AT91C_ADC_LOWRES_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1401;"	d
AT91C_ADC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2129;"	d
AT91C_ADC_OVRE0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1428;"	d
AT91C_ADC_OVRE1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1429;"	d
AT91C_ADC_OVRE2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1430;"	d
AT91C_ADC_OVRE3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1431;"	d
AT91C_ADC_OVRE4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1432;"	d
AT91C_ADC_OVRE5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1433;"	d
AT91C_ADC_OVRE6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1434;"	d
AT91C_ADC_OVRE7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1435;"	d
AT91C_ADC_PRESCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1405;"	d
AT91C_ADC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2103;"	d
AT91C_ADC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2102;"	d
AT91C_ADC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2111;"	d
AT91C_ADC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2107;"	d
AT91C_ADC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2106;"	d
AT91C_ADC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2108;"	d
AT91C_ADC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1439;"	d
AT91C_ADC_SHTIM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1407;"	d
AT91C_ADC_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1402;"	d
AT91C_ADC_SLEEP_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1404;"	d
AT91C_ADC_SLEEP_NORMAL_MODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1403;"	d
AT91C_ADC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2118;"	d
AT91C_ADC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1386;"	d
AT91C_ADC_STARTUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1406;"	d
AT91C_ADC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1385;"	d
AT91C_ADC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2109;"	d
AT91C_ADC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2105;"	d
AT91C_ADC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2104;"	d
AT91C_ADC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2110;"	d
AT91C_ADC_TRGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1388;"	d
AT91C_ADC_TRGEN_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1389;"	d
AT91C_ADC_TRGEN_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1390;"	d
AT91C_ADC_TRGSEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1391;"	d
AT91C_ADC_TRGSEL_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1398;"	d
AT91C_ADC_TRGSEL_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1392;"	d
AT91C_ADC_TRGSEL_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1393;"	d
AT91C_ADC_TRGSEL_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1394;"	d
AT91C_ADC_TRGSEL_TIOA3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1395;"	d
AT91C_ADC_TRGSEL_TIOA4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1396;"	d
AT91C_ADC_TRGSEL_TIOA5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1397;"	d
AT91C_AES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1498;"	d
AT91C_AES_CFBS_128_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1499;"	d
AT91C_AES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1502;"	d
AT91C_AES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1501;"	d
AT91C_AES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1500;"	d
AT91C_AES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1503;"	d
AT91C_AES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1485;"	d
AT91C_AES_CKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1504;"	d
AT91C_AES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2148;"	d
AT91C_AES_CTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1505;"	d
AT91C_AES_CTYPE_TYPE1_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1506;"	d
AT91C_AES_CTYPE_TYPE2_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1507;"	d
AT91C_AES_CTYPE_TYPE3_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1508;"	d
AT91C_AES_CTYPE_TYPE4_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1509;"	d
AT91C_AES_CTYPE_TYPE5_EN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1510;"	d
AT91C_AES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1512;"	d
AT91C_AES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1513;"	d
AT91C_AES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1514;"	d
AT91C_AES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2147;"	d
AT91C_AES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2149;"	d
AT91C_AES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2151;"	d
AT91C_AES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2150;"	d
AT91C_AES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2153;"	d
AT91C_AES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2143;"	d
AT91C_AES_KEYWxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2152;"	d
AT91C_AES_LOADSEED	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1483;"	d
AT91C_AES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1497;"	d
AT91C_AES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2144;"	d
AT91C_AES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2146;"	d
AT91C_AES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1491;"	d
AT91C_AES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1493;"	d
AT91C_AES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1495;"	d
AT91C_AES_OPMOD_CTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1496;"	d
AT91C_AES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1492;"	d
AT91C_AES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1494;"	d
AT91C_AES_PROCDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1486;"	d
AT91C_AES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2133;"	d
AT91C_AES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2141;"	d
AT91C_AES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2137;"	d
AT91C_AES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2138;"	d
AT91C_AES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2134;"	d
AT91C_AES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2140;"	d
AT91C_AES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1515;"	d
AT91C_AES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1487;"	d
AT91C_AES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1489;"	d
AT91C_AES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1488;"	d
AT91C_AES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1490;"	d
AT91C_AES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1481;"	d
AT91C_AES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1482;"	d
AT91C_AES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2136;"	d
AT91C_AES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2135;"	d
AT91C_AES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2139;"	d
AT91C_AES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2132;"	d
AT91C_AES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1516;"	d
AT91C_AES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1517;"	d
AT91C_AES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1521;"	d
AT91C_AES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1522;"	d
AT91C_AES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1524;"	d
AT91C_AES_URAT_MODEREG_WRITE_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1526;"	d
AT91C_AES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1523;"	d
AT91C_AES_URAT_OUT_DAT_READ_SUBKEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1525;"	d
AT91C_AES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1527;"	d
AT91C_AES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2145;"	d
AT91C_AIC_CISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1614;"	d
AT91C_AIC_DCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1602;"	d
AT91C_AIC_DCR_GMSK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	90;"	d
AT91C_AIC_DCR_PROT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	89;"	d
AT91C_AIC_EOICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1603;"	d
AT91C_AIC_FFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1613;"	d
AT91C_AIC_FFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1610;"	d
AT91C_AIC_FFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1605;"	d
AT91C_AIC_FVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1601;"	d
AT91C_AIC_ICCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1606;"	d
AT91C_AIC_IDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1615;"	d
AT91C_AIC_IECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1611;"	d
AT91C_AIC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1608;"	d
AT91C_AIC_IPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1609;"	d
AT91C_AIC_ISCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1612;"	d
AT91C_AIC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1607;"	d
AT91C_AIC_IVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1599;"	d
AT91C_AIC_NFIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	86;"	d
AT91C_AIC_NIRQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	87;"	d
AT91C_AIC_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	75;"	d
AT91C_AIC_PRIOR_HIGHEST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	77;"	d
AT91C_AIC_PRIOR_LOWEST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	76;"	d
AT91C_AIC_SMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1600;"	d
AT91C_AIC_SPU	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1616;"	d
AT91C_AIC_SRCTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	78;"	d
AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	80;"	d
AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	82;"	d
AT91C_AIC_SRCTYPE_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	83;"	d
AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	79;"	d
AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	81;"	d
AT91C_AIC_SRCTYPE_POSITIVE_EDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	84;"	d
AT91C_AIC_SVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1604;"	d
AT91C_BASE_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2432;"	d
AT91C_BASE_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2434;"	d
AT91C_BASE_AIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2387;"	d
AT91C_BASE_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2429;"	d
AT91C_BASE_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2421;"	d
AT91C_BASE_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2422;"	d
AT91C_BASE_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2423;"	d
AT91C_BASE_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2424;"	d
AT91C_BASE_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2425;"	d
AT91C_BASE_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2426;"	d
AT91C_BASE_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2427;"	d
AT91C_BASE_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2428;"	d
AT91C_BASE_CKGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2392;"	d
AT91C_BASE_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2389;"	d
AT91C_BASE_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2430;"	d
AT91C_BASE_MC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2399;"	d
AT91C_BASE_PDC_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2431;"	d
AT91C_BASE_PDC_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2433;"	d
AT91C_BASE_PDC_DBGU	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2388;"	d
AT91C_BASE_PDC_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2402;"	d
AT91C_BASE_PDC_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2400;"	d
AT91C_BASE_PDC_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2408;"	d
AT91C_BASE_PDC_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2435;"	d
AT91C_BASE_PDC_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2406;"	d
AT91C_BASE_PDC_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2404;"	d
AT91C_BASE_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2390;"	d
AT91C_BASE_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2391;"	d
AT91C_BASE_PITC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2396;"	d
AT91C_BASE_PMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2393;"	d
AT91C_BASE_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2415;"	d
AT91C_BASE_PWMC_CH0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2414;"	d
AT91C_BASE_PWMC_CH1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2413;"	d
AT91C_BASE_PWMC_CH2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2412;"	d
AT91C_BASE_PWMC_CH3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2411;"	d
AT91C_BASE_RSTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2394;"	d
AT91C_BASE_RTTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2395;"	d
AT91C_BASE_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2403;"	d
AT91C_BASE_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2401;"	d
AT91C_BASE_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2409;"	d
AT91C_BASE_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2386;"	d
AT91C_BASE_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2417;"	d
AT91C_BASE_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2418;"	d
AT91C_BASE_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2419;"	d
AT91C_BASE_TCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2420;"	d
AT91C_BASE_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2436;"	d
AT91C_BASE_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2410;"	d
AT91C_BASE_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2416;"	d
AT91C_BASE_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2407;"	d
AT91C_BASE_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2405;"	d
AT91C_BASE_VREG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2398;"	d
AT91C_BASE_WDTC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2397;"	d
AT91C_CAN_ABM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1149;"	d
AT91C_CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2046;"	d
AT91C_CAN_AERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1182;"	d
AT91C_CAN_BERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1184;"	d
AT91C_CAN_BOFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1175;"	d
AT91C_CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2049;"	d
AT91C_CAN_BRP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1196;"	d
AT91C_CAN_CANEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1147;"	d
AT91C_CAN_CERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1180;"	d
AT91C_CAN_DRPT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1154;"	d
AT91C_CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2042;"	d
AT91C_CAN_ERRA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1172;"	d
AT91C_CAN_ERRP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1174;"	d
AT91C_CAN_FERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1183;"	d
AT91C_CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2045;"	d
AT91C_CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2041;"	d
AT91C_CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2040;"	d
AT91C_CAN_LPM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1148;"	d
AT91C_CAN_MABT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1105;"	d
AT91C_CAN_MACR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1111;"	d
AT91C_CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1156;"	d
AT91C_CAN_MB0_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1968;"	d
AT91C_CAN_MB0_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1969;"	d
AT91C_CAN_MB0_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1973;"	d
AT91C_CAN_MB0_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1967;"	d
AT91C_CAN_MB0_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1972;"	d
AT91C_CAN_MB0_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1970;"	d
AT91C_CAN_MB0_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1974;"	d
AT91C_CAN_MB0_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1971;"	d
AT91C_CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1157;"	d
AT91C_CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1166;"	d
AT91C_CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1167;"	d
AT91C_CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1168;"	d
AT91C_CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1169;"	d
AT91C_CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1170;"	d
AT91C_CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1171;"	d
AT91C_CAN_MB1_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1980;"	d
AT91C_CAN_MB1_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1982;"	d
AT91C_CAN_MB1_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1981;"	d
AT91C_CAN_MB1_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1976;"	d
AT91C_CAN_MB1_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1983;"	d
AT91C_CAN_MB1_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1977;"	d
AT91C_CAN_MB1_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1978;"	d
AT91C_CAN_MB1_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1979;"	d
AT91C_CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1158;"	d
AT91C_CAN_MB2_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1990;"	d
AT91C_CAN_MB2_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1985;"	d
AT91C_CAN_MB2_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1986;"	d
AT91C_CAN_MB2_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1988;"	d
AT91C_CAN_MB2_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1991;"	d
AT91C_CAN_MB2_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1987;"	d
AT91C_CAN_MB2_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1989;"	d
AT91C_CAN_MB2_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1992;"	d
AT91C_CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1159;"	d
AT91C_CAN_MB3_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1995;"	d
AT91C_CAN_MB3_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1997;"	d
AT91C_CAN_MB3_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2001;"	d
AT91C_CAN_MB3_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2000;"	d
AT91C_CAN_MB3_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1994;"	d
AT91C_CAN_MB3_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1996;"	d
AT91C_CAN_MB3_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1998;"	d
AT91C_CAN_MB3_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1999;"	d
AT91C_CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1160;"	d
AT91C_CAN_MB4_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2010;"	d
AT91C_CAN_MB4_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2008;"	d
AT91C_CAN_MB4_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2005;"	d
AT91C_CAN_MB4_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2009;"	d
AT91C_CAN_MB4_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2006;"	d
AT91C_CAN_MB4_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2003;"	d
AT91C_CAN_MB4_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2004;"	d
AT91C_CAN_MB4_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2007;"	d
AT91C_CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1161;"	d
AT91C_CAN_MB5_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2019;"	d
AT91C_CAN_MB5_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2013;"	d
AT91C_CAN_MB5_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2015;"	d
AT91C_CAN_MB5_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2018;"	d
AT91C_CAN_MB5_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2014;"	d
AT91C_CAN_MB5_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2016;"	d
AT91C_CAN_MB5_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2017;"	d
AT91C_CAN_MB5_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2012;"	d
AT91C_CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1162;"	d
AT91C_CAN_MB6_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2023;"	d
AT91C_CAN_MB6_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2026;"	d
AT91C_CAN_MB6_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2027;"	d
AT91C_CAN_MB6_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2025;"	d
AT91C_CAN_MB6_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2021;"	d
AT91C_CAN_MB6_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2022;"	d
AT91C_CAN_MB6_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2028;"	d
AT91C_CAN_MB6_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2024;"	d
AT91C_CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1163;"	d
AT91C_CAN_MB7_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2036;"	d
AT91C_CAN_MB7_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2030;"	d
AT91C_CAN_MB7_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2031;"	d
AT91C_CAN_MB7_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2033;"	d
AT91C_CAN_MB7_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2032;"	d
AT91C_CAN_MB7_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2034;"	d
AT91C_CAN_MB7_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2035;"	d
AT91C_CAN_MB7_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2037;"	d
AT91C_CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1164;"	d
AT91C_CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1165;"	d
AT91C_CAN_MDLC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1103;"	d
AT91C_CAN_MIDE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1098;"	d
AT91C_CAN_MIDvA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1097;"	d
AT91C_CAN_MIDvB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1096;"	d
AT91C_CAN_MMI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1107;"	d
AT91C_CAN_MOT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1088;"	d
AT91C_CAN_MOT_CONSUMER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1093;"	d
AT91C_CAN_MOT_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1089;"	d
AT91C_CAN_MOT_PRODUCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1094;"	d
AT91C_CAN_MOT_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1090;"	d
AT91C_CAN_MOT_RXOVERWRITE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1091;"	d
AT91C_CAN_MOT_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1092;"	d
AT91C_CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2044;"	d
AT91C_CAN_MRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1106;"	d
AT91C_CAN_MRTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1104;"	d
AT91C_CAN_MTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1112;"	d
AT91C_CAN_MTIMEMARK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1086;"	d
AT91C_CAN_MTIMESTAMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1102;"	d
AT91C_CAN_OVL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1150;"	d
AT91C_CAN_OVLY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1190;"	d
AT91C_CAN_PHASE1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1193;"	d
AT91C_CAN_PHASE2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1192;"	d
AT91C_CAN_PRIOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1087;"	d
AT91C_CAN_PROPAG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1194;"	d
AT91C_CAN_RBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1188;"	d
AT91C_CAN_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1202;"	d
AT91C_CAN_SERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1181;"	d
AT91C_CAN_SLEEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1176;"	d
AT91C_CAN_SMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1197;"	d
AT91C_CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2048;"	d
AT91C_CAN_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1195;"	d
AT91C_CAN_TBSY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1189;"	d
AT91C_CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2039;"	d
AT91C_CAN_TEC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1203;"	d
AT91C_CAN_TEOF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1151;"	d
AT91C_CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2047;"	d
AT91C_CAN_TIMER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1199;"	d
AT91C_CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2043;"	d
AT91C_CAN_TIMFRZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1153;"	d
AT91C_CAN_TIMRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1205;"	d
AT91C_CAN_TOVF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1178;"	d
AT91C_CAN_TSTP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1179;"	d
AT91C_CAN_TTM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1152;"	d
AT91C_CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2050;"	d
AT91C_CAN_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1177;"	d
AT91C_CAN_WARN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1173;"	d
AT91C_CKGR_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	228;"	d
AT91C_CKGR_DIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	229;"	d
AT91C_CKGR_DIV_BYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	230;"	d
AT91C_CKGR_MAINF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	225;"	d
AT91C_CKGR_MAINRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	226;"	d
AT91C_CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1704;"	d
AT91C_CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1702;"	d
AT91C_CKGR_MOSCEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	221;"	d
AT91C_CKGR_MUL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	237;"	d
AT91C_CKGR_OSCBYPASS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	222;"	d
AT91C_CKGR_OSCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	223;"	d
AT91C_CKGR_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	232;"	d
AT91C_CKGR_OUT_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	233;"	d
AT91C_CKGR_OUT_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	234;"	d
AT91C_CKGR_OUT_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	235;"	d
AT91C_CKGR_OUT_3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	236;"	d
AT91C_CKGR_PLLCOUNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	231;"	d
AT91C_CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1703;"	d
AT91C_CKGR_USBDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	238;"	d
AT91C_CKGR_USBDIV_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	239;"	d
AT91C_CKGR_USBDIV_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	240;"	d
AT91C_CKGR_USBDIV_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	241;"	d
AT91C_DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1630;"	d
AT91C_DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1633;"	d
AT91C_DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1636;"	d
AT91C_DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1632;"	d
AT91C_DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1629;"	d
AT91C_DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1637;"	d
AT91C_DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1631;"	d
AT91C_DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1640;"	d
AT91C_DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1635;"	d
AT91C_DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1634;"	d
AT91C_DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1625;"	d
AT91C_DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1626;"	d
AT91C_DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1623;"	d
AT91C_DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1639;"	d
AT91C_DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1624;"	d
AT91C_DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1619;"	d
AT91C_DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1622;"	d
AT91C_DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1618;"	d
AT91C_DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1638;"	d
AT91C_DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1627;"	d
AT91C_DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1620;"	d
AT91C_DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1621;"	d
AT91C_EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2076;"	d
AT91C_EMAC_ARP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1346;"	d
AT91C_EMAC_BEX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1310;"	d
AT91C_EMAC_BIG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1283;"	d
AT91C_EMAC_BNA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1314;"	d
AT91C_EMAC_BP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1270;"	d
AT91C_EMAC_CAF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1279;"	d
AT91C_EMAC_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1285;"	d
AT91C_EMAC_CLK_HCLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1287;"	d
AT91C_EMAC_CLK_HCLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1288;"	d
AT91C_EMAC_CLK_HCLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1289;"	d
AT91C_EMAC_CLK_HCLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1286;"	d
AT91C_EMAC_CLRSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1267;"	d
AT91C_EMAC_CODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1336;"	d
AT91C_EMAC_COL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1307;"	d
AT91C_EMAC_COMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1311;"	d
AT91C_EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2097;"	d
AT91C_EMAC_DATA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1335;"	d
AT91C_EMAC_DRFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1298;"	d
AT91C_EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2059;"	d
AT91C_EMAC_EAE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1284;"	d
AT91C_EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2068;"	d
AT91C_EMAC_EFRHD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1299;"	d
AT91C_EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2055;"	d
AT91C_EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2083;"	d
AT91C_EMAC_FD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1277;"	d
AT91C_EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2094;"	d
AT91C_EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2086;"	d
AT91C_EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2070;"	d
AT91C_EMAC_HRESP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1328;"	d
AT91C_EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2081;"	d
AT91C_EMAC_IDLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1304;"	d
AT91C_EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2066;"	d
AT91C_EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2095;"	d
AT91C_EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2088;"	d
AT91C_EMAC_INCSTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1268;"	d
AT91C_EMAC_IP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1344;"	d
AT91C_EMAC_IRXFCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1300;"	d
AT91C_EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2052;"	d
AT91C_EMAC_JFRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1278;"	d
AT91C_EMAC_LB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1262;"	d
AT91C_EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2056;"	d
AT91C_EMAC_LINK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1326;"	d
AT91C_EMAC_LINKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1302;"	d
AT91C_EMAC_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1263;"	d
AT91C_EMAC_MAG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1345;"	d
AT91C_EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2085;"	d
AT91C_EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2091;"	d
AT91C_EMAC_MDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1303;"	d
AT91C_EMAC_MFD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1318;"	d
AT91C_EMAC_MPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1266;"	d
AT91C_EMAC_MTI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1281;"	d
AT91C_EMAC_NBC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1280;"	d
AT91C_EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2080;"	d
AT91C_EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2061;"	d
AT91C_EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2092;"	d
AT91C_EMAC_OVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1316;"	d
AT91C_EMAC_PAE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1291;"	d
AT91C_EMAC_PARTREF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1350;"	d
AT91C_EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2090;"	d
AT91C_EMAC_PFRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1329;"	d
AT91C_EMAC_PHYA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1338;"	d
AT91C_EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2073;"	d
AT91C_EMAC_PTZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1330;"	d
AT91C_EMAC_RBOF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1292;"	d
AT91C_EMAC_RBOF_OFFSET_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1293;"	d
AT91C_EMAC_RBOF_OFFSET_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1294;"	d
AT91C_EMAC_RBOF_OFFSET_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1295;"	d
AT91C_EMAC_RBOF_OFFSET_3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1296;"	d
AT91C_EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2078;"	d
AT91C_EMAC_RCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1319;"	d
AT91C_EMAC_RE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1264;"	d
AT91C_EMAC_REC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1315;"	d
AT91C_EMAC_REGA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1337;"	d
AT91C_EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2087;"	d
AT91C_EMAC_REVREF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1349;"	d
AT91C_EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2077;"	d
AT91C_EMAC_RLCE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1297;"	d
AT91C_EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2057;"	d
AT91C_EMAC_RLES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1308;"	d
AT91C_EMAC_RLEX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1323;"	d
AT91C_EMAC_RMII	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1342;"	d
AT91C_EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2075;"	d
AT91C_EMAC_ROVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1327;"	d
AT91C_EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2099;"	d
AT91C_EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2067;"	d
AT91C_EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2063;"	d
AT91C_EMAC_RTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1290;"	d
AT91C_EMAC_RW	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1339;"	d
AT91C_EMAC_RXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1320;"	d
AT91C_EMAC_SA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1347;"	d
AT91C_EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2096;"	d
AT91C_EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2054;"	d
AT91C_EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2074;"	d
AT91C_EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2093;"	d
AT91C_EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2098;"	d
AT91C_EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2064;"	d
AT91C_EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2053;"	d
AT91C_EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2062;"	d
AT91C_EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2089;"	d
AT91C_EMAC_SOF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1340;"	d
AT91C_EMAC_SPD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1276;"	d
AT91C_EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2100;"	d
AT91C_EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2071;"	d
AT91C_EMAC_TCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1325;"	d
AT91C_EMAC_TE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1265;"	d
AT91C_EMAC_TGO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1309;"	d
AT91C_EMAC_THALT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1272;"	d
AT91C_EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2069;"	d
AT91C_EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2079;"	d
AT91C_EMAC_TPFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1273;"	d
AT91C_EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2084;"	d
AT91C_EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2065;"	d
AT91C_EMAC_TSTART	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1271;"	d
AT91C_EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2060;"	d
AT91C_EMAC_TUNDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1322;"	d
AT91C_EMAC_TXERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1324;"	d
AT91C_EMAC_TXUBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1321;"	d
AT91C_EMAC_TZQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1274;"	d
AT91C_EMAC_UBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1306;"	d
AT91C_EMAC_UND	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1312;"	d
AT91C_EMAC_UNI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1282;"	d
AT91C_EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2082;"	d
AT91C_EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2072;"	d
AT91C_EMAC_WESTAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1269;"	d
AT91C_EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2058;"	d
AT91C_ID_20_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2370;"	d
AT91C_ID_21_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2371;"	d
AT91C_ID_22_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2372;"	d
AT91C_ID_23_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2373;"	d
AT91C_ID_24_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2374;"	d
AT91C_ID_25_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2375;"	d
AT91C_ID_26_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2376;"	d
AT91C_ID_27_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2377;"	d
AT91C_ID_28_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2378;"	d
AT91C_ID_29_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2379;"	d
AT91C_ID_ADC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2367;"	d
AT91C_ID_AES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2368;"	d
AT91C_ID_CAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2365;"	d
AT91C_ID_EMAC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2366;"	d
AT91C_ID_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2350;"	d
AT91C_ID_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2380;"	d
AT91C_ID_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2381;"	d
AT91C_ID_PIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2352;"	d
AT91C_ID_PIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2353;"	d
AT91C_ID_PWMC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2360;"	d
AT91C_ID_SPI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2354;"	d
AT91C_ID_SPI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2355;"	d
AT91C_ID_SSC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2358;"	d
AT91C_ID_SYS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2351;"	d
AT91C_ID_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2362;"	d
AT91C_ID_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2363;"	d
AT91C_ID_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2364;"	d
AT91C_ID_TDES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2369;"	d
AT91C_ID_TWI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2359;"	d
AT91C_ID_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2361;"	d
AT91C_ID_US0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2356;"	d
AT91C_ID_US1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2357;"	d
AT91C_IFLASH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2443;"	d
AT91C_IFLASH_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2444;"	d
AT91C_ISRAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2441;"	d
AT91C_ISRAM_SIZE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2442;"	d
AT91C_MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1745;"	d
AT91C_MC_ABTSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	416;"	d
AT91C_MC_ABTSZ_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	417;"	d
AT91C_MC_ABTSZ_HWORD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	418;"	d
AT91C_MC_ABTSZ_WORD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	419;"	d
AT91C_MC_ABTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	420;"	d
AT91C_MC_ABTTYP_DATAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	421;"	d
AT91C_MC_ABTTYP_DATAW	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	422;"	d
AT91C_MC_ABTTYP_FETCH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	423;"	d
AT91C_MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1742;"	d
AT91C_MC_FCMD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	440;"	d
AT91C_MC_FCMD_CLR_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	447;"	d
AT91C_MC_FCMD_ERASE_ALL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	445;"	d
AT91C_MC_FCMD_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	442;"	d
AT91C_MC_FCMD_PROG_AND_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	443;"	d
AT91C_MC_FCMD_SET_GP_NVM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	446;"	d
AT91C_MC_FCMD_SET_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	448;"	d
AT91C_MC_FCMD_START_PROG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	441;"	d
AT91C_MC_FCMD_UNLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	444;"	d
AT91C_MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1744;"	d
AT91C_MC_FMCN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	438;"	d
AT91C_MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1747;"	d
AT91C_MC_FRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	429;"	d
AT91C_MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1746;"	d
AT91C_MC_FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	433;"	d
AT91C_MC_FWS_0FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	434;"	d
AT91C_MC_FWS_1FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	435;"	d
AT91C_MC_FWS_2FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	436;"	d
AT91C_MC_FWS_3FWS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	437;"	d
AT91C_MC_GPNVM0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	453;"	d
AT91C_MC_GPNVM1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	454;"	d
AT91C_MC_GPNVM2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	455;"	d
AT91C_MC_GPNVM3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	456;"	d
AT91C_MC_GPNVM4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	457;"	d
AT91C_MC_GPNVM5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	458;"	d
AT91C_MC_GPNVM6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	459;"	d
AT91C_MC_GPNVM7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	460;"	d
AT91C_MC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	450;"	d
AT91C_MC_LOCKE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	430;"	d
AT91C_MC_LOCKS0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	461;"	d
AT91C_MC_LOCKS1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	462;"	d
AT91C_MC_LOCKS10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	471;"	d
AT91C_MC_LOCKS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	472;"	d
AT91C_MC_LOCKS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	473;"	d
AT91C_MC_LOCKS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	474;"	d
AT91C_MC_LOCKS14	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	475;"	d
AT91C_MC_LOCKS15	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	476;"	d
AT91C_MC_LOCKS2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	463;"	d
AT91C_MC_LOCKS3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	464;"	d
AT91C_MC_LOCKS4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	465;"	d
AT91C_MC_LOCKS5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	466;"	d
AT91C_MC_LOCKS6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	467;"	d
AT91C_MC_LOCKS7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	468;"	d
AT91C_MC_LOCKS8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	469;"	d
AT91C_MC_LOCKS9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	470;"	d
AT91C_MC_MISADD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	415;"	d
AT91C_MC_MST0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	424;"	d
AT91C_MC_MST1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	425;"	d
AT91C_MC_NEBP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	432;"	d
AT91C_MC_PAGEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	449;"	d
AT91C_MC_PROGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	431;"	d
AT91C_MC_RCB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	412;"	d
AT91C_MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1743;"	d
AT91C_MC_SECURITY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	452;"	d
AT91C_MC_SVMST0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	426;"	d
AT91C_MC_SVMST1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	427;"	d
AT91C_MC_UNDADD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	414;"	d
AT91C_PA0_RXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2184;"	d
AT91C_PA10_TWD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2188;"	d
AT91C_PA11_TWCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2190;"	d
AT91C_PA12_NPCS00	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2192;"	d
AT91C_PA13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2194;"	d
AT91C_PA13_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2195;"	d
AT91C_PA14_IRQ1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2198;"	d
AT91C_PA14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2197;"	d
AT91C_PA15_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2200;"	d
AT91C_PA15_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2201;"	d
AT91C_PA16_MISO0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2203;"	d
AT91C_PA17_MOSI0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2205;"	d
AT91C_PA18_SPCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2207;"	d
AT91C_PA19_CANRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2209;"	d
AT91C_PA1_TXD0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2186;"	d
AT91C_PA20_CANTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2214;"	d
AT91C_PA21_NPCS10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2217;"	d
AT91C_PA21_TF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2216;"	d
AT91C_PA22_SPCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2220;"	d
AT91C_PA22_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2219;"	d
AT91C_PA23_MOSI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2223;"	d
AT91C_PA23_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2222;"	d
AT91C_PA24_MISO1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2226;"	d
AT91C_PA24_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2225;"	d
AT91C_PA25_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2229;"	d
AT91C_PA25_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2228;"	d
AT91C_PA26_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2232;"	d
AT91C_PA26_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2231;"	d
AT91C_PA27_DRXD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2234;"	d
AT91C_PA27_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2235;"	d
AT91C_PA28_DTXD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2237;"	d
AT91C_PA29_FIQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2239;"	d
AT91C_PA29_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2240;"	d
AT91C_PA2_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2212;"	d
AT91C_PA2_SCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2211;"	d
AT91C_PA30_IRQ0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2245;"	d
AT91C_PA30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2246;"	d
AT91C_PA3_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2243;"	d
AT91C_PA3_RTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2242;"	d
AT91C_PA4_CTS0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2248;"	d
AT91C_PA4_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2249;"	d
AT91C_PA5_RXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2251;"	d
AT91C_PA6_TXD1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2253;"	d
AT91C_PA7_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2256;"	d
AT91C_PA7_SCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2255;"	d
AT91C_PA8_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2259;"	d
AT91C_PA8_RTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2258;"	d
AT91C_PA9_CTS1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2261;"	d
AT91C_PA9_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2262;"	d
AT91C_PB0_ETXCK_EREFCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2264;"	d
AT91C_PB0_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2265;"	d
AT91C_PB10_ETX2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2269;"	d
AT91C_PB10_NPCS11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2270;"	d
AT91C_PB11_ETX3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2272;"	d
AT91C_PB11_NPCS12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2273;"	d
AT91C_PB12_ETXER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2275;"	d
AT91C_PB12_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2276;"	d
AT91C_PB13_ERX2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2278;"	d
AT91C_PB13_NPCS01	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2279;"	d
AT91C_PB14_ERX3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2281;"	d
AT91C_PB14_NPCS02	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2282;"	d
AT91C_PB15_ERXDV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2284;"	d
AT91C_PB16_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2286;"	d
AT91C_PB16_NPCS13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2287;"	d
AT91C_PB17_ERXCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2289;"	d
AT91C_PB17_NPCS03	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2290;"	d
AT91C_PB18_ADTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2293;"	d
AT91C_PB18_EF100	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2292;"	d
AT91C_PB19_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2295;"	d
AT91C_PB19_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2296;"	d
AT91C_PB1_ETXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2267;"	d
AT91C_PB20_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2301;"	d
AT91C_PB20_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2300;"	d
AT91C_PB21_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2304;"	d
AT91C_PB21_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2303;"	d
AT91C_PB22_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2307;"	d
AT91C_PB22_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2306;"	d
AT91C_PB23_DCD1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2310;"	d
AT91C_PB23_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2309;"	d
AT91C_PB24_DSR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2313;"	d
AT91C_PB24_TIOB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2312;"	d
AT91C_PB25_DTR1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2316;"	d
AT91C_PB25_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2315;"	d
AT91C_PB26_RI1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2319;"	d
AT91C_PB26_TIOB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2318;"	d
AT91C_PB27_PWM0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2322;"	d
AT91C_PB27_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2321;"	d
AT91C_PB28_PWM1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2325;"	d
AT91C_PB28_TIOB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2324;"	d
AT91C_PB29_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2327;"	d
AT91C_PB29_PWM2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2328;"	d
AT91C_PB2_ETX0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2298;"	d
AT91C_PB30_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2332;"	d
AT91C_PB30_PWM3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2333;"	d
AT91C_PB3_ETX1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2330;"	d
AT91C_PB4_ECRS_ECRSDV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2335;"	d
AT91C_PB5_ERX0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2337;"	d
AT91C_PB6_ERX1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2339;"	d
AT91C_PB7_ERXER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2341;"	d
AT91C_PB8_EMDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2343;"	d
AT91C_PB9_EMDIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2345;"	d
AT91C_PDC_RXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	108;"	d
AT91C_PDC_RXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	107;"	d
AT91C_PDC_TXTDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	110;"	d
AT91C_PDC_TXTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	109;"	d
AT91C_PIOA_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1645;"	d
AT91C_PIOA_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1663;"	d
AT91C_PIOA_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1657;"	d
AT91C_PIOA_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1665;"	d
AT91C_PIOA_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1653;"	d
AT91C_PIOA_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1646;"	d
AT91C_PIOA_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1650;"	d
AT91C_PIOA_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1659;"	d
AT91C_PIOA_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1668;"	d
AT91C_PIOA_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1648;"	d
AT91C_PIOA_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1644;"	d
AT91C_PIOA_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1664;"	d
AT91C_PIOA_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1666;"	d
AT91C_PIOA_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1652;"	d
AT91C_PIOA_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1642;"	d
AT91C_PIOA_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1654;"	d
AT91C_PIOA_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1669;"	d
AT91C_PIOA_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1662;"	d
AT91C_PIOA_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1651;"	d
AT91C_PIOA_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1658;"	d
AT91C_PIOA_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1656;"	d
AT91C_PIOA_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1667;"	d
AT91C_PIOA_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1660;"	d
AT91C_PIOA_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1649;"	d
AT91C_PIOA_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1647;"	d
AT91C_PIOA_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1661;"	d
AT91C_PIOA_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1655;"	d
AT91C_PIOA_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1670;"	d
AT91C_PIOA_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1643;"	d
AT91C_PIOB_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1682;"	d
AT91C_PIOB_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1676;"	d
AT91C_PIOB_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1697;"	d
AT91C_PIOB_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1680;"	d
AT91C_PIOB_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1685;"	d
AT91C_PIOB_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1679;"	d
AT91C_PIOB_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1683;"	d
AT91C_PIOB_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1696;"	d
AT91C_PIOB_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1689;"	d
AT91C_PIOB_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1675;"	d
AT91C_PIOB_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1692;"	d
AT91C_PIOB_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1698;"	d
AT91C_PIOB_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1673;"	d
AT91C_PIOB_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1695;"	d
AT91C_PIOB_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1688;"	d
AT91C_PIOB_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1693;"	d
AT91C_PIOB_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1699;"	d
AT91C_PIOB_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1694;"	d
AT91C_PIOB_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1672;"	d
AT91C_PIOB_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1681;"	d
AT91C_PIOB_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1686;"	d
AT91C_PIOB_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1687;"	d
AT91C_PIOB_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1684;"	d
AT91C_PIOB_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1700;"	d
AT91C_PIOB_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1677;"	d
AT91C_PIOB_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1690;"	d
AT91C_PIOB_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1674;"	d
AT91C_PIOB_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1678;"	d
AT91C_PIOB_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1691;"	d
AT91C_PIO_PA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2183;"	d
AT91C_PIO_PA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2185;"	d
AT91C_PIO_PA10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2187;"	d
AT91C_PIO_PA11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2189;"	d
AT91C_PIO_PA12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2191;"	d
AT91C_PIO_PA13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2193;"	d
AT91C_PIO_PA14	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2196;"	d
AT91C_PIO_PA15	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2199;"	d
AT91C_PIO_PA16	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2202;"	d
AT91C_PIO_PA17	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2204;"	d
AT91C_PIO_PA18	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2206;"	d
AT91C_PIO_PA19	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2208;"	d
AT91C_PIO_PA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2210;"	d
AT91C_PIO_PA20	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2213;"	d
AT91C_PIO_PA21	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2215;"	d
AT91C_PIO_PA22	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2218;"	d
AT91C_PIO_PA23	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2221;"	d
AT91C_PIO_PA24	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2224;"	d
AT91C_PIO_PA25	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2227;"	d
AT91C_PIO_PA26	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2230;"	d
AT91C_PIO_PA27	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2233;"	d
AT91C_PIO_PA28	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2236;"	d
AT91C_PIO_PA29	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2238;"	d
AT91C_PIO_PA3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2241;"	d
AT91C_PIO_PA30	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2244;"	d
AT91C_PIO_PA4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2247;"	d
AT91C_PIO_PA5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2250;"	d
AT91C_PIO_PA6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2252;"	d
AT91C_PIO_PA7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2254;"	d
AT91C_PIO_PA8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2257;"	d
AT91C_PIO_PA9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2260;"	d
AT91C_PIO_PB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2263;"	d
AT91C_PIO_PB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2266;"	d
AT91C_PIO_PB10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2268;"	d
AT91C_PIO_PB11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2271;"	d
AT91C_PIO_PB12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2274;"	d
AT91C_PIO_PB13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2277;"	d
AT91C_PIO_PB14	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2280;"	d
AT91C_PIO_PB15	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2283;"	d
AT91C_PIO_PB16	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2285;"	d
AT91C_PIO_PB17	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2288;"	d
AT91C_PIO_PB18	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2291;"	d
AT91C_PIO_PB19	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2294;"	d
AT91C_PIO_PB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2297;"	d
AT91C_PIO_PB20	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2299;"	d
AT91C_PIO_PB21	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2302;"	d
AT91C_PIO_PB22	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2305;"	d
AT91C_PIO_PB23	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2308;"	d
AT91C_PIO_PB24	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2311;"	d
AT91C_PIO_PB25	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2314;"	d
AT91C_PIO_PB26	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2317;"	d
AT91C_PIO_PB27	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2320;"	d
AT91C_PIO_PB28	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2323;"	d
AT91C_PIO_PB29	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2326;"	d
AT91C_PIO_PB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2329;"	d
AT91C_PIO_PB30	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2331;"	d
AT91C_PIO_PB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2334;"	d
AT91C_PIO_PB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2336;"	d
AT91C_PIO_PB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2338;"	d
AT91C_PIO_PB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2340;"	d
AT91C_PIO_PB8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2342;"	d
AT91C_PIO_PB9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2344;"	d
AT91C_PITC_CPIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	366;"	d
AT91C_PITC_PICNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	367;"	d
AT91C_PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1733;"	d
AT91C_PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1734;"	d
AT91C_PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1732;"	d
AT91C_PITC_PITEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	361;"	d
AT91C_PITC_PITIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	362;"	d
AT91C_PITC_PITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	364;"	d
AT91C_PITC_PIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	360;"	d
AT91C_PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1731;"	d
AT91C_PMC_CSS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	275;"	d
AT91C_PMC_CSS_MAIN_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	277;"	d
AT91C_PMC_CSS_PLL_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	278;"	d
AT91C_PMC_CSS_SLOW_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	276;"	d
AT91C_PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1706;"	d
AT91C_PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1719;"	d
AT91C_PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1718;"	d
AT91C_PMC_LOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	290;"	d
AT91C_PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1716;"	d
AT91C_PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1711;"	d
AT91C_PMC_MCKRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	291;"	d
AT91C_PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1707;"	d
AT91C_PMC_MOSCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	289;"	d
AT91C_PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1713;"	d
AT91C_PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1709;"	d
AT91C_PMC_PCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	263;"	d
AT91C_PMC_PCK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	265;"	d
AT91C_PMC_PCK0RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	292;"	d
AT91C_PMC_PCK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	266;"	d
AT91C_PMC_PCK1RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	293;"	d
AT91C_PMC_PCK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	267;"	d
AT91C_PMC_PCK2RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	294;"	d
AT91C_PMC_PCK3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	268;"	d
AT91C_PMC_PCK3RDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	295;"	d
AT91C_PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1710;"	d
AT91C_PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1715;"	d
AT91C_PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1708;"	d
AT91C_PMC_PRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	279;"	d
AT91C_PMC_PRES_CLK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	280;"	d
AT91C_PMC_PRES_CLK_16	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	284;"	d
AT91C_PMC_PRES_CLK_2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	281;"	d
AT91C_PMC_PRES_CLK_32	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	285;"	d
AT91C_PMC_PRES_CLK_4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	282;"	d
AT91C_PMC_PRES_CLK_64	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	286;"	d
AT91C_PMC_PRES_CLK_8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	283;"	d
AT91C_PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1712;"	d
AT91C_PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1717;"	d
AT91C_PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1714;"	d
AT91C_PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1720;"	d
AT91C_PMC_UDP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	264;"	d
AT91C_PWMC_CALG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	795;"	d
AT91C_PWMC_CCNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	803;"	d
AT91C_PWMC_CDTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	799;"	d
AT91C_PWMC_CH0_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1906;"	d
AT91C_PWMC_CH0_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1903;"	d
AT91C_PWMC_CH0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1904;"	d
AT91C_PWMC_CH0_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1902;"	d
AT91C_PWMC_CH0_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1905;"	d
AT91C_PWMC_CH0_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1901;"	d
AT91C_PWMC_CH1_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1897;"	d
AT91C_PWMC_CH1_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1898;"	d
AT91C_PWMC_CH1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1899;"	d
AT91C_PWMC_CH1_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1896;"	d
AT91C_PWMC_CH1_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1895;"	d
AT91C_PWMC_CH1_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1894;"	d
AT91C_PWMC_CH2_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1889;"	d
AT91C_PWMC_CH2_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1892;"	d
AT91C_PWMC_CH2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1888;"	d
AT91C_PWMC_CH2_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1890;"	d
AT91C_PWMC_CH2_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1891;"	d
AT91C_PWMC_CH2_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1887;"	d
AT91C_PWMC_CH3_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1884;"	d
AT91C_PWMC_CH3_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1883;"	d
AT91C_PWMC_CH3_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1885;"	d
AT91C_PWMC_CH3_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1882;"	d
AT91C_PWMC_CH3_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1880;"	d
AT91C_PWMC_CH3_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1881;"	d
AT91C_PWMC_CHID0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	829;"	d
AT91C_PWMC_CHID1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	830;"	d
AT91C_PWMC_CHID2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	831;"	d
AT91C_PWMC_CHID3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	832;"	d
AT91C_PWMC_CPD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	797;"	d
AT91C_PWMC_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	796;"	d
AT91C_PWMC_CPRD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	801;"	d
AT91C_PWMC_CPRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	791;"	d
AT91C_PWMC_CPRE_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	792;"	d
AT91C_PWMC_CPRE_MCKA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	793;"	d
AT91C_PWMC_CPRE_MCKB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	794;"	d
AT91C_PWMC_CUPD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	805;"	d
AT91C_PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1909;"	d
AT91C_PWMC_DIVA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	822;"	d
AT91C_PWMC_DIVB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	825;"	d
AT91C_PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1916;"	d
AT91C_PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1908;"	d
AT91C_PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1910;"	d
AT91C_PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1914;"	d
AT91C_PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1912;"	d
AT91C_PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1915;"	d
AT91C_PWMC_PREA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	823;"	d
AT91C_PWMC_PREA_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	824;"	d
AT91C_PWMC_PREB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	826;"	d
AT91C_PWMC_PREB_MCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	827;"	d
AT91C_PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1913;"	d
AT91C_PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1911;"	d
AT91C_RSTC_BODIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	328;"	d
AT91C_RSTC_BODSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	314;"	d
AT91C_RSTC_ERSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	327;"	d
AT91C_RSTC_EXTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	310;"	d
AT91C_RSTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	311;"	d
AT91C_RSTC_NRSTL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	322;"	d
AT91C_RSTC_PERRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	309;"	d
AT91C_RSTC_PROCRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	308;"	d
AT91C_RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1722;"	d
AT91C_RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1723;"	d
AT91C_RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1724;"	d
AT91C_RSTC_RSTTYP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	315;"	d
AT91C_RSTC_RSTTYP_BROWNOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	321;"	d
AT91C_RSTC_RSTTYP_POWERUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	316;"	d
AT91C_RSTC_RSTTYP_SOFTWARE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	319;"	d
AT91C_RSTC_RSTTYP_USER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	320;"	d
AT91C_RSTC_RSTTYP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	317;"	d
AT91C_RSTC_RSTTYP_WATCHDOG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	318;"	d
AT91C_RSTC_SRCMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	323;"	d
AT91C_RSTC_URSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	325;"	d
AT91C_RSTC_URSTIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	326;"	d
AT91C_RSTC_URSTS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	313;"	d
AT91C_RTTC_ALMIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	340;"	d
AT91C_RTTC_ALMS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	348;"	d
AT91C_RTTC_ALMV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	344;"	d
AT91C_RTTC_CRTV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	346;"	d
AT91C_RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1729;"	d
AT91C_RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1727;"	d
AT91C_RTTC_RTPRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	339;"	d
AT91C_RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1726;"	d
AT91C_RTTC_RTTINC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	349;"	d
AT91C_RTTC_RTTINCIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	341;"	d
AT91C_RTTC_RTTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	342;"	d
AT91C_RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1728;"	d
AT91C_SPI0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1784;"	d
AT91C_SPI0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1789;"	d
AT91C_SPI0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1783;"	d
AT91C_SPI0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1781;"	d
AT91C_SPI0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1786;"	d
AT91C_SPI0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1785;"	d
AT91C_SPI0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1770;"	d
AT91C_SPI0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1774;"	d
AT91C_SPI0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1773;"	d
AT91C_SPI0_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1788;"	d
AT91C_SPI0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1778;"	d
AT91C_SPI0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1775;"	d
AT91C_SPI0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1776;"	d
AT91C_SPI0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1782;"	d
AT91C_SPI0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1772;"	d
AT91C_SPI0_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1787;"	d
AT91C_SPI0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1777;"	d
AT91C_SPI0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1779;"	d
AT91C_SPI0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1771;"	d
AT91C_SPI1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1767;"	d
AT91C_SPI1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1768;"	d
AT91C_SPI1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1764;"	d
AT91C_SPI1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1761;"	d
AT91C_SPI1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1760;"	d
AT91C_SPI1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1762;"	d
AT91C_SPI1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1749;"	d
AT91C_SPI1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1758;"	d
AT91C_SPI1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1755;"	d
AT91C_SPI1_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1763;"	d
AT91C_SPI1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1757;"	d
AT91C_SPI1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1756;"	d
AT91C_SPI1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1750;"	d
AT91C_SPI1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1765;"	d
AT91C_SPI1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1754;"	d
AT91C_SPI1_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1766;"	d
AT91C_SPI1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1751;"	d
AT91C_SPI1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1753;"	d
AT91C_SPI1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1752;"	d
AT91C_SPI_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	542;"	d
AT91C_SPI_BITS_10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	545;"	d
AT91C_SPI_BITS_11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	546;"	d
AT91C_SPI_BITS_12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	547;"	d
AT91C_SPI_BITS_13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	548;"	d
AT91C_SPI_BITS_14	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	549;"	d
AT91C_SPI_BITS_15	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	550;"	d
AT91C_SPI_BITS_16	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	551;"	d
AT91C_SPI_BITS_8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	543;"	d
AT91C_SPI_BITS_9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	544;"	d
AT91C_SPI_CPOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	539;"	d
AT91C_SPI_CSAAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	541;"	d
AT91C_SPI_DLYBCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	516;"	d
AT91C_SPI_DLYBCT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	554;"	d
AT91C_SPI_DLYBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	553;"	d
AT91C_SPI_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	528;"	d
AT91C_SPI_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	529;"	d
AT91C_SPI_FDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	512;"	d
AT91C_SPI_LASTXFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	505;"	d
AT91C_SPI_LLB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	514;"	d
AT91C_SPI_MODF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	526;"	d
AT91C_SPI_MODFDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	513;"	d
AT91C_SPI_MSTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	507;"	d
AT91C_SPI_NCPHA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	540;"	d
AT91C_SPI_NSSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	532;"	d
AT91C_SPI_OVRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	527;"	d
AT91C_SPI_PCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	515;"	d
AT91C_SPI_PCSDEC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	511;"	d
AT91C_SPI_PS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	508;"	d
AT91C_SPI_PS_FIXED	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	509;"	d
AT91C_SPI_PS_VARIABLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	510;"	d
AT91C_SPI_RD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	518;"	d
AT91C_SPI_RDRF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	524;"	d
AT91C_SPI_RPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	519;"	d
AT91C_SPI_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	530;"	d
AT91C_SPI_SCBR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	552;"	d
AT91C_SPI_SPIDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	503;"	d
AT91C_SPI_SPIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	502;"	d
AT91C_SPI_SPIENS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	534;"	d
AT91C_SPI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	504;"	d
AT91C_SPI_TD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	521;"	d
AT91C_SPI_TDRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	525;"	d
AT91C_SPI_TPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	522;"	d
AT91C_SPI_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	531;"	d
AT91C_SPI_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	533;"	d
AT91C_SSC_CKI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	689;"	d
AT91C_SSC_CKO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	685;"	d
AT91C_SSC_CKO_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	687;"	d
AT91C_SSC_CKO_DATA_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	688;"	d
AT91C_SSC_CKO_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	686;"	d
AT91C_SSC_CKS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	681;"	d
AT91C_SSC_CKS_DIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	682;"	d
AT91C_SSC_CKS_RK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	684;"	d
AT91C_SSC_CKS_TK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	683;"	d
AT91C_SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1863;"	d
AT91C_SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1865;"	d
AT91C_SSC_DATDEF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	718;"	d
AT91C_SSC_DATLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	703;"	d
AT91C_SSC_DATNB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	706;"	d
AT91C_SSC_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	727;"	d
AT91C_SSC_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	723;"	d
AT91C_SSC_FSDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	719;"	d
AT91C_SSC_FSEDGE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	715;"	d
AT91C_SSC_FSLEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	707;"	d
AT91C_SSC_FSOS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	708;"	d
AT91C_SSC_FSOS_HIGH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	713;"	d
AT91C_SSC_FSOS_LOW	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	712;"	d
AT91C_SSC_FSOS_NEGATIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	710;"	d
AT91C_SSC_FSOS_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	709;"	d
AT91C_SSC_FSOS_POSITIVE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	711;"	d
AT91C_SSC_FSOS_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	714;"	d
AT91C_SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1857;"	d
AT91C_SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1860;"	d
AT91C_SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1866;"	d
AT91C_SSC_LOOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	704;"	d
AT91C_SSC_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	705;"	d
AT91C_SSC_OVRUN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	726;"	d
AT91C_SSC_PERIOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	701;"	d
AT91C_SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1847;"	d
AT91C_SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1852;"	d
AT91C_SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1859;"	d
AT91C_SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1849;"	d
AT91C_SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1867;"	d
AT91C_SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1854;"	d
AT91C_SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1845;"	d
AT91C_SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1850;"	d
AT91C_SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1844;"	d
AT91C_SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1855;"	d
AT91C_SSC_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	728;"	d
AT91C_SSC_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	676;"	d
AT91C_SSC_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	675;"	d
AT91C_SSC_RXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	732;"	d
AT91C_SSC_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	725;"	d
AT91C_SSC_RXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	730;"	d
AT91C_SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1862;"	d
AT91C_SSC_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	690;"	d
AT91C_SSC_START_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	699;"	d
AT91C_SSC_START_CONTINOUS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	691;"	d
AT91C_SSC_START_EDGE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	698;"	d
AT91C_SSC_START_FALL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	695;"	d
AT91C_SSC_START_HIGH_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	694;"	d
AT91C_SSC_START_LEVEL_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	697;"	d
AT91C_SSC_START_LOW_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	693;"	d
AT91C_SSC_START_RISE_RF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	696;"	d
AT91C_SSC_START_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	692;"	d
AT91C_SSC_STTDLY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	700;"	d
AT91C_SSC_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	679;"	d
AT91C_SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1864;"	d
AT91C_SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1848;"	d
AT91C_SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1856;"	d
AT91C_SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1858;"	d
AT91C_SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1843;"	d
AT91C_SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1851;"	d
AT91C_SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1846;"	d
AT91C_SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1861;"	d
AT91C_SSC_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	724;"	d
AT91C_SSC_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	678;"	d
AT91C_SSC_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	722;"	d
AT91C_SSC_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	677;"	d
AT91C_SSC_TXENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	731;"	d
AT91C_SSC_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	721;"	d
AT91C_SSC_TXSYN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	729;"	d
AT91C_TC0_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1934;"	d
AT91C_TC0_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1935;"	d
AT91C_TC0_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1939;"	d
AT91C_TC0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1938;"	d
AT91C_TC0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1936;"	d
AT91C_TC0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1940;"	d
AT91C_TC0_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1937;"	d
AT91C_TC0_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1933;"	d
AT91C_TC0_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1932;"	d
AT91C_TC0_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1931;"	d
AT91C_TC1_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1943;"	d
AT91C_TC1_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1947;"	d
AT91C_TC1_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1951;"	d
AT91C_TC1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1945;"	d
AT91C_TC1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1944;"	d
AT91C_TC1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1950;"	d
AT91C_TC1_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1948;"	d
AT91C_TC1_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1942;"	d
AT91C_TC1_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1949;"	d
AT91C_TC1_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1946;"	d
AT91C_TC2_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1954;"	d
AT91C_TC2_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1953;"	d
AT91C_TC2_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1955;"	d
AT91C_TC2_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1958;"	d
AT91C_TC2_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1961;"	d
AT91C_TC2_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1959;"	d
AT91C_TC2_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1956;"	d
AT91C_TC2_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1957;"	d
AT91C_TC2_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1960;"	d
AT91C_TC2_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1962;"	d
AT91C_TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1965;"	d
AT91C_TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1964;"	d
AT91C_TCB_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1055;"	d
AT91C_TCB_TC0XC0S	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1057;"	d
AT91C_TCB_TC0XC0S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1059;"	d
AT91C_TCB_TC0XC0S_TCLK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1058;"	d
AT91C_TCB_TC0XC0S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1060;"	d
AT91C_TCB_TC0XC0S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1061;"	d
AT91C_TCB_TC1XC1S	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1062;"	d
AT91C_TCB_TC1XC1S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1064;"	d
AT91C_TCB_TC1XC1S_TCLK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1063;"	d
AT91C_TCB_TC1XC1S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1065;"	d
AT91C_TCB_TC1XC1S_TIOA2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1066;"	d
AT91C_TCB_TC2XC2S	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1067;"	d
AT91C_TCB_TC2XC2S_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1069;"	d
AT91C_TCB_TC2XC2S_TCLK2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1068;"	d
AT91C_TCB_TC2XC2S_TIOA0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1070;"	d
AT91C_TCB_TC2XC2S_TIOA1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1071;"	d
AT91C_TC_ABETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	970;"	d
AT91C_TC_ACPA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	979;"	d
AT91C_TC_ACPA_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	982;"	d
AT91C_TC_ACPA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	980;"	d
AT91C_TC_ACPA_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	981;"	d
AT91C_TC_ACPA_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	983;"	d
AT91C_TC_ACPC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	989;"	d
AT91C_TC_ACPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	992;"	d
AT91C_TC_ACPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	990;"	d
AT91C_TC_ACPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	991;"	d
AT91C_TC_ACPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	993;"	d
AT91C_TC_AEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	999;"	d
AT91C_TC_AEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1002;"	d
AT91C_TC_AEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1000;"	d
AT91C_TC_AEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1001;"	d
AT91C_TC_AEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1003;"	d
AT91C_TC_ASWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1004;"	d
AT91C_TC_ASWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1007;"	d
AT91C_TC_ASWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1005;"	d
AT91C_TC_ASWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1006;"	d
AT91C_TC_ASWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1008;"	d
AT91C_TC_BCPB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1009;"	d
AT91C_TC_BCPB_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1012;"	d
AT91C_TC_BCPB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1010;"	d
AT91C_TC_BCPB_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1011;"	d
AT91C_TC_BCPB_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1013;"	d
AT91C_TC_BCPC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1014;"	d
AT91C_TC_BCPC_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1017;"	d
AT91C_TC_BCPC_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1015;"	d
AT91C_TC_BCPC_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1016;"	d
AT91C_TC_BCPC_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1018;"	d
AT91C_TC_BEEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1019;"	d
AT91C_TC_BEEVT_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1022;"	d
AT91C_TC_BEEVT_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1020;"	d
AT91C_TC_BEEVT_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1021;"	d
AT91C_TC_BEEVT_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1023;"	d
AT91C_TC_BSWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1024;"	d
AT91C_TC_BSWTRG_CLEAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1027;"	d
AT91C_TC_BSWTRG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1025;"	d
AT91C_TC_BSWTRG_SET	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1026;"	d
AT91C_TC_BSWTRG_TOGGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1028;"	d
AT91C_TC_BURST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	946;"	d
AT91C_TC_BURST_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	947;"	d
AT91C_TC_BURST_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	948;"	d
AT91C_TC_BURST_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	949;"	d
AT91C_TC_BURST_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	950;"	d
AT91C_TC_CLKDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	933;"	d
AT91C_TC_CLKEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	932;"	d
AT91C_TC_CLKI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	945;"	d
AT91C_TC_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	936;"	d
AT91C_TC_CLKSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1038;"	d
AT91C_TC_CLKS_TIMER_DIV1_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	937;"	d
AT91C_TC_CLKS_TIMER_DIV2_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	938;"	d
AT91C_TC_CLKS_TIMER_DIV3_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	939;"	d
AT91C_TC_CLKS_TIMER_DIV4_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	940;"	d
AT91C_TC_CLKS_TIMER_DIV5_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	941;"	d
AT91C_TC_CLKS_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	942;"	d
AT91C_TC_CLKS_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	943;"	d
AT91C_TC_CLKS_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	944;"	d
AT91C_TC_COVFS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1030;"	d
AT91C_TC_CPAS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1032;"	d
AT91C_TC_CPBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1033;"	d
AT91C_TC_CPCDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	953;"	d
AT91C_TC_CPCS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1034;"	d
AT91C_TC_CPCSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	951;"	d
AT91C_TC_CPCTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	977;"	d
AT91C_TC_EEVT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	965;"	d
AT91C_TC_EEVTEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	960;"	d
AT91C_TC_EEVTEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	964;"	d
AT91C_TC_EEVTEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	963;"	d
AT91C_TC_EEVTEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	961;"	d
AT91C_TC_EEVTEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	962;"	d
AT91C_TC_EEVT_TIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	966;"	d
AT91C_TC_EEVT_XC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	967;"	d
AT91C_TC_EEVT_XC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	968;"	d
AT91C_TC_EEVT_XC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	969;"	d
AT91C_TC_ENETRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	971;"	d
AT91C_TC_ETRGEDG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	955;"	d
AT91C_TC_ETRGEDG_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	959;"	d
AT91C_TC_ETRGEDG_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	958;"	d
AT91C_TC_ETRGEDG_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	956;"	d
AT91C_TC_ETRGEDG_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	957;"	d
AT91C_TC_ETRGS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1037;"	d
AT91C_TC_LDBDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	954;"	d
AT91C_TC_LDBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	952;"	d
AT91C_TC_LDRA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	984;"	d
AT91C_TC_LDRAS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1035;"	d
AT91C_TC_LDRA_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	988;"	d
AT91C_TC_LDRA_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	987;"	d
AT91C_TC_LDRA_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	985;"	d
AT91C_TC_LDRA_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	986;"	d
AT91C_TC_LDRB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	994;"	d
AT91C_TC_LDRBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1036;"	d
AT91C_TC_LDRB_BOTH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	998;"	d
AT91C_TC_LDRB_FALLING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	997;"	d
AT91C_TC_LDRB_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	995;"	d
AT91C_TC_LDRB_RISING	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	996;"	d
AT91C_TC_LOVRS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1031;"	d
AT91C_TC_MTIOA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1039;"	d
AT91C_TC_MTIOB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1040;"	d
AT91C_TC_SWTRG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	934;"	d
AT91C_TC_WAVE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	978;"	d
AT91C_TC_WAVESEL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	972;"	d
AT91C_TC_WAVESEL_UP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	973;"	d
AT91C_TC_WAVESEL_UPDOWN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	974;"	d
AT91C_TC_WAVESEL_UPDOWN_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	976;"	d
AT91C_TC_WAVESEL_UP_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	975;"	d
AT91C_TDES_CFBS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1573;"	d
AT91C_TDES_CFBS_16_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1576;"	d
AT91C_TDES_CFBS_32_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1575;"	d
AT91C_TDES_CFBS_64_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1574;"	d
AT91C_TDES_CFBS_8_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1577;"	d
AT91C_TDES_CIPHER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1560;"	d
AT91C_TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2174;"	d
AT91C_TDES_DATRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1579;"	d
AT91C_TDES_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1580;"	d
AT91C_TDES_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1581;"	d
AT91C_TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2177;"	d
AT91C_TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2168;"	d
AT91C_TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2175;"	d
AT91C_TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2172;"	d
AT91C_TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2176;"	d
AT91C_TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2170;"	d
AT91C_TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2178;"	d
AT91C_TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2166;"	d
AT91C_TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2167;"	d
AT91C_TDES_KEYMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1562;"	d
AT91C_TDES_LOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1572;"	d
AT91C_TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2173;"	d
AT91C_TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2171;"	d
AT91C_TDES_OPMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1567;"	d
AT91C_TDES_OPMOD_CBC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1569;"	d
AT91C_TDES_OPMOD_CFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1571;"	d
AT91C_TDES_OPMOD_ECB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1568;"	d
AT91C_TDES_OPMOD_OFB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1570;"	d
AT91C_TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2164;"	d
AT91C_TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2163;"	d
AT91C_TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2157;"	d
AT91C_TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2155;"	d
AT91C_TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2159;"	d
AT91C_TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2160;"	d
AT91C_TDES_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1582;"	d
AT91C_TDES_SMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1563;"	d
AT91C_TDES_SMOD_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1565;"	d
AT91C_TDES_SMOD_MANUAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1564;"	d
AT91C_TDES_SMOD_PDC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1566;"	d
AT91C_TDES_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1557;"	d
AT91C_TDES_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1558;"	d
AT91C_TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2156;"	d
AT91C_TDES_TDESMOD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1561;"	d
AT91C_TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2161;"	d
AT91C_TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2158;"	d
AT91C_TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2162;"	d
AT91C_TDES_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1583;"	d
AT91C_TDES_URAD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1584;"	d
AT91C_TDES_URAT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1588;"	d
AT91C_TDES_URAT_IN_DAT_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1589;"	d
AT91C_TDES_URAT_MODEREG_WRITE_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1591;"	d
AT91C_TDES_URAT_OUT_DAT_READ_DATPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1590;"	d
AT91C_TDES_URAT_WO_REG_READ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1592;"	d
AT91C_TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	2169;"	d
AT91C_TWI_CHDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	767;"	d
AT91C_TWI_CKDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	768;"	d
AT91C_TWI_CLDIV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	766;"	d
AT91C_TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1870;"	d
AT91C_TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1877;"	d
AT91C_TWI_DADR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	764;"	d
AT91C_TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1875;"	d
AT91C_TWI_IADRSZ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	758;"	d
AT91C_TWI_IADRSZ_1_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	760;"	d
AT91C_TWI_IADRSZ_2_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	761;"	d
AT91C_TWI_IADRSZ_3_BYTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	762;"	d
AT91C_TWI_IADRSZ_NO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	759;"	d
AT91C_TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1874;"	d
AT91C_TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1869;"	d
AT91C_TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1872;"	d
AT91C_TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1876;"	d
AT91C_TWI_MREAD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	763;"	d
AT91C_TWI_MSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	755;"	d
AT91C_TWI_MSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	754;"	d
AT91C_TWI_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	775;"	d
AT91C_TWI_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	773;"	d
AT91C_TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1878;"	d
AT91C_TWI_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	771;"	d
AT91C_TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1871;"	d
AT91C_TWI_START	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	752;"	d
AT91C_TWI_STOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	753;"	d
AT91C_TWI_SWRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	756;"	d
AT91C_TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1873;"	d
AT91C_TWI_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	770;"	d
AT91C_TWI_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	772;"	d
AT91C_TWI_UNRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	774;"	d
AT91C_UDP_CONFG	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	862;"	d
AT91C_UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1923;"	d
AT91C_UDP_DIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	901;"	d
AT91C_UDP_DTGLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	910;"	d
AT91C_UDP_ENDBUSRES	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	884;"	d
AT91C_UDP_EP0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	887;"	d
AT91C_UDP_EP1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	888;"	d
AT91C_UDP_EP2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	889;"	d
AT91C_UDP_EP3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	890;"	d
AT91C_UDP_EP4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	891;"	d
AT91C_UDP_EP5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	892;"	d
AT91C_UDP_EPEDS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	911;"	d
AT91C_UDP_EPINT0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	870;"	d
AT91C_UDP_EPINT1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	871;"	d
AT91C_UDP_EPINT2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	872;"	d
AT91C_UDP_EPINT3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	873;"	d
AT91C_UDP_EPINT4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	874;"	d
AT91C_UDP_EPINT5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	875;"	d
AT91C_UDP_EPTYPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	902;"	d
AT91C_UDP_EPTYPE_BULK_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	908;"	d
AT91C_UDP_EPTYPE_BULK_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	905;"	d
AT91C_UDP_EPTYPE_CTRL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	903;"	d
AT91C_UDP_EPTYPE_INT_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	909;"	d
AT91C_UDP_EPTYPE_INT_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	906;"	d
AT91C_UDP_EPTYPE_ISO_IN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	907;"	d
AT91C_UDP_EPTYPE_ISO_OUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	904;"	d
AT91C_UDP_ESR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	863;"	d
AT91C_UDP_EXTRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	878;"	d
AT91C_UDP_FADD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	867;"	d
AT91C_UDP_FADDEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	861;"	d
AT91C_UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1919;"	d
AT91C_UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1921;"	d
AT91C_UDP_FEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	868;"	d
AT91C_UDP_FORCESTALL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	899;"	d
AT91C_UDP_FRM_ERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	858;"	d
AT91C_UDP_FRM_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	857;"	d
AT91C_UDP_FRM_OK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	859;"	d
AT91C_UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1928;"	d
AT91C_UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1925;"	d
AT91C_UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1924;"	d
AT91C_UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1929;"	d
AT91C_UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1918;"	d
AT91C_UDP_ISOERROR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	897;"	d
AT91C_UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1922;"	d
AT91C_UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1920;"	d
AT91C_UDP_PUON	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	915;"	d
AT91C_UDP_RMWUPE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	865;"	d
AT91C_UDP_RSMINPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	864;"	d
AT91C_UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1926;"	d
AT91C_UDP_RXBYTECNT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	912;"	d
AT91C_UDP_RXRSM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	877;"	d
AT91C_UDP_RXSETUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	896;"	d
AT91C_UDP_RXSUSP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	876;"	d
AT91C_UDP_RX_DATA_BK0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	895;"	d
AT91C_UDP_RX_DATA_BK1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	900;"	d
AT91C_UDP_SOFINT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	879;"	d
AT91C_UDP_TXCOMP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	894;"	d
AT91C_UDP_TXPKTRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	898;"	d
AT91C_UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1927;"	d
AT91C_UDP_TXVDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	914;"	d
AT91C_UDP_WAKEUP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	880;"	d
AT91C_US0_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1828;"	d
AT91C_US0_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1830;"	d
AT91C_US0_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1836;"	d
AT91C_US0_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1832;"	d
AT91C_US0_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1838;"	d
AT91C_US0_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1841;"	d
AT91C_US0_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1840;"	d
AT91C_US0_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1831;"	d
AT91C_US0_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1834;"	d
AT91C_US0_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1829;"	d
AT91C_US0_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1820;"	d
AT91C_US0_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1821;"	d
AT91C_US0_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1824;"	d
AT91C_US0_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1837;"	d
AT91C_US0_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1826;"	d
AT91C_US0_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1818;"	d
AT91C_US0_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1825;"	d
AT91C_US0_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1835;"	d
AT91C_US0_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1819;"	d
AT91C_US0_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1839;"	d
AT91C_US0_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1822;"	d
AT91C_US0_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1817;"	d
AT91C_US0_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1823;"	d
AT91C_US0_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1833;"	d
AT91C_US1_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1811;"	d
AT91C_US1_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1814;"	d
AT91C_US1_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1805;"	d
AT91C_US1_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1813;"	d
AT91C_US1_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1806;"	d
AT91C_US1_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1807;"	d
AT91C_US1_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1802;"	d
AT91C_US1_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1812;"	d
AT91C_US1_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1815;"	d
AT91C_US1_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1803;"	d
AT91C_US1_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1792;"	d
AT91C_US1_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1794;"	d
AT91C_US1_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1796;"	d
AT91C_US1_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1810;"	d
AT91C_US1_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1791;"	d
AT91C_US1_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1797;"	d
AT91C_US1_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1798;"	d
AT91C_US1_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1804;"	d
AT91C_US1_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1793;"	d
AT91C_US1_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1808;"	d
AT91C_US1_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1799;"	d
AT91C_US1_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1795;"	d
AT91C_US1_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1800;"	d
AT91C_US1_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1809;"	d
AT91C_US_CHMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	155;"	d
AT91C_US_CHMODE_AUTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	157;"	d
AT91C_US_CHMODE_LOCAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	158;"	d
AT91C_US_CHMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	156;"	d
AT91C_US_CHMODE_REMOTE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	159;"	d
AT91C_US_CHRL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	611;"	d
AT91C_US_CHRL_5_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	612;"	d
AT91C_US_CHRL_6_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	613;"	d
AT91C_US_CHRL_7_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	614;"	d
AT91C_US_CHRL_8_BITS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	615;"	d
AT91C_US_CKLO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	623;"	d
AT91C_US_CLKS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	606;"	d
AT91C_US_CLKS_CLOCK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	607;"	d
AT91C_US_CLKS_EXT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	610;"	d
AT91C_US_CLKS_FDIV1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	608;"	d
AT91C_US_CLKS_SLOW	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	609;"	d
AT91C_US_COMM_RX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	172;"	d
AT91C_US_COMM_TX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	171;"	d
AT91C_US_CTS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	644;"	d
AT91C_US_CTSIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	637;"	d
AT91C_US_DCD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	643;"	d
AT91C_US_DCDIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	636;"	d
AT91C_US_DSNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	626;"	d
AT91C_US_DSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	642;"	d
AT91C_US_DSRIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	635;"	d
AT91C_US_DTRDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	593;"	d
AT91C_US_DTREN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	592;"	d
AT91C_US_ENDRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	163;"	d
AT91C_US_ENDTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	164;"	d
AT91C_US_FILTER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	628;"	d
AT91C_US_FORCE_NTRST	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	177;"	d
AT91C_US_FRAME	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	166;"	d
AT91C_US_INACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	625;"	d
AT91C_US_ITERATION	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	632;"	d
AT91C_US_MAX_ITER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	627;"	d
AT91C_US_MODE9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	622;"	d
AT91C_US_MSBF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	621;"	d
AT91C_US_NACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	633;"	d
AT91C_US_NBSTOP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	617;"	d
AT91C_US_NBSTOP_15_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	619;"	d
AT91C_US_NBSTOP_1_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	618;"	d
AT91C_US_NBSTOP_2_BIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	620;"	d
AT91C_US_OVER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	624;"	d
AT91C_US_OVRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	165;"	d
AT91C_US_PAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	148;"	d
AT91C_US_PARE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	167;"	d
AT91C_US_PAR_EVEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	149;"	d
AT91C_US_PAR_MARK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	152;"	d
AT91C_US_PAR_MULTI_DROP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	154;"	d
AT91C_US_PAR_NONE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	153;"	d
AT91C_US_PAR_ODD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	150;"	d
AT91C_US_PAR_SPACE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	151;"	d
AT91C_US_RETTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	591;"	d
AT91C_US_RI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	641;"	d
AT91C_US_RIIC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	634;"	d
AT91C_US_RSTIT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	589;"	d
AT91C_US_RSTNACK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	590;"	d
AT91C_US_RSTRX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	140;"	d
AT91C_US_RSTSTA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	146;"	d
AT91C_US_RSTTX	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	141;"	d
AT91C_US_RTSDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	595;"	d
AT91C_US_RTSEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	594;"	d
AT91C_US_RXBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	630;"	d
AT91C_US_RXBUFF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	170;"	d
AT91C_US_RXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	143;"	d
AT91C_US_RXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	142;"	d
AT91C_US_RXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	161;"	d
AT91C_US_SENDA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	588;"	d
AT91C_US_STPBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	586;"	d
AT91C_US_STTBRK	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	585;"	d
AT91C_US_STTTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	587;"	d
AT91C_US_SYNC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	616;"	d
AT91C_US_TIMEOUT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	631;"	d
AT91C_US_TXBUFE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	169;"	d
AT91C_US_TXDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	145;"	d
AT91C_US_TXEMPTY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	168;"	d
AT91C_US_TXEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	144;"	d
AT91C_US_TXRDY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	162;"	d
AT91C_US_USMODE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	597;"	d
AT91C_US_USMODE_HWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	600;"	d
AT91C_US_USMODE_IRDA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	604;"	d
AT91C_US_USMODE_ISO7816_0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	602;"	d
AT91C_US_USMODE_ISO7816_1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	603;"	d
AT91C_US_USMODE_MODEM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	601;"	d
AT91C_US_USMODE_NORMAL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	598;"	d
AT91C_US_USMODE_RS485	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	599;"	d
AT91C_US_USMODE_SWHSH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	605;"	d
AT91C_VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1740;"	d
AT91C_VREG_PSTDBY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	399;"	d
AT91C_WDTC_KEY	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	379;"	d
AT91C_WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1736;"	d
AT91C_WDTC_WDD	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	386;"	d
AT91C_WDTC_WDDBGHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	387;"	d
AT91C_WDTC_WDDIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	385;"	d
AT91C_WDTC_WDERR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	391;"	d
AT91C_WDTC_WDFIEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	382;"	d
AT91C_WDTC_WDIDLEHLT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	388;"	d
AT91C_WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1738;"	d
AT91C_WDTC_WDRPROC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	384;"	d
AT91C_WDTC_WDRSTEN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	383;"	d
AT91C_WDTC_WDRSTT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	378;"	d
AT91C_WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1737;"	d
AT91C_WDTC_WDUNF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	390;"	d
AT91C_WDTC_WDV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	381;"	d
CAN_ACR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1128;"	d
CAN_BR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1123;"	d
CAN_ECR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1126;"	d
CAN_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1120;"	d
CAN_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1119;"	d
CAN_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1121;"	d
CAN_MB0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1130;"	d
CAN_MB1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1131;"	d
CAN_MB10	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1140;"	d
CAN_MB11	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1141;"	d
CAN_MB12	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1142;"	d
CAN_MB13	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1143;"	d
CAN_MB14	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1144;"	d
CAN_MB15	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1145;"	d
CAN_MB2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1132;"	d
CAN_MB3	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1133;"	d
CAN_MB4	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1134;"	d
CAN_MB5	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1135;"	d
CAN_MB6	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1136;"	d
CAN_MB7	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1137;"	d
CAN_MB8	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1138;"	d
CAN_MB9	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1139;"	d
CAN_MB_MAM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1078;"	d
CAN_MB_MCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1084;"	d
CAN_MB_MDH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1083;"	d
CAN_MB_MDL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1082;"	d
CAN_MB_MFID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1080;"	d
CAN_MB_MID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1079;"	d
CAN_MB_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1077;"	d
CAN_MB_MSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1081;"	d
CAN_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1118;"	d
CAN_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1122;"	d
CAN_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1127;"	d
CAN_TIM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1124;"	d
CAN_TIMESTP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1125;"	d
CAN_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1129;"	d
CKGR_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	218;"	d
CKGR_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	217;"	d
CKGR_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	219;"	d
DBGU_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	125;"	d
DBGU_CIDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	126;"	d
DBGU_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	117;"	d
DBGU_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	122;"	d
DBGU_EXID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	127;"	d
DBGU_FNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	128;"	d
DBGU_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	120;"	d
DBGU_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	119;"	d
DBGU_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	121;"	d
DBGU_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	118;"	d
DBGU_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	137;"	d
DBGU_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	138;"	d
DBGU_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	130;"	d
DBGU_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	123;"	d
DBGU_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	134;"	d
DBGU_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	133;"	d
DBGU_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	129;"	d
DBGU_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	132;"	d
DBGU_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	124;"	d
DBGU_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	136;"	d
DBGU_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	135;"	d
DBGU_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	131;"	d
EMAC_ALE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1231;"	d
EMAC_CSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1236;"	d
EMAC_DTF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1232;"	d
EMAC_ECOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1234;"	d
EMAC_ELE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1240;"	d
EMAC_FCSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1230;"	d
EMAC_FRO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1229;"	d
EMAC_FTO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1226;"	d
EMAC_HRB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1246;"	d
EMAC_HRT	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1247;"	d
EMAC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1221;"	d
EMAC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1220;"	d
EMAC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1222;"	d
EMAC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1219;"	d
EMAC_LCOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1233;"	d
EMAC_MAN	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1223;"	d
EMAC_MCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1228;"	d
EMAC_NCFGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1213;"	d
EMAC_NCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1212;"	d
EMAC_NSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1214;"	d
EMAC_PFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1225;"	d
EMAC_PTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1224;"	d
EMAC_RBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1216;"	d
EMAC_REV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1260;"	d
EMAC_RJA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1241;"	d
EMAC_RLE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1244;"	d
EMAC_ROV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1238;"	d
EMAC_RRE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1237;"	d
EMAC_RSE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1239;"	d
EMAC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1218;"	d
EMAC_SA1H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1249;"	d
EMAC_SA1L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1248;"	d
EMAC_SA2H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1251;"	d
EMAC_SA2L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1250;"	d
EMAC_SA3H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1253;"	d
EMAC_SA3L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1252;"	d
EMAC_SA4H	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1255;"	d
EMAC_SA4L	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1254;"	d
EMAC_SCF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1227;"	d
EMAC_STE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1243;"	d
EMAC_TBQP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1217;"	d
EMAC_TID	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1256;"	d
EMAC_TPF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1245;"	d
EMAC_TPQ	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1257;"	d
EMAC_TSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1215;"	d
EMAC_TUND	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1235;"	d
EMAC_USF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1242;"	d
EMAC_USRIO	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1258;"	d
EMAC_WOL	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1259;"	d
MC_AASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	407;"	d
MC_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	406;"	d
MC_FCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	409;"	d
MC_FMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	408;"	d
MC_FSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	410;"	d
MC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	405;"	d
PDC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	104;"	d
PDC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	105;"	d
PDC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	97;"	d
PDC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	101;"	d
PDC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	100;"	d
PDC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	96;"	d
PDC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	99;"	d
PDC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	103;"	d
PDC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	102;"	d
PDC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	98;"	d
PIO_ABSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	208;"	d
PIO_ASR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	206;"	d
PIO_BSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	207;"	d
PIO_CODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	193;"	d
PIO_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	197;"	d
PIO_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	196;"	d
PIO_IFDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	190;"	d
PIO_IFER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	189;"	d
PIO_IFSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	191;"	d
PIO_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	198;"	d
PIO_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	199;"	d
PIO_MDDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	201;"	d
PIO_MDER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	200;"	d
PIO_MDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	202;"	d
PIO_ODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	187;"	d
PIO_ODSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	194;"	d
PIO_OER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	186;"	d
PIO_OSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	188;"	d
PIO_OWDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	210;"	d
PIO_OWER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	209;"	d
PIO_OWSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	211;"	d
PIO_PDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	184;"	d
PIO_PDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	195;"	d
PIO_PER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	183;"	d
PIO_PPUDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	203;"	d
PIO_PPUER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	204;"	d
PIO_PPUSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	205;"	d
PIO_PSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	185;"	d
PIO_SODR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	192;"	d
PITC_PIIR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	358;"	d
PITC_PIMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	355;"	d
PITC_PISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	356;"	d
PITC_PIVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	357;"	d
PMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	259;"	d
PMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	258;"	d
PMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	261;"	d
PMC_MCFR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	254;"	d
PMC_MCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	256;"	d
PMC_MOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	253;"	d
PMC_PCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	251;"	d
PMC_PCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	250;"	d
PMC_PCKR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	257;"	d
PMC_PCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	252;"	d
PMC_PLLR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	255;"	d
PMC_SCDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	248;"	d
PMC_SCER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	247;"	d
PMC_SCSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	249;"	d
PMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	260;"	d
PWMC_CCNTR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	787;"	d
PWMC_CDTYR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	785;"	d
PWMC_CH	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	820;"	d
PWMC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	784;"	d
PWMC_CPRDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	786;"	d
PWMC_CUPDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	788;"	d
PWMC_DIS	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	813;"	d
PWMC_ENA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	812;"	d
PWMC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	816;"	d
PWMC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	815;"	d
PWMC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	817;"	d
PWMC_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	818;"	d
PWMC_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	811;"	d
PWMC_Reserved	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	789;"	d
PWMC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	814;"	d
PWMC_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	819;"	d
RSTC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	304;"	d
RSTC_RMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	306;"	d
RSTC_RSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	305;"	d
RTTC_RTAR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	335;"	d
RTTC_RTMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	334;"	d
RTTC_RTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	337;"	d
RTTC_RTVR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	336;"	d
SPI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	482;"	d
SPI_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	490;"	d
SPI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	488;"	d
SPI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	487;"	d
SPI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	489;"	d
SPI_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	483;"	d
SPI_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	499;"	d
SPI_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	500;"	d
SPI_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	492;"	d
SPI_RDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	484;"	d
SPI_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	496;"	d
SPI_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	495;"	d
SPI_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	491;"	d
SPI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	486;"	d
SPI_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	494;"	d
SPI_TDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	485;"	d
SPI_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	498;"	d
SPI_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	497;"	d
SPI_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	493;"	d
SSC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	651;"	d
SSC_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	650;"	d
SSC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	662;"	d
SSC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	661;"	d
SSC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	663;"	d
SSC_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	672;"	d
SSC_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	673;"	d
SSC_RCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	652;"	d
SSC_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	665;"	d
SSC_RFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	653;"	d
SSC_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	656;"	d
SSC_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	669;"	d
SSC_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	668;"	d
SSC_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	664;"	d
SSC_RSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	658;"	d
SSC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	660;"	d
SSC_TCMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	654;"	d
SSC_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	667;"	d
SSC_TFMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	655;"	d
SSC_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	657;"	d
SSC_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	671;"	d
SSC_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	670;"	d
SSC_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	666;"	d
SSC_TSHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	659;"	d
TCB_BCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1052;"	d
TCB_BMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1053;"	d
TCB_TC0	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1049;"	d
TCB_TC1	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1050;"	d
TCB_TC2	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1051;"	d
TC_CCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	921;"	d
TC_CMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	922;"	d
TC_CV	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	923;"	d
TC_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	929;"	d
TC_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	928;"	d
TC_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	930;"	d
TC_RA	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	924;"	d
TC_RB	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	925;"	d
TC_RC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	926;"	d
TC_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	927;"	d
TDES_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1533;"	d
TDES_IDATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1542;"	d
TDES_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1536;"	d
TDES_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1535;"	d
TDES_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1537;"	d
TDES_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1538;"	d
TDES_IVxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1544;"	d
TDES_KEY1WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1539;"	d
TDES_KEY2WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1540;"	d
TDES_KEY3WxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1541;"	d
TDES_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1534;"	d
TDES_ODATAxR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1543;"	d
TDES_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1554;"	d
TDES_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1555;"	d
TDES_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1547;"	d
TDES_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1551;"	d
TDES_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1550;"	d
TDES_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1546;"	d
TDES_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1549;"	d
TDES_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1553;"	d
TDES_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1552;"	d
TDES_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1548;"	d
TDES_VR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	1545;"	d
TWI_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	741;"	d
TWI_CWGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	744;"	d
TWI_IADR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	743;"	d
TWI_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	747;"	d
TWI_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	746;"	d
TWI_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	748;"	d
TWI_MMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	742;"	d
TWI_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	749;"	d
TWI_SR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	745;"	d
TWI_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	750;"	d
UDP_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	853;"	d
UDP_FADDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	846;"	d
UDP_FDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	854;"	d
UDP_GLBSTATE	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	845;"	d
UDP_ICR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	851;"	d
UDP_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	848;"	d
UDP_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	847;"	d
UDP_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	849;"	d
UDP_ISR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	850;"	d
UDP_NUM	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	844;"	d
UDP_RSTEP	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	852;"	d
UDP_TXVC	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	855;"	d
US_BRGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	568;"	d
US_CR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	560;"	d
US_CSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	565;"	d
US_FIDI	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	571;"	d
US_IDR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	563;"	d
US_IER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	562;"	d
US_IF	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	573;"	d
US_IMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	564;"	d
US_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	561;"	d
US_NER	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	572;"	d
US_PTCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	582;"	d
US_PTSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	583;"	d
US_RCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	575;"	d
US_RHR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	566;"	d
US_RNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	579;"	d
US_RNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	578;"	d
US_RPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	574;"	d
US_RTOR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	569;"	d
US_TCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	577;"	d
US_THR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	567;"	d
US_TNCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	581;"	d
US_TNPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	580;"	d
US_TPR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	576;"	d
US_TTGR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	570;"	d
VREG_MR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	397;"	d
WDTC_WDCR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	374;"	d
WDTC_WDMR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	375;"	d
WDTC_WDSR	portable/IAR/AtmelSAM7S64/AT91SAM7X256_inc.h	376;"	d
LR	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	STMDB	LR!, {R0}$/;"	v
LR	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	STR		LR, [R0]$/;"	v
LR	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	SUB		LR, LR, #60$/;"	v
MACRO	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v
R0	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	LDR		R0, =ulCriticalNesting $/;"	v
R0	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
R1	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	STR		R1, [R0]$/;"	v
SP	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	LDMIA	SP!, {R0}$/;"	v
SP	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	SUB		SP, SP, #4$/;"	v
SPSR_cxsf	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
definitions	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
ulCriticalNesting	portable/IAR/AtmelSAM7S64/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v
AT91C_AIC_BRANCH_OPCODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2678;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	410;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	423;"	d
AT91C_MC_CORRECT_KEY	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	37;"	d
AT91C_US_ASYNC_IRDA_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2179;"	d
AT91C_US_ASYNC_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2145;"	d
AT91C_US_ASYNC_SCK_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2152;"	d
AT91C_US_ISO_READER_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2170;"	d
AT91C_US_SCK_USED	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2167;"	d
AT91C_US_SYNC_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	2159;"	d
AT91F_ADC_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f
AT91F_ADC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f
AT91F_ADC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f
AT91F_ADC_CfgTimings	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f
AT91F_ADC_DisableChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f
AT91F_ADC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f
AT91F_ADC_EnableChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f
AT91F_ADC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f
AT91F_ADC_GetChannelStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f
AT91F_ADC_GetConvertedDataCH0	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f
AT91F_ADC_GetConvertedDataCH1	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f
AT91F_ADC_GetConvertedDataCH2	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f
AT91F_ADC_GetConvertedDataCH3	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f
AT91F_ADC_GetConvertedDataCH4	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f
AT91F_ADC_GetConvertedDataCH5	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f
AT91F_ADC_GetConvertedDataCH6	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f
AT91F_ADC_GetConvertedDataCH7	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f
AT91F_ADC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f
AT91F_ADC_GetLastConvertedData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f
AT91F_ADC_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f
AT91F_ADC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f
AT91F_ADC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f
AT91F_ADC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f
AT91F_ADC_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f
AT91F_ADC_StartConversion	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f
AT91F_AIC_AcknowledgeIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f
AT91F_AIC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f
AT91F_AIC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f
AT91F_AIC_ClearIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f
AT91F_AIC_ConfigureIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f
AT91F_AIC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f
AT91F_AIC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f
AT91F_AIC_IsActive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f
AT91F_AIC_IsPending	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f
AT91F_AIC_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_AIC_Open($/;"	f
AT91F_AIC_SetExceptionVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f
AT91F_AIC_Trig	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void  AT91F_AIC_Trig ($/;"	f
AT91F_CKGR_CfgMainOscStartUpTime	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f
AT91F_CKGR_CfgMainOscillatorReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f
AT91F_CKGR_DisableMainOscillator	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f
AT91F_CKGR_EnableMainOscillator	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f
AT91F_CKGR_GetMainClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f
AT91F_CKGR_GetMainClockFreqReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f
AT91F_CKGR_GetMainOscillatorReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f
AT91F_DBGU_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f
AT91F_DBGU_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f
AT91F_DBGU_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Status$/;"	f
AT91F_DBGU_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f
AT91F_DBGU_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f
AT91F_DBGU_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f
AT91F_MC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f
AT91F_MC_EFC_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f
AT91F_MC_EFC_ComputeFMCN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f
AT91F_MC_EFC_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f
AT91F_MC_EFC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f
AT91F_MC_EFC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f
AT91F_MC_EFC_IsInterruptSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f
AT91F_MC_EFC_PerformCmd	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f
AT91F_MC_Remap	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_MC_Remap (void)     \/\/  $/;"	f
AT91F_PDC_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_Close ($/;"	f
AT91F_PDC_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f
AT91F_PDC_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f
AT91F_PDC_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f
AT91F_PDC_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f
AT91F_PDC_IsNextRxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsNextTxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsRxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsTxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_Open ($/;"	f
AT91F_PDC_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f
AT91F_PDC_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f
AT91F_PDC_SetNextRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f
AT91F_PDC_SetNextTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f
AT91F_PDC_SetRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetRx ($/;"	f
AT91F_PDC_SetTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PDC_SetTx ($/;"	f
AT91F_PIOA_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f
AT91F_PIO_A_RegisterSelection	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f
AT91F_PIO_B_RegisterSelection	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f
AT91F_PIO_CfgDirectDrive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f
AT91F_PIO_CfgInput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgInput($/;"	f
AT91F_PIO_CfgInputFilter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f
AT91F_PIO_CfgOpendrain	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f
AT91F_PIO_CfgOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f
AT91F_PIO_CfgPeriph	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f
AT91F_PIO_CfgPullup	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f
AT91F_PIO_ClearOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f
AT91F_PIO_Disable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_Disable($/;"	f
AT91F_PIO_Enable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_Enable($/;"	f
AT91F_PIO_ForceOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f
AT91F_PIO_GetCfgPullup	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup $/;"	f
AT91F_PIO_GetInput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f
AT91F_PIO_GetInputFilterStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f
AT91F_PIO_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f
AT91F_PIO_GetInterruptStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f
AT91F_PIO_GetMultiDriverStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f
AT91F_PIO_GetOutputDataStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status $/;"	f
AT91F_PIO_GetOutputStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f
AT91F_PIO_GetOutputWriteStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f
AT91F_PIO_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f
AT91F_PIO_Get_AB_RegisterStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f
AT91F_PIO_InputFilterDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f
AT91F_PIO_InputFilterEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f
AT91F_PIO_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f
AT91F_PIO_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f
AT91F_PIO_IsAB_RegisterSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f
AT91F_PIO_IsCfgPullupStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f
AT91F_PIO_IsInputFilterSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f
AT91F_PIO_IsInputSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f
AT91F_PIO_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f
AT91F_PIO_IsInterruptSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f
AT91F_PIO_IsMultiDriverSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f
AT91F_PIO_IsOutputDataStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f
AT91F_PIO_IsOutputSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f
AT91F_PIO_IsOutputWriteSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f
AT91F_PIO_IsSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_PIO_IsSet($/;"	f
AT91F_PIO_MultiDriverDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f
AT91F_PIO_MultiDriverEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f
AT91F_PIO_OutputDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f
AT91F_PIO_OutputEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f
AT91F_PIO_OutputWriteDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f
AT91F_PIO_OutputWriteEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f
AT91F_PIO_SetOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PIO_SetOutput($/;"	f
AT91F_PMC_CfgMCKReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f
AT91F_PMC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f
AT91F_PMC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f
AT91F_PMC_CfgSysClkDisableReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f
AT91F_PMC_CfgSysClkEnableReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f
AT91F_PMC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f
AT91F_PMC_DisablePCK	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f
AT91F_PMC_DisablePeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f
AT91F_PMC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f
AT91F_PMC_EnablePCK	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f
AT91F_PMC_EnablePeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f
AT91F_PMC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f
AT91F_PMC_GetMCKReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f
AT91F_PMC_GetMasterClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f
AT91F_PMC_GetPeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f
AT91F_PMC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f
AT91F_PMC_GetSysClkStatusReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f
AT91F_PMC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f
AT91F_PMC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f
AT91F_PWMC_CH0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f
AT91F_PWMC_CH1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f
AT91F_PWMC_CH2_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f
AT91F_PWMC_CH3_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f
AT91F_PWMC_CfgChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f
AT91F_PWMC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f
AT91F_PWMC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f
AT91F_PWMC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f
AT91F_PWMC_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f
AT91F_PWMC_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f
AT91F_PWMC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f
AT91F_PWMC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f
AT91F_PWMC_StartChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f
AT91F_PWMC_StopChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f
AT91F_PWMC_UpdateChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f
AT91F_SPI_CfgCs	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f
AT91F_SPI_CfgMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f
AT91F_SPI_CfgPCS	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f
AT91F_SPI_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgPIO (void)$/;"	f
AT91F_SPI_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_CfgPMC (void)$/;"	f
AT91F_SPI_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Close ($/;"	f
AT91F_SPI_Disable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Disable ($/;"	f
AT91F_SPI_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f
AT91F_SPI_Enable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Enable ($/;"	f
AT91F_SPI_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f
AT91F_SPI_GetChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_SPI_GetChar ($/;"	f
AT91F_SPI_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f
AT91F_SPI_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f
AT91F_SPI_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f
AT91F_SPI_PutChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_PutChar ($/;"	f
AT91F_SPI_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f
AT91F_SPI_Reset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SPI_Reset ($/;"	f
AT91F_SPI_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f
AT91F_SSC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f
AT91F_SSC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f
AT91F_SSC_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_Configure ($/;"	f
AT91F_SSC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f
AT91F_SSC_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f
AT91F_SSC_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f
AT91F_SSC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f
AT91F_SSC_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f
AT91F_SSC_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f
AT91F_SSC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f
AT91F_SSC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f
AT91F_SSC_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f
AT91F_SSC_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f
AT91F_SSC_SetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f
AT91F_TC0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f
AT91F_TC0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f
AT91F_TC1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f
AT91F_TC1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f
AT91F_TC2_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f
AT91F_TC2_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f
AT91F_TC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f
AT91F_TC_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f
AT91F_TC_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f
AT91F_TC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f
AT91F_TWI_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f
AT91F_TWI_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f
AT91F_TWI_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI controller$/;"	f
AT91F_TWI_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f
AT91F_TWI_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f
AT91F_TWI_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f
AT91F_TWI_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f
AT91F_UDP_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f
AT91F_UDP_DisableEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f
AT91F_UDP_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f
AT91F_UDP_EnableEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f
AT91F_UDP_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f
AT91F_UDP_EpClear	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpClear($/;"	f
AT91F_UDP_EpEndOfWr	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f
AT91F_UDP_EpRead	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f
AT91F_UDP_EpSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpSet($/;"	f
AT91F_UDP_EpStall	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpStall($/;"	f
AT91F_UDP_EpStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f
AT91F_UDP_EpWrite	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_EpWrite($/;"	f
AT91F_UDP_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f
AT91F_UDP_GetState	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f
AT91F_UDP_ResetEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_SetAddress	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f
AT91F_UDP_SetState	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_UDP_SetState ($/;"	f
AT91F_US0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f
AT91F_US0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f
AT91F_US1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f
AT91F_US1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f
AT91F_US_Baudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f
AT91F_US_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_Close ($/;"	f
AT91F_US_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_Configure ($/;"	f
AT91F_US_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_DisableIt ($/;"	f
AT91F_US_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_DisableRx ($/;"	f
AT91F_US_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_DisableTx ($/;"	f
AT91F_US_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_EnableIt ($/;"	f
AT91F_US_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_EnableRx ($/;"	f
AT91F_US_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_EnableTx ($/;"	f
AT91F_US_Error	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_Error ($/;"	f
AT91F_US_GetChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline int AT91F_US_GetChar ($/;"	f
AT91F_US_PutChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_PutChar ($/;"	f
AT91F_US_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f
AT91F_US_ResetRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_ResetRx ($/;"	f
AT91F_US_ResetTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_ResetTx ($/;"	f
AT91F_US_RxReady	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f
AT91F_US_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f
AT91F_US_SetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f
AT91F_US_SetIrdaFilter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f
AT91F_US_SetTimeguard	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f
AT91F_US_TxReady	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f
lib_AT91SAM7S64_H	portable/IAR/AtmelSAM7S64/lib_AT91SAM7S64.h	31;"	d
AT91C_AIC_BRANCH_OPCODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	49;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	2279;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	2292;"	d
AT91C_MC_CORRECT_KEY	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1619;"	d
AT91C_US_ASYNC_IRDA_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1969;"	d
AT91C_US_ASYNC_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1935;"	d
AT91C_US_ASYNC_SCK_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1942;"	d
AT91C_US_ISO_READER_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1960;"	d
AT91C_US_SCK_USED	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1957;"	d
AT91C_US_SYNC_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	1949;"	d
AT91F_ADC_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f
AT91F_ADC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f
AT91F_ADC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f
AT91F_ADC_CfgTimings	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f
AT91F_ADC_DisableChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f
AT91F_ADC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f
AT91F_ADC_EnableChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f
AT91F_ADC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f
AT91F_ADC_GetChannelStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f
AT91F_ADC_GetConvertedDataCH0	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f
AT91F_ADC_GetConvertedDataCH1	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f
AT91F_ADC_GetConvertedDataCH2	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f
AT91F_ADC_GetConvertedDataCH3	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f
AT91F_ADC_GetConvertedDataCH4	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f
AT91F_ADC_GetConvertedDataCH5	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f
AT91F_ADC_GetConvertedDataCH6	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f
AT91F_ADC_GetConvertedDataCH7	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f
AT91F_ADC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f
AT91F_ADC_GetLastConvertedData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f
AT91F_ADC_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f
AT91F_ADC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f
AT91F_ADC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f
AT91F_ADC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f
AT91F_ADC_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f
AT91F_ADC_StartConversion	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f
AT91F_AES_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_CfgModeReg ($/;"	f
AT91F_AES_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_CfgPMC (void)$/;"	f
AT91F_AES_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_DisableIt ($/;"	f
AT91F_AES_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_EnableIt ($/;"	f
AT91F_AES_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetInterruptMaskStatus( \/\/ \\return AES Interrupt Mask Status$/;"	f
AT91F_AES_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetModeReg ($/;"	f
AT91F_AES_GetOutputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetOutputData ($/;"	f
AT91F_AES_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_GetStatus( \/\/ \\return AES Interrupt Status$/;"	f
AT91F_AES_InputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_InputData ($/;"	f
AT91F_AES_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_IsInterruptMasked($/;"	f
AT91F_AES_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AES_IsStatusSet($/;"	f
AT91F_AES_LoadNewSeed	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_LoadNewSeed ($/;"	f
AT91F_AES_SetCryptoKey	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_SetCryptoKey ($/;"	f
AT91F_AES_SetInitializationVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_SetInitializationVector ($/;"	f
AT91F_AES_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_SoftReset ($/;"	f
AT91F_AES_StartProcessing	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AES_StartProcessing ($/;"	f
AT91F_AIC_AcknowledgeIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f
AT91F_AIC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f
AT91F_AIC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f
AT91F_AIC_ClearIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f
AT91F_AIC_ConfigureIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f
AT91F_AIC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f
AT91F_AIC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f
AT91F_AIC_IsActive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f
AT91F_AIC_IsPending	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f
AT91F_AIC_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_AIC_Open($/;"	f
AT91F_AIC_SetExceptionVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f
AT91F_AIC_Trig	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void  AT91F_AIC_Trig ($/;"	f
AT91F_CAN_CfgBaudrateReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgBaudrateReg ($/;"	f
AT91F_CAN_CfgMessageAcceptanceMaskReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageAcceptanceMaskReg ($/;"	f
AT91F_CAN_CfgMessageCtrlReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageCtrlReg ($/;"	f
AT91F_CAN_CfgMessageDataHigh	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageDataHigh ($/;"	f
AT91F_CAN_CfgMessageDataLow	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageDataLow ($/;"	f
AT91F_CAN_CfgMessageIDReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageIDReg ($/;"	f
AT91F_CAN_CfgMessageModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgMessageModeReg ($/;"	f
AT91F_CAN_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgModeReg ($/;"	f
AT91F_CAN_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgPIO (void)$/;"	f
AT91F_CAN_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_CfgPMC (void)$/;"	f
AT91F_CAN_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_DisableIt ($/;"	f
AT91F_CAN_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_EnableIt ($/;"	f
AT91F_CAN_GetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetBaudrate ($/;"	f
AT91F_CAN_GetErrorCounter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetErrorCounter ($/;"	f
AT91F_CAN_GetFamilyID	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetFamilyID ($/;"	f
AT91F_CAN_GetInternalCounter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetInternalCounter ($/;"	f
AT91F_CAN_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetInterruptMaskStatus( \/\/ \\return CAN Interrupt Mask Status$/;"	f
AT91F_CAN_GetMessageAcceptanceMaskReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageAcceptanceMaskReg ($/;"	f
AT91F_CAN_GetMessageDataHigh	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageDataHigh ($/;"	f
AT91F_CAN_GetMessageDataLow	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageDataLow ($/;"	f
AT91F_CAN_GetMessageIDReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageIDReg ($/;"	f
AT91F_CAN_GetMessageModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageModeReg ($/;"	f
AT91F_CAN_GetMessageStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetMessageStatus ($/;"	f
AT91F_CAN_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetModeReg ($/;"	f
AT91F_CAN_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetStatus( \/\/ \\return CAN Interrupt Status$/;"	f
AT91F_CAN_GetTimestamp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_GetTimestamp ($/;"	f
AT91F_CAN_InitAbortRequest	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_InitAbortRequest ($/;"	f
AT91F_CAN_InitTransferRequest	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CAN_InitTransferRequest ($/;"	f
AT91F_CAN_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_IsInterruptMasked($/;"	f
AT91F_CAN_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_IsStatusSet($/;"	f
AT91F_CAN_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CAN_Open ($/;"	f
AT91F_CKGR_CfgMainOscStartUpTime	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f
AT91F_CKGR_CfgMainOscillatorReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f
AT91F_CKGR_DisableMainOscillator	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f
AT91F_CKGR_EnableMainOscillator	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f
AT91F_CKGR_GetMainClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f
AT91F_CKGR_GetMainClockFreqReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f
AT91F_CKGR_GetMainOscillatorReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f
AT91F_DBGU_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f
AT91F_DBGU_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f
AT91F_DBGU_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Status$/;"	f
AT91F_DBGU_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f
AT91F_DBGU_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f
AT91F_DBGU_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f
AT91F_DisableCAN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_DisableCAN($/;"	f
AT91F_EMAC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_EMAC_CfgPIO (void)$/;"	f
AT91F_EMAC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_EMAC_CfgPMC (void)$/;"	f
AT91F_EnableCAN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_EnableCAN($/;"	f
AT91F_InitMailboxRegisters	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_InitMailboxRegisters(AT91PS_CAN_MB	CAN_Mailbox,$/;"	f
AT91F_MC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f
AT91F_MC_EFC_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f
AT91F_MC_EFC_ComputeFMCN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f
AT91F_MC_EFC_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f
AT91F_MC_EFC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f
AT91F_MC_EFC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f
AT91F_MC_EFC_IsInterruptSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f
AT91F_MC_EFC_PerformCmd	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f
AT91F_MC_Remap	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_MC_Remap (void)     \/\/  $/;"	f
AT91F_PDC_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_Close ($/;"	f
AT91F_PDC_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f
AT91F_PDC_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f
AT91F_PDC_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f
AT91F_PDC_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f
AT91F_PDC_IsNextRxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsNextTxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsRxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsTxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_Open ($/;"	f
AT91F_PDC_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f
AT91F_PDC_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f
AT91F_PDC_SetNextRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f
AT91F_PDC_SetNextTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f
AT91F_PDC_SetRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetRx ($/;"	f
AT91F_PDC_SetTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PDC_SetTx ($/;"	f
AT91F_PIOA_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f
AT91F_PIOB_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIOB_CfgPMC (void)$/;"	f
AT91F_PIO_A_RegisterSelection	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f
AT91F_PIO_B_RegisterSelection	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f
AT91F_PIO_CfgDirectDrive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f
AT91F_PIO_CfgInput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgInput($/;"	f
AT91F_PIO_CfgInputFilter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f
AT91F_PIO_CfgOpendrain	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f
AT91F_PIO_CfgOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f
AT91F_PIO_CfgPeriph	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f
AT91F_PIO_CfgPullup	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f
AT91F_PIO_ClearOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f
AT91F_PIO_Disable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_Disable($/;"	f
AT91F_PIO_Enable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_Enable($/;"	f
AT91F_PIO_ForceOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f
AT91F_PIO_GetCfgPullup	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup $/;"	f
AT91F_PIO_GetInput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f
AT91F_PIO_GetInputFilterStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f
AT91F_PIO_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f
AT91F_PIO_GetInterruptStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f
AT91F_PIO_GetMultiDriverStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f
AT91F_PIO_GetOutputDataStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status $/;"	f
AT91F_PIO_GetOutputStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f
AT91F_PIO_GetOutputWriteStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f
AT91F_PIO_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f
AT91F_PIO_Get_AB_RegisterStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f
AT91F_PIO_InputFilterDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f
AT91F_PIO_InputFilterEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f
AT91F_PIO_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f
AT91F_PIO_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f
AT91F_PIO_IsAB_RegisterSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f
AT91F_PIO_IsCfgPullupStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f
AT91F_PIO_IsInputFilterSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f
AT91F_PIO_IsInputSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f
AT91F_PIO_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f
AT91F_PIO_IsInterruptSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f
AT91F_PIO_IsMultiDriverSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f
AT91F_PIO_IsOutputDataStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f
AT91F_PIO_IsOutputSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f
AT91F_PIO_IsOutputWriteSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f
AT91F_PIO_IsSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_PIO_IsSet($/;"	f
AT91F_PIO_MultiDriverDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f
AT91F_PIO_MultiDriverEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f
AT91F_PIO_OutputDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f
AT91F_PIO_OutputEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f
AT91F_PIO_OutputWriteDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f
AT91F_PIO_OutputWriteEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f
AT91F_PIO_SetOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PIO_SetOutput($/;"	f
AT91F_PITC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITC_CfgPMC (void)$/;"	f
AT91F_PITDisableInt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITDisableInt($/;"	f
AT91F_PITEnableInt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITEnableInt($/;"	f
AT91F_PITGetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetMode($/;"	f
AT91F_PITGetPIIR	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetPIIR($/;"	f
AT91F_PITGetPIVR	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetPIVR($/;"	f
AT91F_PITGetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PITGetStatus($/;"	f
AT91F_PITInit	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITInit($/;"	f
AT91F_PITSetPIV	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PITSetPIV($/;"	f
AT91F_PMC_CfgMCKReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f
AT91F_PMC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f
AT91F_PMC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f
AT91F_PMC_CfgSysClkDisableReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f
AT91F_PMC_CfgSysClkEnableReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f
AT91F_PMC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f
AT91F_PMC_DisablePCK	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f
AT91F_PMC_DisablePeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f
AT91F_PMC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f
AT91F_PMC_EnablePCK	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f
AT91F_PMC_EnablePeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f
AT91F_PMC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f
AT91F_PMC_GetMCKReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f
AT91F_PMC_GetMasterClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f
AT91F_PMC_GetPeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f
AT91F_PMC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f
AT91F_PMC_GetSysClkStatusReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f
AT91F_PMC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f
AT91F_PMC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f
AT91F_PWMC_CH0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f
AT91F_PWMC_CH1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f
AT91F_PWMC_CH2_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f
AT91F_PWMC_CH3_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f
AT91F_PWMC_CfgChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f
AT91F_PWMC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f
AT91F_PWMC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f
AT91F_PWMC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f
AT91F_PWMC_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f
AT91F_PWMC_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f
AT91F_PWMC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f
AT91F_PWMC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f
AT91F_PWMC_StartChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f
AT91F_PWMC_StopChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f
AT91F_PWMC_UpdateChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f
AT91F_RSTC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RSTC_CfgPMC (void)$/;"	f
AT91F_RSTGetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RSTGetMode($/;"	f
AT91F_RSTGetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RSTGetStatus($/;"	f
AT91F_RSTIsSoftRstActive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RSTIsSoftRstActive($/;"	f
AT91F_RSTSetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RSTSetMode($/;"	f
AT91F_RSTSoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RSTSoftReset($/;"	f
AT91F_RTTC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTC_CfgPMC (void)$/;"	f
AT91F_RTTClearAlarmINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTClearAlarmINT($/;"	f
AT91F_RTTClearRttIncINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTClearRttIncINT($/;"	f
AT91F_RTTGetAlarmValue	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTGetAlarmValue($/;"	f
AT91F_RTTGetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTGetStatus($/;"	f
AT91F_RTTReadValue	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTReadValue($/;"	f
AT91F_RTTRestart	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTRestart($/;"	f
AT91F_RTTSetAlarmINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTSetAlarmINT($/;"	f
AT91F_RTTSetAlarmValue	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTSetAlarmValue($/;"	f
AT91F_RTTSetPrescaler	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTSetPrescaler($/;"	f
AT91F_RTTSetRttIncINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_RTTSetRttIncINT($/;"	f
AT91F_RTTSetTimeBase	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_RTTSetTimeBase($/;"	f
AT91F_SPI0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI0_CfgPIO (void)$/;"	f
AT91F_SPI0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI0_CfgPMC (void)$/;"	f
AT91F_SPI1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI1_CfgPIO (void)$/;"	f
AT91F_SPI1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI1_CfgPMC (void)$/;"	f
AT91F_SPI_CfgCs	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f
AT91F_SPI_CfgMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f
AT91F_SPI_CfgPCS	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f
AT91F_SPI_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Close ($/;"	f
AT91F_SPI_Disable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Disable ($/;"	f
AT91F_SPI_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f
AT91F_SPI_Enable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Enable ($/;"	f
AT91F_SPI_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f
AT91F_SPI_GetChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_SPI_GetChar ($/;"	f
AT91F_SPI_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f
AT91F_SPI_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f
AT91F_SPI_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f
AT91F_SPI_PutChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_PutChar ($/;"	f
AT91F_SPI_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f
AT91F_SPI_Reset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SPI_Reset ($/;"	f
AT91F_SPI_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f
AT91F_SSC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f
AT91F_SSC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f
AT91F_SSC_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_Configure ($/;"	f
AT91F_SSC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f
AT91F_SSC_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f
AT91F_SSC_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f
AT91F_SSC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f
AT91F_SSC_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f
AT91F_SSC_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f
AT91F_SSC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f
AT91F_SSC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f
AT91F_SSC_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f
AT91F_SSC_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f
AT91F_SSC_SetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f
AT91F_TC0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f
AT91F_TC0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f
AT91F_TC1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f
AT91F_TC1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f
AT91F_TC2_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f
AT91F_TC2_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f
AT91F_TC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f
AT91F_TC_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f
AT91F_TC_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f
AT91F_TC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f
AT91F_TDES_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_CfgModeReg ($/;"	f
AT91F_TDES_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_CfgPMC (void)$/;"	f
AT91F_TDES_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_DisableIt ($/;"	f
AT91F_TDES_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_EnableIt ($/;"	f
AT91F_TDES_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetInterruptMaskStatus( \/\/ \\return TDES Interrupt Mask Status$/;"	f
AT91F_TDES_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetModeReg ($/;"	f
AT91F_TDES_GetOutputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetOutputData ($/;"	f
AT91F_TDES_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_GetStatus( \/\/ \\return TDES Interrupt Status$/;"	f
AT91F_TDES_InputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_InputData ($/;"	f
AT91F_TDES_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_IsInterruptMasked($/;"	f
AT91F_TDES_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TDES_IsStatusSet($/;"	f
AT91F_TDES_SetCryptoKey1	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetCryptoKey1 ($/;"	f
AT91F_TDES_SetCryptoKey2	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetCryptoKey2 ($/;"	f
AT91F_TDES_SetCryptoKey3	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetCryptoKey3 ($/;"	f
AT91F_TDES_SetInitializationVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SetInitializationVector ($/;"	f
AT91F_TDES_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_SoftReset ($/;"	f
AT91F_TDES_StartProcessing	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TDES_StartProcessing ($/;"	f
AT91F_TWI_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f
AT91F_TWI_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f
AT91F_TWI_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI controller$/;"	f
AT91F_TWI_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f
AT91F_TWI_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f
AT91F_TWI_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f
AT91F_TWI_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f
AT91F_UDP_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f
AT91F_UDP_DisableEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f
AT91F_UDP_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f
AT91F_UDP_EnableEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f
AT91F_UDP_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f
AT91F_UDP_EpClear	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpClear($/;"	f
AT91F_UDP_EpEndOfWr	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f
AT91F_UDP_EpRead	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f
AT91F_UDP_EpSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpSet($/;"	f
AT91F_UDP_EpStall	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpStall($/;"	f
AT91F_UDP_EpStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f
AT91F_UDP_EpWrite	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_EpWrite($/;"	f
AT91F_UDP_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f
AT91F_UDP_GetState	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f
AT91F_UDP_ResetEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_SetAddress	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f
AT91F_UDP_SetState	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_UDP_SetState ($/;"	f
AT91F_US0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f
AT91F_US0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f
AT91F_US1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f
AT91F_US1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f
AT91F_US_Baudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f
AT91F_US_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_Close ($/;"	f
AT91F_US_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_Configure ($/;"	f
AT91F_US_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_DisableIt ($/;"	f
AT91F_US_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_DisableRx ($/;"	f
AT91F_US_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_DisableTx ($/;"	f
AT91F_US_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_EnableIt ($/;"	f
AT91F_US_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_EnableRx ($/;"	f
AT91F_US_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_EnableTx ($/;"	f
AT91F_US_Error	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_Error ($/;"	f
AT91F_US_GetChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline int AT91F_US_GetChar ($/;"	f
AT91F_US_PutChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_PutChar ($/;"	f
AT91F_US_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f
AT91F_US_ResetRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_ResetRx ($/;"	f
AT91F_US_ResetTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_ResetTx ($/;"	f
AT91F_US_RxReady	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f
AT91F_US_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f
AT91F_US_SetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f
AT91F_US_SetIrdaFilter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f
AT91F_US_SetTimeguard	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f
AT91F_US_TxReady	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f
AT91F_VREG_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_VREG_CfgPMC (void)$/;"	f
AT91F_VREG_Disable_LowPowerMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_VREG_Disable_LowPowerMode($/;"	f
AT91F_VREG_Enable_LowPowerMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_VREG_Enable_LowPowerMode($/;"	f
AT91F_WDTC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_WDTC_CfgPMC (void)$/;"	f
AT91F_WDTGetPeriod	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)$/;"	f
AT91F_WDTRestart	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_WDTRestart($/;"	f
AT91F_WDTSGettatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline unsigned int AT91F_WDTSGettatus($/;"	f
AT91F_WDTSetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	/^__inline void AT91F_WDTSetMode($/;"	f
EXTENDED_FORMAT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	2919;"	d
STANDARD_FORMAT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	2918;"	d
lib_AT91SAM7X128_H	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X128.h	44;"	d
AT91C_AIC_BRANCH_OPCODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	49;"	d
AT91C_I2S_ASY_MASTER_TX_SETTING	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	2279;"	d
AT91C_I2S_ASY_TX_FRAME_SETTING	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	2292;"	d
AT91C_MC_CORRECT_KEY	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1619;"	d
AT91C_US_ASYNC_IRDA_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1969;"	d
AT91C_US_ASYNC_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1935;"	d
AT91C_US_ASYNC_SCK_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1942;"	d
AT91C_US_ISO_READER_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1960;"	d
AT91C_US_SCK_USED	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1957;"	d
AT91C_US_SYNC_MODE	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	1949;"	d
AT91F_ADC_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgModeReg ($/;"	f
AT91F_ADC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPIO (void)$/;"	f
AT91F_ADC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgPMC (void)$/;"	f
AT91F_ADC_CfgTimings	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_CfgTimings ($/;"	f
AT91F_ADC_DisableChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableChannel ($/;"	f
AT91F_ADC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_DisableIt ($/;"	f
AT91F_ADC_EnableChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableChannel ($/;"	f
AT91F_ADC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_EnableIt ($/;"	f
AT91F_ADC_GetChannelStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetChannelStatus ($/;"	f
AT91F_ADC_GetConvertedDataCH0	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH0 ($/;"	f
AT91F_ADC_GetConvertedDataCH1	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH1 ($/;"	f
AT91F_ADC_GetConvertedDataCH2	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH2 ($/;"	f
AT91F_ADC_GetConvertedDataCH3	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH3 ($/;"	f
AT91F_ADC_GetConvertedDataCH4	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH4 ($/;"	f
AT91F_ADC_GetConvertedDataCH5	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH5 ($/;"	f
AT91F_ADC_GetConvertedDataCH6	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH6 ($/;"	f
AT91F_ADC_GetConvertedDataCH7	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetConvertedDataCH7 ($/;"	f
AT91F_ADC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetInterruptMaskStatus( \/\/ \\return ADC Interrupt Mask Status$/;"	f
AT91F_ADC_GetLastConvertedData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetLastConvertedData ($/;"	f
AT91F_ADC_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetModeReg ($/;"	f
AT91F_ADC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_GetStatus( \/\/ \\return ADC Interrupt Status$/;"	f
AT91F_ADC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsInterruptMasked($/;"	f
AT91F_ADC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_ADC_IsStatusSet($/;"	f
AT91F_ADC_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_SoftReset ($/;"	f
AT91F_ADC_StartConversion	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_ADC_StartConversion ($/;"	f
AT91F_AES_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgModeReg ($/;"	f
AT91F_AES_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_CfgPMC (void)$/;"	f
AT91F_AES_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_DisableIt ($/;"	f
AT91F_AES_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_EnableIt ($/;"	f
AT91F_AES_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetInterruptMaskStatus( \/\/ \\return AES Interrupt Mask Status$/;"	f
AT91F_AES_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetModeReg ($/;"	f
AT91F_AES_GetOutputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetOutputData ($/;"	f
AT91F_AES_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_GetStatus( \/\/ \\return AES Interrupt Status$/;"	f
AT91F_AES_InputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_InputData ($/;"	f
AT91F_AES_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsInterruptMasked($/;"	f
AT91F_AES_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AES_IsStatusSet($/;"	f
AT91F_AES_LoadNewSeed	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_LoadNewSeed ($/;"	f
AT91F_AES_SetCryptoKey	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetCryptoKey ($/;"	f
AT91F_AES_SetInitializationVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SetInitializationVector ($/;"	f
AT91F_AES_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_SoftReset ($/;"	f
AT91F_AES_StartProcessing	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AES_StartProcessing ($/;"	f
AT91F_AIC_AcknowledgeIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_AcknowledgeIt ($/;"	f
AT91F_AIC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPIO (void)$/;"	f
AT91F_AIC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_CfgPMC (void)$/;"	f
AT91F_AIC_ClearIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_ClearIt ($/;"	f
AT91F_AIC_ConfigureIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_AIC_ConfigureIt ($/;"	f
AT91F_AIC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_DisableIt ($/;"	f
AT91F_AIC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_EnableIt ($/;"	f
AT91F_AIC_IsActive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsActive ($/;"	f
AT91F_AIC_IsPending	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_IsPending ($/;"	f
AT91F_AIC_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_AIC_Open($/;"	f
AT91F_AIC_SetExceptionVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int  AT91F_AIC_SetExceptionVector ($/;"	f
AT91F_AIC_Trig	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void  AT91F_AIC_Trig ($/;"	f
AT91F_CAN_CfgBaudrateReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgBaudrateReg ($/;"	f
AT91F_CAN_CfgMessageAcceptanceMaskReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageAcceptanceMaskReg ($/;"	f
AT91F_CAN_CfgMessageCtrlReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageCtrlReg ($/;"	f
AT91F_CAN_CfgMessageDataHigh	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataHigh ($/;"	f
AT91F_CAN_CfgMessageDataLow	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageDataLow ($/;"	f
AT91F_CAN_CfgMessageIDReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageIDReg ($/;"	f
AT91F_CAN_CfgMessageModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgMessageModeReg ($/;"	f
AT91F_CAN_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgModeReg ($/;"	f
AT91F_CAN_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPIO (void)$/;"	f
AT91F_CAN_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_CfgPMC (void)$/;"	f
AT91F_CAN_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_DisableIt ($/;"	f
AT91F_CAN_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_EnableIt ($/;"	f
AT91F_CAN_GetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetBaudrate ($/;"	f
AT91F_CAN_GetErrorCounter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetErrorCounter ($/;"	f
AT91F_CAN_GetFamilyID	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetFamilyID ($/;"	f
AT91F_CAN_GetInternalCounter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInternalCounter ($/;"	f
AT91F_CAN_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetInterruptMaskStatus( \/\/ \\return CAN Interrupt Mask Status$/;"	f
AT91F_CAN_GetMessageAcceptanceMaskReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageAcceptanceMaskReg ($/;"	f
AT91F_CAN_GetMessageDataHigh	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataHigh ($/;"	f
AT91F_CAN_GetMessageDataLow	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageDataLow ($/;"	f
AT91F_CAN_GetMessageIDReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageIDReg ($/;"	f
AT91F_CAN_GetMessageModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageModeReg ($/;"	f
AT91F_CAN_GetMessageStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetMessageStatus ($/;"	f
AT91F_CAN_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetModeReg ($/;"	f
AT91F_CAN_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetStatus( \/\/ \\return CAN Interrupt Status$/;"	f
AT91F_CAN_GetTimestamp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_GetTimestamp ($/;"	f
AT91F_CAN_InitAbortRequest	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitAbortRequest ($/;"	f
AT91F_CAN_InitTransferRequest	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CAN_InitTransferRequest ($/;"	f
AT91F_CAN_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsInterruptMasked($/;"	f
AT91F_CAN_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_IsStatusSet($/;"	f
AT91F_CAN_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CAN_Open ($/;"	f
AT91F_CKGR_CfgMainOscStartUpTime	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscStartUpTime ($/;"	f
AT91F_CKGR_CfgMainOscillatorReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_CfgMainOscillatorReg ($/;"	f
AT91F_CKGR_DisableMainOscillator	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_DisableMainOscillator ($/;"	f
AT91F_CKGR_EnableMainOscillator	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_CKGR_EnableMainOscillator($/;"	f
AT91F_CKGR_GetMainClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClock ($/;"	f
AT91F_CKGR_GetMainClockFreqReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainClockFreqReg ($/;"	f
AT91F_CKGR_GetMainOscillatorReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_CKGR_GetMainOscillatorReg ($/;"	f
AT91F_DBGU_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPIO (void)$/;"	f
AT91F_DBGU_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_CfgPMC (void)$/;"	f
AT91F_DBGU_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( \/\/ \\return DBGU Interrupt Mask Status$/;"	f
AT91F_DBGU_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptDisable($/;"	f
AT91F_DBGU_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DBGU_InterruptEnable($/;"	f
AT91F_DBGU_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_DBGU_IsInterruptMasked($/;"	f
AT91F_DisableCAN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_DisableCAN($/;"	f
AT91F_EMAC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPIO (void)$/;"	f
AT91F_EMAC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_EMAC_CfgPMC (void)$/;"	f
AT91F_EnableCAN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_EnableCAN($/;"	f
AT91F_InitMailboxRegisters	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_InitMailboxRegisters(AT91PS_CAN_MB	CAN_Mailbox,$/;"	f
AT91F_MC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_CfgPMC (void)$/;"	f
AT91F_MC_EFC_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_CfgModeReg ($/;"	f
AT91F_MC_EFC_ComputeFMCN	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_ComputeFMCN($/;"	f
AT91F_MC_EFC_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetModeReg($/;"	f
AT91F_MC_EFC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_GetStatus($/;"	f
AT91F_MC_EFC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptMasked($/;"	f
AT91F_MC_EFC_IsInterruptSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_MC_EFC_IsInterruptSet($/;"	f
AT91F_MC_EFC_PerformCmd	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_EFC_PerformCmd ($/;"	f
AT91F_MC_Remap	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_MC_Remap (void)     \/\/$/;"	f
AT91F_PDC_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Close ($/;"	f
AT91F_PDC_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableRx ($/;"	f
AT91F_PDC_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_DisableTx ($/;"	f
AT91F_PDC_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableRx ($/;"	f
AT91F_PDC_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_EnableTx ($/;"	f
AT91F_PDC_IsNextRxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsNextTxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsNextTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsRxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsRxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_IsTxEmpty	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PDC_IsTxEmpty ( \/\/ \\return return 1 if transfer is complete$/;"	f
AT91F_PDC_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_Open ($/;"	f
AT91F_PDC_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_ReceiveFrame ($/;"	f
AT91F_PDC_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PDC_SendFrame($/;"	f
AT91F_PDC_SetNextRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextRx ($/;"	f
AT91F_PDC_SetNextTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetNextTx ($/;"	f
AT91F_PDC_SetRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetRx ($/;"	f
AT91F_PDC_SetTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PDC_SetTx ($/;"	f
AT91F_PIOA_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOA_CfgPMC (void)$/;"	f
AT91F_PIOB_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIOB_CfgPMC (void)$/;"	f
AT91F_PIO_A_RegisterSelection	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_A_RegisterSelection($/;"	f
AT91F_PIO_B_RegisterSelection	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_B_RegisterSelection($/;"	f
AT91F_PIO_CfgDirectDrive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgDirectDrive($/;"	f
AT91F_PIO_CfgInput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInput($/;"	f
AT91F_PIO_CfgInputFilter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgInputFilter($/;"	f
AT91F_PIO_CfgOpendrain	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOpendrain($/;"	f
AT91F_PIO_CfgOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgOutput($/;"	f
AT91F_PIO_CfgPeriph	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPeriph($/;"	f
AT91F_PIO_CfgPullup	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_CfgPullup($/;"	f
AT91F_PIO_ClearOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ClearOutput($/;"	f
AT91F_PIO_Disable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Disable($/;"	f
AT91F_PIO_Enable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_Enable($/;"	f
AT91F_PIO_ForceOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_ForceOutput($/;"	f
AT91F_PIO_GetCfgPullup	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetCfgPullup( \/\/ \\return PIO Configuration Pullup$/;"	f
AT91F_PIO_GetInput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInput( \/\/ \\return PIO input$/;"	f
AT91F_PIO_GetInputFilterStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInputFilterStatus( \/\/ \\return PIO Input Filter Status$/;"	f
AT91F_PIO_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptMaskStatus( \/\/ \\return PIO Interrupt Mask Status$/;"	f
AT91F_PIO_GetInterruptStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetInterruptStatus( \/\/ \\return PIO Interrupt Status$/;"	f
AT91F_PIO_GetMultiDriverStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetMultiDriverStatus( \/\/ \\return PIO Multi Driver Status$/;"	f
AT91F_PIO_GetOutputDataStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputDataStatus( \/\/ \\return PIO Output Data Status$/;"	f
AT91F_PIO_GetOutputStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputStatus( \/\/ \\return PIO Output Status$/;"	f
AT91F_PIO_GetOutputWriteStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetOutputWriteStatus( \/\/ \\return PIO Output Write Status$/;"	f
AT91F_PIO_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_GetStatus( \/\/ \\return PIO Status$/;"	f
AT91F_PIO_Get_AB_RegisterStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PIO_Get_AB_RegisterStatus( \/\/ \\return PIO AB Register Status$/;"	f
AT91F_PIO_InputFilterDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterDisable($/;"	f
AT91F_PIO_InputFilterEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InputFilterEnable($/;"	f
AT91F_PIO_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptDisable($/;"	f
AT91F_PIO_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_InterruptEnable($/;"	f
AT91F_PIO_IsAB_RegisterSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsAB_RegisterSet($/;"	f
AT91F_PIO_IsCfgPullupStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsCfgPullupStatusSet($/;"	f
AT91F_PIO_IsInputFilterSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputFilterSet($/;"	f
AT91F_PIO_IsInputSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInputSet($/;"	f
AT91F_PIO_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptMasked($/;"	f
AT91F_PIO_IsInterruptSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsInterruptSet($/;"	f
AT91F_PIO_IsMultiDriverSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsMultiDriverSet($/;"	f
AT91F_PIO_IsOutputDataStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputDataStatusSet($/;"	f
AT91F_PIO_IsOutputSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputSet($/;"	f
AT91F_PIO_IsOutputWriteSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsOutputWriteSet($/;"	f
AT91F_PIO_IsSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_PIO_IsSet($/;"	f
AT91F_PIO_MultiDriverDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverDisable($/;"	f
AT91F_PIO_MultiDriverEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_MultiDriverEnable($/;"	f
AT91F_PIO_OutputDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputDisable($/;"	f
AT91F_PIO_OutputEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputEnable($/;"	f
AT91F_PIO_OutputWriteDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteDisable($/;"	f
AT91F_PIO_OutputWriteEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_OutputWriteEnable($/;"	f
AT91F_PIO_SetOutput	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PIO_SetOutput($/;"	f
AT91F_PITC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITC_CfgPMC (void)$/;"	f
AT91F_PITDisableInt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITDisableInt($/;"	f
AT91F_PITEnableInt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITEnableInt($/;"	f
AT91F_PITGetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetMode($/;"	f
AT91F_PITGetPIIR	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIIR($/;"	f
AT91F_PITGetPIVR	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetPIVR($/;"	f
AT91F_PITGetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PITGetStatus($/;"	f
AT91F_PITInit	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITInit($/;"	f
AT91F_PITSetPIV	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PITSetPIV($/;"	f
AT91F_PMC_CfgMCKReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgMCKReg ($/;"	f
AT91F_PMC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPIO (void)$/;"	f
AT91F_PMC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgPMC (void)$/;"	f
AT91F_PMC_CfgSysClkDisableReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkDisableReg ($/;"	f
AT91F_PMC_CfgSysClkEnableReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_CfgSysClkEnableReg ($/;"	f
AT91F_PMC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisableIt ($/;"	f
AT91F_PMC_DisablePCK	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePCK ($/;"	f
AT91F_PMC_DisablePeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_DisablePeriphClock ($/;"	f
AT91F_PMC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnableIt ($/;"	f
AT91F_PMC_EnablePCK	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePCK ($/;"	f
AT91F_PMC_EnablePeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PMC_EnablePeriphClock ($/;"	f
AT91F_PMC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetInterruptMaskStatus( \/\/ \\return PMC Interrupt Mask Status$/;"	f
AT91F_PMC_GetMCKReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMCKReg($/;"	f
AT91F_PMC_GetMasterClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetMasterClock ($/;"	f
AT91F_PMC_GetPeriphClock	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetPeriphClock ($/;"	f
AT91F_PMC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetStatus( \/\/ \\return PMC Interrupt Status$/;"	f
AT91F_PMC_GetSysClkStatusReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_GetSysClkStatusReg ($/;"	f
AT91F_PMC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsInterruptMasked($/;"	f
AT91F_PMC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PMC_IsStatusSet($/;"	f
AT91F_PWMC_CH0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH0_CfgPIO (void)$/;"	f
AT91F_PWMC_CH1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH1_CfgPIO (void)$/;"	f
AT91F_PWMC_CH2_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH2_CfgPIO (void)$/;"	f
AT91F_PWMC_CH3_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CH3_CfgPIO (void)$/;"	f
AT91F_PWMC_CfgChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgChannel($/;"	f
AT91F_PWMC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_CfgPMC (void)$/;"	f
AT91F_PWMC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetInterruptMaskStatus( \/\/ \\return PWM Interrupt Mask Status$/;"	f
AT91F_PWMC_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_GetStatus( \/\/ \\return PWM Interrupt Status$/;"	f
AT91F_PWMC_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptDisable($/;"	f
AT91F_PWMC_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_InterruptEnable($/;"	f
AT91F_PWMC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsInterruptMasked($/;"	f
AT91F_PWMC_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_PWMC_IsStatusSet($/;"	f
AT91F_PWMC_StartChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StartChannel($/;"	f
AT91F_PWMC_StopChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_StopChannel($/;"	f
AT91F_PWMC_UpdateChannel	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_PWMC_UpdateChannel($/;"	f
AT91F_RSTC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTC_CfgPMC (void)$/;"	f
AT91F_RSTGetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetMode($/;"	f
AT91F_RSTGetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTGetStatus($/;"	f
AT91F_RSTIsSoftRstActive	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RSTIsSoftRstActive($/;"	f
AT91F_RSTSetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSetMode($/;"	f
AT91F_RSTSoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RSTSoftReset($/;"	f
AT91F_RTTC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTC_CfgPMC (void)$/;"	f
AT91F_RTTClearAlarmINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearAlarmINT($/;"	f
AT91F_RTTClearRttIncINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTClearRttIncINT($/;"	f
AT91F_RTTGetAlarmValue	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetAlarmValue($/;"	f
AT91F_RTTGetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTGetStatus($/;"	f
AT91F_RTTReadValue	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTReadValue($/;"	f
AT91F_RTTRestart	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTRestart($/;"	f
AT91F_RTTSetAlarmINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmINT($/;"	f
AT91F_RTTSetAlarmValue	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetAlarmValue($/;"	f
AT91F_RTTSetPrescaler	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetPrescaler($/;"	f
AT91F_RTTSetRttIncINT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_RTTSetRttIncINT($/;"	f
AT91F_RTTSetTimeBase	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_RTTSetTimeBase($/;"	f
AT91F_SPI0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPIO (void)$/;"	f
AT91F_SPI0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI0_CfgPMC (void)$/;"	f
AT91F_SPI1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPIO (void)$/;"	f
AT91F_SPI1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI1_CfgPMC (void)$/;"	f
AT91F_SPI_CfgCs	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgCs ($/;"	f
AT91F_SPI_CfgMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgMode ($/;"	f
AT91F_SPI_CfgPCS	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_CfgPCS ($/;"	f
AT91F_SPI_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Close ($/;"	f
AT91F_SPI_Disable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Disable ($/;"	f
AT91F_SPI_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_DisableIt ($/;"	f
AT91F_SPI_Enable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Enable ($/;"	f
AT91F_SPI_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_EnableIt ($/;"	f
AT91F_SPI_GetChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_GetChar ($/;"	f
AT91F_SPI_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_GetInterruptMaskStatus( \/\/ \\return SPI Interrupt Mask Status$/;"	f
AT91F_SPI_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_SPI_IsInterruptMasked($/;"	f
AT91F_SPI_Open	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_Open ($/;"	f
AT91F_SPI_PutChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_PutChar ($/;"	f
AT91F_SPI_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_ReceiveFrame ($/;"	f
AT91F_SPI_Reset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SPI_Reset ($/;"	f
AT91F_SPI_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SPI_SendFrame($/;"	f
AT91F_SSC_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPIO (void)$/;"	f
AT91F_SSC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_CfgPMC (void)$/;"	f
AT91F_SSC_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_Configure ($/;"	f
AT91F_SSC_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableIt ($/;"	f
AT91F_SSC_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableRx ($/;"	f
AT91F_SSC_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_DisableTx ($/;"	f
AT91F_SSC_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableIt ($/;"	f
AT91F_SSC_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableRx ($/;"	f
AT91F_SSC_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_EnableTx ($/;"	f
AT91F_SSC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_GetInterruptMaskStatus( \/\/ \\return SSC Interrupt Mask Status$/;"	f
AT91F_SSC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_SSC_IsInterruptMasked($/;"	f
AT91F_SSC_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_ReceiveFrame ($/;"	f
AT91F_SSC_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_SSC_SendFrame($/;"	f
AT91F_SSC_SetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_SSC_SetBaudrate ($/;"	f
AT91F_TC0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPIO (void)$/;"	f
AT91F_TC0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC0_CfgPMC (void)$/;"	f
AT91F_TC1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPIO (void)$/;"	f
AT91F_TC1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC1_CfgPMC (void)$/;"	f
AT91F_TC2_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPIO (void)$/;"	f
AT91F_TC2_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC2_CfgPMC (void)$/;"	f
AT91F_TC_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TC_GetInterruptMaskStatus( \/\/ \\return TC Interrupt Mask Status$/;"	f
AT91F_TC_InterruptDisable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptDisable($/;"	f
AT91F_TC_InterruptEnable	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TC_InterruptEnable($/;"	f
AT91F_TC_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_TC_IsInterruptMasked($/;"	f
AT91F_TDES_CfgModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgModeReg ($/;"	f
AT91F_TDES_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_CfgPMC (void)$/;"	f
AT91F_TDES_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_DisableIt ($/;"	f
AT91F_TDES_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_EnableIt ($/;"	f
AT91F_TDES_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetInterruptMaskStatus( \/\/ \\return TDES Interrupt Mask Status$/;"	f
AT91F_TDES_GetModeReg	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetModeReg ($/;"	f
AT91F_TDES_GetOutputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetOutputData ($/;"	f
AT91F_TDES_GetStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_GetStatus( \/\/ \\return TDES Interrupt Status$/;"	f
AT91F_TDES_InputData	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_InputData ($/;"	f
AT91F_TDES_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsInterruptMasked($/;"	f
AT91F_TDES_IsStatusSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TDES_IsStatusSet($/;"	f
AT91F_TDES_SetCryptoKey1	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey1 ($/;"	f
AT91F_TDES_SetCryptoKey2	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey2 ($/;"	f
AT91F_TDES_SetCryptoKey3	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetCryptoKey3 ($/;"	f
AT91F_TDES_SetInitializationVector	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SetInitializationVector ($/;"	f
AT91F_TDES_SoftReset	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_SoftReset ($/;"	f
AT91F_TDES_StartProcessing	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TDES_StartProcessing ($/;"	f
AT91F_TWI_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPIO (void)$/;"	f
AT91F_TWI_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_CfgPMC (void)$/;"	f
AT91F_TWI_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_Configure ( AT91PS_TWI pTWI )          \/\/ \\arg pointer to a TWI controller$/;"	f
AT91F_TWI_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_DisableIt ($/;"	f
AT91F_TWI_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_TWI_EnableIt ($/;"	f
AT91F_TWI_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_TWI_GetInterruptMaskStatus( \/\/ \\return TWI Interrupt Mask Status$/;"	f
AT91F_TWI_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_TWI_IsInterruptMasked($/;"	f
AT91F_UDP_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_CfgPMC (void)$/;"	f
AT91F_UDP_DisableEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableEp ($/;"	f
AT91F_UDP_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_DisableIt ($/;"	f
AT91F_UDP_EnableEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableEp ($/;"	f
AT91F_UDP_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EnableIt ($/;"	f
AT91F_UDP_EpClear	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpClear($/;"	f
AT91F_UDP_EpEndOfWr	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpEndOfWr($/;"	f
AT91F_UDP_EpRead	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpRead($/;"	f
AT91F_UDP_EpSet	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpSet($/;"	f
AT91F_UDP_EpStall	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpStall($/;"	f
AT91F_UDP_EpStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_EpStatus($/;"	f
AT91F_UDP_EpWrite	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_EpWrite($/;"	f
AT91F_UDP_GetInterruptMaskStatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetInterruptMaskStatus( \/\/ \\return UDP Interrupt Mask Status$/;"	f
AT91F_UDP_GetState	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_UDP_GetState ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_IsInterruptMasked	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_UDP_IsInterruptMasked($/;"	f
AT91F_UDP_ResetEp	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_ResetEp ( \/\/ \\return the UDP device state$/;"	f
AT91F_UDP_SetAddress	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetAddress ($/;"	f
AT91F_UDP_SetState	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_UDP_SetState ($/;"	f
AT91F_US0_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPIO (void)$/;"	f
AT91F_US0_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US0_CfgPMC (void)$/;"	f
AT91F_US1_CfgPIO	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPIO (void)$/;"	f
AT91F_US1_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US1_CfgPMC (void)$/;"	f
AT91F_US_Baudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Baudrate ($/;"	f
AT91F_US_Close	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Close ($/;"	f
AT91F_US_Configure	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_Configure ($/;"	f
AT91F_US_DisableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableIt ($/;"	f
AT91F_US_DisableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableRx ($/;"	f
AT91F_US_DisableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_DisableTx ($/;"	f
AT91F_US_EnableIt	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableIt ($/;"	f
AT91F_US_EnableRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableRx ($/;"	f
AT91F_US_EnableTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_EnableTx ($/;"	f
AT91F_US_Error	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_Error ($/;"	f
AT91F_US_GetChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline int AT91F_US_GetChar ($/;"	f
AT91F_US_PutChar	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_PutChar ($/;"	f
AT91F_US_ReceiveFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_ReceiveFrame ($/;"	f
AT91F_US_ResetRx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetRx ($/;"	f
AT91F_US_ResetTx	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_ResetTx ($/;"	f
AT91F_US_RxReady	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_RxReady ($/;"	f
AT91F_US_SendFrame	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_SendFrame($/;"	f
AT91F_US_SetBaudrate	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetBaudrate ($/;"	f
AT91F_US_SetIrdaFilter	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetIrdaFilter ($/;"	f
AT91F_US_SetTimeguard	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_US_SetTimeguard ($/;"	f
AT91F_US_TxReady	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_US_TxReady ($/;"	f
AT91F_VREG_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_CfgPMC (void)$/;"	f
AT91F_VREG_Disable_LowPowerMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Disable_LowPowerMode($/;"	f
AT91F_VREG_Enable_LowPowerMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_VREG_Enable_LowPowerMode($/;"	f
AT91F_WDTC_CfgPMC	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTC_CfgPMC (void)$/;"	f
AT91F_WDTGetPeriod	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTGetPeriod(unsigned int ms)$/;"	f
AT91F_WDTRestart	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTRestart($/;"	f
AT91F_WDTSGettatus	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline unsigned int AT91F_WDTSGettatus($/;"	f
AT91F_WDTSetMode	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	/^__inline void AT91F_WDTSetMode($/;"	f
EXTENDED_FORMAT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	2919;"	d
STANDARD_FORMAT	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	2918;"	d
lib_AT91SAM7X256_H	portable/IAR/AtmelSAM7S64/lib_AT91SAM7X256.h	44;"	d
portINITIAL_SPSR	portable/IAR/AtmelSAM7S64/port.c	79;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/AtmelSAM7S64/port.c	81;"	d	file:
portINT_LEVEL_SENSITIVE	portable/IAR/AtmelSAM7S64/port.c	91;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/AtmelSAM7S64/port.c	88;"	d	file:
portPIT_CLOCK_DIVISOR	portable/IAR/AtmelSAM7S64/port.c	84;"	d	file:
portPIT_COUNTER_VALUE	portable/IAR/AtmelSAM7S64/port.c	85;"	d	file:
portPIT_ENABLE	portable/IAR/AtmelSAM7S64/port.c	92;"	d	file:
portPIT_INT_ENABLE	portable/IAR/AtmelSAM7S64/port.c	93;"	d	file:
portTHUMB_MODE_BIT	portable/IAR/AtmelSAM7S64/port.c	80;"	d	file:
prvSetupTimerInterrupt	portable/IAR/AtmelSAM7S64/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/AtmelSAM7S64/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/AtmelSAM7S64/port.c	/^uint32_t ulCriticalNesting = ( uint32_t ) 9999;$/;"	v
vPortEndScheduler	portable/IAR/AtmelSAM7S64/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/AtmelSAM7S64/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/AtmelSAM7S64/port.c	/^void vPortExitCritical( void )$/;"	f
vPortNonPreemptiveTick	portable/IAR/AtmelSAM7S64/port.c	/^	static __arm __irq void vPortNonPreemptiveTick( void )$/;"	f	file:
xPortStartScheduler	portable/IAR/AtmelSAM7S64/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/AtmelSAM7S64/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/AtmelSAM7S64/portmacro.h	68;"	d
StackType_t	portable/IAR/AtmelSAM7S64/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/AtmelSAM7S64/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/AtmelSAM7S64/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/AtmelSAM7S64/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/AtmelSAM7S64/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/IAR/AtmelSAM7S64/portmacro.h	109;"	d
portCHAR	portable/IAR/AtmelSAM7S64/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/IAR/AtmelSAM7S64/portmacro.h	120;"	d
portDOUBLE	portable/IAR/AtmelSAM7S64/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/IAR/AtmelSAM7S64/portmacro.h	121;"	d
portEND_SWITCHING_ISR	portable/IAR/AtmelSAM7S64/portmacro.h	127;"	d
portENTER_CRITICAL	portable/IAR/AtmelSAM7S64/portmacro.h	122;"	d
portEXIT_CRITICAL	portable/IAR/AtmelSAM7S64/portmacro.h	123;"	d
portFLOAT	portable/IAR/AtmelSAM7S64/portmacro.h	86;"	d
portLONG	portable/IAR/AtmelSAM7S64/portmacro.h	88;"	d
portMAX_DELAY	portable/IAR/AtmelSAM7S64/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/AtmelSAM7S64/portmacro.h	99;"	d
portNOP	portable/IAR/AtmelSAM7S64/portmacro.h	111;"	d
portSHORT	portable/IAR/AtmelSAM7S64/portmacro.h	89;"	d
portSTACK_GROWTH	portable/IAR/AtmelSAM7S64/portmacro.h	107;"	d
portSTACK_TYPE	portable/IAR/AtmelSAM7S64/portmacro.h	90;"	d
portTASK_FUNCTION	portable/IAR/AtmelSAM7S64/portmacro.h	141;"	d
portTASK_FUNCTION_PROTO	portable/IAR/AtmelSAM7S64/portmacro.h	140;"	d
portTICK_PERIOD_MS	portable/IAR/AtmelSAM7S64/portmacro.h	108;"	d
portYIELD	portable/IAR/AtmelSAM7S64/portmacro.h	110;"	d
LR	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	STMDB	LR!, {R0}$/;"	v
LR	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	STR		LR, [R0]$/;"	v
LR	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	SUB		LR, LR, #60$/;"	v
MACRO	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v
R0	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	LDR		R0, =ulCriticalNesting $/;"	v
R0	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
R1	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	STR		R1, [R0]$/;"	v
SP	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	LDMIA	SP!, {R0}$/;"	v
SP	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	SUB		SP, SP, #4$/;"	v
SPSR_cxsf	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
definitions	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
ulCriticalNesting	portable/IAR/AtmelSAM9XE/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v
port1MHz_IN_Hz	portable/IAR/AtmelSAM9XE/port.c	96;"	d	file:
port1SECOND_IN_uS	portable/IAR/AtmelSAM9XE/port.c	97;"	d	file:
portINITIAL_SPSR	portable/IAR/AtmelSAM9XE/port.c	91;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/AtmelSAM9XE/port.c	93;"	d	file:
portINT_LEVEL_SENSITIVE	portable/IAR/AtmelSAM9XE/port.c	103;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/AtmelSAM9XE/port.c	100;"	d	file:
portPIT_ENABLE	portable/IAR/AtmelSAM9XE/port.c	104;"	d	file:
portPIT_INT_ENABLE	portable/IAR/AtmelSAM9XE/port.c	105;"	d	file:
portTHUMB_MODE_BIT	portable/IAR/AtmelSAM9XE/port.c	92;"	d	file:
prvSetupTimerInterrupt	portable/IAR/AtmelSAM9XE/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/AtmelSAM9XE/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/AtmelSAM9XE/port.c	/^uint32_t ulCriticalNesting = ( uint32_t ) 9999;$/;"	v
vPortEndScheduler	portable/IAR/AtmelSAM9XE/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/AtmelSAM9XE/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/AtmelSAM9XE/port.c	/^void vPortExitCritical( void )$/;"	f
vPortTickISR	portable/IAR/AtmelSAM9XE/port.c	/^static __arm void vPortTickISR( void )$/;"	f	file:
xPortStartScheduler	portable/IAR/AtmelSAM9XE/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/AtmelSAM9XE/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/AtmelSAM9XE/portmacro.h	68;"	d
StackType_t	portable/IAR/AtmelSAM9XE/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/AtmelSAM9XE/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/AtmelSAM9XE/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/AtmelSAM9XE/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/AtmelSAM9XE/portmacro.h	93;"	d
portBYTE_ALIGNMENT	portable/IAR/AtmelSAM9XE/portmacro.h	112;"	d
portCHAR	portable/IAR/AtmelSAM9XE/portmacro.h	87;"	d
portDISABLE_INTERRUPTS	portable/IAR/AtmelSAM9XE/portmacro.h	123;"	d
portDOUBLE	portable/IAR/AtmelSAM9XE/portmacro.h	89;"	d
portENABLE_INTERRUPTS	portable/IAR/AtmelSAM9XE/portmacro.h	124;"	d
portEND_SWITCHING_ISR	portable/IAR/AtmelSAM9XE/portmacro.h	130;"	d
portENTER_CRITICAL	portable/IAR/AtmelSAM9XE/portmacro.h	125;"	d
portEXIT_CRITICAL	portable/IAR/AtmelSAM9XE/portmacro.h	126;"	d
portFLOAT	portable/IAR/AtmelSAM9XE/portmacro.h	88;"	d
portLONG	portable/IAR/AtmelSAM9XE/portmacro.h	90;"	d
portMAX_DELAY	portable/IAR/AtmelSAM9XE/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/AtmelSAM9XE/portmacro.h	105;"	d
portNOP	portable/IAR/AtmelSAM9XE/portmacro.h	114;"	d
portSHORT	portable/IAR/AtmelSAM9XE/portmacro.h	91;"	d
portSTACK_GROWTH	portable/IAR/AtmelSAM9XE/portmacro.h	110;"	d
portSTACK_TYPE	portable/IAR/AtmelSAM9XE/portmacro.h	92;"	d
portTASK_FUNCTION	portable/IAR/AtmelSAM9XE/portmacro.h	144;"	d
portTASK_FUNCTION_PROTO	portable/IAR/AtmelSAM9XE/portmacro.h	143;"	d
portTICK_PERIOD_MS	portable/IAR/AtmelSAM9XE/portmacro.h	111;"	d
portYIELD	portable/IAR/AtmelSAM9XE/portmacro.h	113;"	d
LR	portable/IAR/LPC2000/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	portable/IAR/LPC2000/ISR_Support.h	/^	STMDB	LR!, {R0}$/;"	v
LR	portable/IAR/LPC2000/ISR_Support.h	/^	STR		LR, [R0]$/;"	v
LR	portable/IAR/LPC2000/ISR_Support.h	/^	SUB		LR, LR, #60$/;"	v
MACRO	portable/IAR/LPC2000/ISR_Support.h	/^portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/LPC2000/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v
R0	portable/IAR/LPC2000/ISR_Support.h	/^	LDR		R0, =ulCriticalNesting $/;"	v
R0	portable/IAR/LPC2000/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
R1	portable/IAR/LPC2000/ISR_Support.h	/^	STR		R1, [R0]$/;"	v
SP	portable/IAR/LPC2000/ISR_Support.h	/^	LDMIA	SP!, {R0}$/;"	v
SP	portable/IAR/LPC2000/ISR_Support.h	/^	SUB		SP, SP, #4$/;"	v
SPSR_cxsf	portable/IAR/LPC2000/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
definitions	portable/IAR/LPC2000/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
ulCriticalNesting	portable/IAR/LPC2000/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v
portCLEAR_VIC_INTERRUPT	portable/IAR/LPC2000/port.c	103;"	d	file:
portENABLE_TIMER	portable/IAR/LPC2000/port.c	87;"	d	file:
portINITIAL_SPSR	portable/IAR/LPC2000/port.c	93;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/LPC2000/port.c	95;"	d	file:
portINTERRUPT_ON_MATCH	portable/IAR/LPC2000/port.c	89;"	d	file:
portINT_LEVEL_SENSITIVE	portable/IAR/LPC2000/port.c	109;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/LPC2000/port.c	106;"	d	file:
portPIT_CLOCK_DIVISOR	portable/IAR/LPC2000/port.c	98;"	d	file:
portPIT_COUNTER_VALUE	portable/IAR/LPC2000/port.c	99;"	d	file:
portPIT_ENABLE	portable/IAR/LPC2000/port.c	110;"	d	file:
portPIT_INT_ENABLE	portable/IAR/LPC2000/port.c	111;"	d	file:
portPRESCALE_VALUE	portable/IAR/LPC2000/port.c	88;"	d	file:
portRESET_COUNT_ON_MATCH	portable/IAR/LPC2000/port.c	90;"	d	file:
portTHUMB_MODE_BIT	portable/IAR/LPC2000/port.c	94;"	d	file:
portTIMER_MATCH_ISR_BIT	portable/IAR/LPC2000/port.c	102;"	d	file:
portTIMER_VIC_CHANNEL	portable/IAR/LPC2000/port.c	114;"	d	file:
portTIMER_VIC_CHANNEL_BIT	portable/IAR/LPC2000/port.c	115;"	d	file:
portTIMER_VIC_ENABLE	portable/IAR/LPC2000/port.c	116;"	d	file:
prvSetupTimerInterrupt	portable/IAR/LPC2000/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/LPC2000/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/LPC2000/port.c	/^uint32_t ulCriticalNesting = ( uint32_t ) 9999;$/;"	v
vPortEndScheduler	portable/IAR/LPC2000/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/LPC2000/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/LPC2000/port.c	/^void vPortExitCritical( void )$/;"	f
vPortNonPreemptiveTick	portable/IAR/LPC2000/port.c	/^	static __arm __irq void vPortNonPreemptiveTick( void )$/;"	f	file:
vPortPreemptiveTick	portable/IAR/LPC2000/port.c	/^	void vPortPreemptiveTick( void )$/;"	f
xPortStartScheduler	portable/IAR/LPC2000/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/LPC2000/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/LPC2000/portmacro.h	68;"	d
StackType_t	portable/IAR/LPC2000/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/LPC2000/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/LPC2000/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/LPC2000/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/LPC2000/portmacro.h	93;"	d
portBYTE_ALIGNMENT	portable/IAR/LPC2000/portmacro.h	112;"	d
portCHAR	portable/IAR/LPC2000/portmacro.h	87;"	d
portDISABLE_INTERRUPTS	portable/IAR/LPC2000/portmacro.h	123;"	d
portDOUBLE	portable/IAR/LPC2000/portmacro.h	89;"	d
portENABLE_INTERRUPTS	portable/IAR/LPC2000/portmacro.h	124;"	d
portEND_SWITCHING_ISR	portable/IAR/LPC2000/portmacro.h	130;"	d
portENTER_CRITICAL	portable/IAR/LPC2000/portmacro.h	125;"	d
portEXIT_CRITICAL	portable/IAR/LPC2000/portmacro.h	126;"	d
portFLOAT	portable/IAR/LPC2000/portmacro.h	88;"	d
portLONG	portable/IAR/LPC2000/portmacro.h	90;"	d
portMAX_DELAY	portable/IAR/LPC2000/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/LPC2000/portmacro.h	105;"	d
portNOP	portable/IAR/LPC2000/portmacro.h	114;"	d
portSHORT	portable/IAR/LPC2000/portmacro.h	91;"	d
portSTACK_GROWTH	portable/IAR/LPC2000/portmacro.h	110;"	d
portSTACK_TYPE	portable/IAR/LPC2000/portmacro.h	92;"	d
portTASK_FUNCTION	portable/IAR/LPC2000/portmacro.h	143;"	d
portTASK_FUNCTION_PROTO	portable/IAR/LPC2000/portmacro.h	142;"	d
portTICK_PERIOD_MS	portable/IAR/LPC2000/portmacro.h	111;"	d
portYIELD	portable/IAR/LPC2000/portmacro.h	113;"	d
TCB_t	portable/IAR/MSP430/port.c	/^typedef void TCB_t;$/;"	t	file:
portACLK_FREQUENCY_HZ	portable/IAR/MSP430/port.c	76;"	d	file:
portFLAGS_INT_ENABLED	portable/IAR/MSP430/port.c	78;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/IAR/MSP430/port.c	77;"	d	file:
pxPortInitialiseStack	portable/IAR/MSP430/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/IAR/MSP430/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/IAR/MSP430/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSetupTimerInterrupt	portable/IAR/MSP430/port.c	/^void vPortSetupTimerInterrupt( void )$/;"	f
PORTASM_H	portable/IAR/MSP430/portasm.h	67;"	d
BaseType_t	portable/IAR/MSP430/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/MSP430/portmacro.h	67;"	d
StackType_t	portable/IAR/MSP430/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/MSP430/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/MSP430/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/MSP430/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/MSP430/portmacro.h	86;"	d
portBYTE_ALIGNMENT	portable/IAR/MSP430/portmacro.h	152;"	d
portCHAR	portable/IAR/MSP430/portmacro.h	80;"	d
portDISABLE_INTERRUPTS	portable/IAR/MSP430/portmacro.h	104;"	d
portDOUBLE	portable/IAR/MSP430/portmacro.h	82;"	d
portENABLE_INTERRUPTS	portable/IAR/MSP430/portmacro.h	105;"	d
portENTER_CRITICAL	portable/IAR/MSP430/portmacro.h	111;"	d
portEXIT_CRITICAL	portable/IAR/MSP430/portmacro.h	123;"	d
portFLOAT	portable/IAR/MSP430/portmacro.h	81;"	d
portLONG	portable/IAR/MSP430/portmacro.h	83;"	d
portMAX_DELAY	portable/IAR/MSP430/portmacro.h	95;"	d
portMAX_DELAY	portable/IAR/MSP430/portmacro.h	98;"	d
portNOP	portable/IAR/MSP430/portmacro.h	155;"	d
portNO_CRITICAL_SECTION_NESTING	portable/IAR/MSP430/portmacro.h	109;"	d
portSHORT	portable/IAR/MSP430/portmacro.h	84;"	d
portSTACK_GROWTH	portable/IAR/MSP430/portmacro.h	153;"	d
portSTACK_TYPE	portable/IAR/MSP430/portmacro.h	85;"	d
portTASK_FUNCTION	portable/IAR/MSP430/portmacro.h	160;"	d
portTASK_FUNCTION_PROTO	portable/IAR/MSP430/portmacro.h	159;"	d
portTICK_PERIOD_MS	portable/IAR/MSP430/portmacro.h	154;"	d
portYIELD	portable/IAR/MSP430/portmacro.h	148;"	d
portYIELD_FROM_ISR	portable/IAR/MSP430/portmacro.h	165;"	d
DATA_MODEL_H	portable/IAR/MSP430X/data_model.h	67;"	d
cmp_x	portable/IAR/MSP430X/data_model.h	75;"	d
cmp_x	portable/IAR/MSP430X/data_model.h	84;"	d
cmp_x	portable/IAR/MSP430X/data_model.h	93;"	d
mov_x	portable/IAR/MSP430X/data_model.h	74;"	d
mov_x	portable/IAR/MSP430X/data_model.h	83;"	d
mov_x	portable/IAR/MSP430X/data_model.h	92;"	d
pop_x	portable/IAR/MSP430X/data_model.h	73;"	d
pop_x	portable/IAR/MSP430X/data_model.h	82;"	d
pop_x	portable/IAR/MSP430X/data_model.h	91;"	d
popm_x	portable/IAR/MSP430X/data_model.h	71;"	d
popm_x	portable/IAR/MSP430X/data_model.h	80;"	d
popm_x	portable/IAR/MSP430X/data_model.h	89;"	d
push_x	portable/IAR/MSP430X/data_model.h	72;"	d
push_x	portable/IAR/MSP430X/data_model.h	81;"	d
push_x	portable/IAR/MSP430X/data_model.h	90;"	d
pushm_x	portable/IAR/MSP430X/data_model.h	70;"	d
pushm_x	portable/IAR/MSP430X/data_model.h	79;"	d
pushm_x	portable/IAR/MSP430X/data_model.h	88;"	d
TCB_t	portable/IAR/MSP430X/port.c	/^typedef void TCB_t;$/;"	t	file:
portACLK_FREQUENCY_HZ	portable/IAR/MSP430X/port.c	76;"	d	file:
portFLAGS_INT_ENABLED	portable/IAR/MSP430X/port.c	78;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/IAR/MSP430X/port.c	77;"	d	file:
pxPortInitialiseStack	portable/IAR/MSP430X/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/IAR/MSP430X/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/IAR/MSP430X/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSetupTimerInterrupt	portable/IAR/MSP430X/port.c	/^void vPortSetupTimerInterrupt( void )$/;"	f
vTickISREntry	portable/IAR/MSP430X/port.c	/^__interrupt __raw void vTickISREntry( void )$/;"	f
BaseType_t	portable/IAR/MSP430X/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/MSP430X/portmacro.h	67;"	d
StackType_t	portable/IAR/MSP430X/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/MSP430X/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/MSP430X/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/MSP430X/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/MSP430X/portmacro.h	88;"	d
portBYTE_ALIGNMENT	portable/IAR/MSP430X/portmacro.h	160;"	d
portCHAR	portable/IAR/MSP430X/portmacro.h	83;"	d
portDISABLE_INTERRUPTS	portable/IAR/MSP430X/portmacro.h	112;"	d
portDOUBLE	portable/IAR/MSP430X/portmacro.h	85;"	d
portENABLE_INTERRUPTS	portable/IAR/MSP430X/portmacro.h	113;"	d
portENTER_CRITICAL	portable/IAR/MSP430X/portmacro.h	119;"	d
portEXIT_CRITICAL	portable/IAR/MSP430X/portmacro.h	131;"	d
portFLOAT	portable/IAR/MSP430X/portmacro.h	84;"	d
portLONG	portable/IAR/MSP430X/portmacro.h	86;"	d
portLU_PRINTF_SPECIFIER_REQUIRED	portable/IAR/MSP430X/portmacro.h	176;"	d
portMAX_DELAY	portable/IAR/MSP430X/portmacro.h	103;"	d
portMAX_DELAY	portable/IAR/MSP430X/portmacro.h	106;"	d
portNOP	portable/IAR/MSP430X/portmacro.h	163;"	d
portNO_CRITICAL_SECTION_NESTING	portable/IAR/MSP430X/portmacro.h	117;"	d
portSHORT	portable/IAR/MSP430X/portmacro.h	87;"	d
portSTACK_GROWTH	portable/IAR/MSP430X/portmacro.h	161;"	d
portSTACK_TYPE	portable/IAR/MSP430X/portmacro.h	92;"	d
portSTACK_TYPE	portable/IAR/MSP430X/portmacro.h	94;"	d
portTASK_FUNCTION	portable/IAR/MSP430X/portmacro.h	168;"	d
portTASK_FUNCTION_PROTO	portable/IAR/MSP430X/portmacro.h	167;"	d
portTICK_PERIOD_MS	portable/IAR/MSP430X/portmacro.h	162;"	d
portYIELD	portable/IAR/MSP430X/portmacro.h	156;"	d
portYIELD_FROM_ISR	portable/IAR/MSP430X/portmacro.h	170;"	d
A	portable/IAR/RL78/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v
A	portable/IAR/RL78/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v
AX	portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, SP					$/;"	v
AX	portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, [HL]$/;"	v
AX	portable/IAR/RL78/ISR_Support.h	/^	POP	      AX	                ; Restore usCriticalNesting value.$/;"	v
BC	portable/IAR/RL78/ISR_Support.h	/^	POP	      BC                    ; Restore the necessary general purpose registers.$/;"	v
CS	portable/IAR/RL78/ISR_Support.h	/^	MOV       A, CS                 ; Save CS register.$/;"	v
ENDM	portable/IAR/RL78/ISR_Support.h	/^	ENDM$/;"	v
ES	portable/IAR/RL78/ISR_Support.h	/^	MOV       A, ES                 ; Save ES register.$/;"	v
HL	portable/IAR/RL78/ISR_Support.h	/^	POP       HL                    ; Restore general purpose register HL.$/;"	v
MACRO	portable/IAR/RL78/ISR_Support.h	/^;   portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/RL78/ISR_Support.h	/^;   portSAVE_CONTEXT MACRO$/;"	v
MOVW	portable/IAR/RL78/ISR_Support.h	/^	MOVW      [HL], AX					$/;"	v
Pointer	portable/IAR/RL78/ISR_Support.h	/^;	memory mode) registers the usCriticalNesting Value and the Stack Pointer$/;"	v
SP	portable/IAR/RL78/ISR_Support.h	/^	MOVW      SP, AX$/;"	v
X	portable/IAR/RL78/ISR_Support.h	/^	XCH       A, X                  ; Restore the CS register.$/;"	v
pxCurrentTCB	portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB	    ; Restore the Stack pointer.$/;"	v
pxCurrentTCB	portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, pxCurrentTCB 	    ; Save the Stack pointer.$/;"	v
registers	portable/IAR/RL78/ISR_Support.h	/^;   Saves the context of the general purpose registers, CS and ES (only in far $/;"	v
scheduler	portable/IAR/RL78/ISR_Support.h	/^; Variables used by scheduler$/;"	v
stack	portable/IAR/RL78/ISR_Support.h	/^;   of the active Task onto the task stack$/;"	v
stack	portable/IAR/RL78/ISR_Support.h	/^;   of the selected task from the task stack$/;"	v
usCriticalNesting	portable/IAR/RL78/ISR_Support.h	/^	MOVW      AX, usCriticalNesting ; Save the usCriticalNesting value.$/;"	v
usCriticalNesting	portable/IAR/RL78/ISR_Support.h	/^;   Restores the task Stack Pointer then use this to restore usCriticalNesting,$/;"	v
TCB_t	portable/IAR/RL78/port.c	/^typedef void TCB_t;$/;"	t	file:
configSETUP_TICK_INTERRUPT	portable/IAR/RL78/port.c	114;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/IAR/RL78/port.c	72;"	d	file:
portPSW	portable/IAR/RL78/port.c	85;"	d	file:
prvSetupTimerInterrupt	portable/IAR/RL78/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvTaskExitError	portable/IAR/RL78/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/RL78/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/IAR/RL78/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/IAR/RL78/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/IAR/RL78/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/RL78/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/RL78/portmacro.h	67;"	d
StackType_t	portable/IAR/RL78/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/RL78/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
TickType_t	portable/IAR/RL78/portmacro.h	/^	typedef unsigned int TickType_t;$/;"	t
UBaseType_t	portable/IAR/RL78/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/RL78/portmacro.h	99;"	d
portBYTE_ALIGNMENT	portable/IAR/RL78/portmacro.h	168;"	d
portCHAR	portable/IAR/RL78/portmacro.h	93;"	d
portDISABLE_INTERRUPTS	portable/IAR/RL78/portmacro.h	123;"	d
portDOUBLE	portable/IAR/RL78/portmacro.h	95;"	d
portENABLE_INTERRUPTS	portable/IAR/RL78/portmacro.h	124;"	d
portENTER_CRITICAL	portable/IAR/RL78/portmacro.h	130;"	d
portEXIT_CRITICAL	portable/IAR/RL78/portmacro.h	142;"	d
portFLOAT	portable/IAR/RL78/portmacro.h	94;"	d
portLONG	portable/IAR/RL78/portmacro.h	96;"	d
portMAX_DELAY	portable/IAR/RL78/portmacro.h	115;"	d
portMAX_DELAY	portable/IAR/RL78/portmacro.h	118;"	d
portNOP	portable/IAR/RL78/portmacro.h	164;"	d
portNO_CRITICAL_SECTION_NESTING	portable/IAR/RL78/portmacro.h	128;"	d
portPOINTER_SIZE_TYPE	portable/IAR/RL78/portmacro.h	107;"	d
portPOINTER_SIZE_TYPE	portable/IAR/RL78/portmacro.h	109;"	d
portSHORT	portable/IAR/RL78/portmacro.h	97;"	d
portSTACK_GROWTH	portable/IAR/RL78/portmacro.h	169;"	d
portSTACK_TYPE	portable/IAR/RL78/portmacro.h	98;"	d
portTASK_FUNCTION	portable/IAR/RL78/portmacro.h	175;"	d
portTASK_FUNCTION_PROTO	portable/IAR/RL78/portmacro.h	174;"	d
portTICK_PERIOD_MS	portable/IAR/RL78/portmacro.h	170;"	d
portYIELD	portable/IAR/RL78/portmacro.h	162;"	d
portYIELD_FROM_ISR	portable/IAR/RL78/portmacro.h	163;"	d
configSETUP_TICK_INTERRUPT	portable/IAR/RX100/port.c	134;"	d	file:
portCLOCK_DIVISOR	portable/IAR/RX100/port.c	101;"	d	file:
portCLOCK_DIVISOR	portable/IAR/RX100/port.c	93;"	d	file:
portCLOCK_DIVISOR	portable/IAR/RX100/port.c	95;"	d	file:
portCLOCK_DIVISOR	portable/IAR/RX100/port.c	97;"	d	file:
portCLOCK_DIVISOR	portable/IAR/RX100/port.c	99;"	d	file:
portINITIAL_PSW	portable/IAR/RX100/port.c	87;"	d	file:
portLOCK_KEY	portable/IAR/RX100/port.c	108;"	d	file:
portUNLOCK_KEY	portable/IAR/RX100/port.c	107;"	d	file:
prvSetupTimerInterrupt	portable/IAR/RX100/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvSleep	portable/IAR/RX100/port.c	/^	static void prvSleep( TickType_t xExpectedIdleTime )$/;"	f	file:
prvTickISR	portable/IAR/RX100/port.c	/^__interrupt static void prvTickISR( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/RX100/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulMatchValueForOneTick	portable/IAR/RX100/port.c	/^static const uint32_t ulMatchValueForOneTick = ( ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) \/ configTICK_RATE_HZ );$/;"	v	file:
ulStoppedTimerCompensation	portable/IAR/RX100/port.c	/^	static const uint32_t ulStoppedTimerCompensation = 100UL \/ ( configCPU_CLOCK_HZ \/ ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) );$/;"	v	file:
ulTickFlag	portable/IAR/RX100/port.c	/^	static volatile uint32_t ulTickFlag = pdFALSE;$/;"	v	file:
vPortEndScheduler	portable/IAR/RX100/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSuppressTicksAndSleep	portable/IAR/RX100/port.c	/^	void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
xMaximumPossibleSuppressedTicks	portable/IAR/RX100/port.c	/^	static const TickType_t xMaximumPossibleSuppressedTicks = USHRT_MAX \/ ( ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) \/ configTICK_RATE_HZ );$/;"	v	file:
xPortStartScheduler	portable/IAR/RX100/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
___interrupt_27	portable/IAR/RX100/port_asm.s	/^___interrupt_27:$/;"	l
_prvStartFirstTask	portable/IAR/RX100/port_asm.s	/^_prvStartFirstTask:$/;"	l
BaseType_t	portable/IAR/RX100/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/RX100/portmacro.h	68;"	d
StackType_t	portable/IAR/RX100/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/RX100/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/RX100/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/RX100/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/IAR/RX100/portmacro.h	141;"	d
portBASE_TYPE	portable/IAR/RX100/portmacro.h	97;"	d
portBYTE_ALIGNMENT	portable/IAR/RX100/portmacro.h	114;"	d
portCHAR	portable/IAR/RX100/portmacro.h	91;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/IAR/RX100/portmacro.h	158;"	d
portCRITICAL_NESTING_IN_TCB	portable/IAR/RX100/portmacro.h	148;"	d
portDISABLE_INTERRUPTS	portable/IAR/RX100/portmacro.h	142;"	d
portDISABLE_INTERRUPTS	portable/IAR/RX100/portmacro.h	144;"	d
portDOUBLE	portable/IAR/RX100/portmacro.h	93;"	d
portENABLE_INTERRUPTS	portable/IAR/RX100/portmacro.h	139;"	d
portENTER_CRITICAL	portable/IAR/RX100/portmacro.h	153;"	d
portEXIT_CRITICAL	portable/IAR/RX100/portmacro.h	154;"	d
portFLOAT	portable/IAR/RX100/portmacro.h	92;"	d
portLONG	portable/IAR/RX100/portmacro.h	94;"	d
portMAX_DELAY	portable/IAR/RX100/portmacro.h	106;"	d
portMAX_DELAY	portable/IAR/RX100/portmacro.h	109;"	d
portNOP	portable/IAR/RX100/portmacro.h	117;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/IAR/RX100/portmacro.h	157;"	d
portSHORT	portable/IAR/RX100/portmacro.h	95;"	d
portSTACK_GROWTH	portable/IAR/RX100/portmacro.h	115;"	d
portSTACK_TYPE	portable/IAR/RX100/portmacro.h	96;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/IAR/RX100/portmacro.h	164;"	d
portTASK_FUNCTION	portable/IAR/RX100/portmacro.h	172;"	d
portTASK_FUNCTION_PROTO	portable/IAR/RX100/portmacro.h	171;"	d
portTICK_PERIOD_MS	portable/IAR/RX100/portmacro.h	116;"	d
portYIELD	portable/IAR/RX100/portmacro.h	119;"	d
portYIELD_FROM_ISR	portable/IAR/RX100/portmacro.h	128;"	d
portINITIAL_FPSW	portable/IAR/RX600/port.c	85;"	d	file:
portINITIAL_PSW	portable/IAR/RX600/port.c	84;"	d	file:
pxPortInitialiseStack	portable/IAR/RX600/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/IAR/RX600/port.c	/^void vPortEndScheduler( void )$/;"	f
vTickISR	portable/IAR/RX600/port.c	/^__interrupt void vTickISR( void )$/;"	f
xPortStartScheduler	portable/IAR/RX600/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
___interrupt_27	portable/IAR/RX600/port_asm.s	/^___interrupt_27:$/;"	l
_prvStartFirstTask	portable/IAR/RX600/port_asm.s	/^_prvStartFirstTask:$/;"	l
BaseType_t	portable/IAR/RX600/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/RX600/portmacro.h	68;"	d
StackType_t	portable/IAR/RX600/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/RX600/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/RX600/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/RX600/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/IAR/RX600/portmacro.h	143;"	d
portBASE_TYPE	portable/IAR/RX600/portmacro.h	94;"	d
portBYTE_ALIGNMENT	portable/IAR/RX600/portmacro.h	111;"	d
portCHAR	portable/IAR/RX600/portmacro.h	88;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/IAR/RX600/portmacro.h	160;"	d
portCRITICAL_NESTING_IN_TCB	portable/IAR/RX600/portmacro.h	150;"	d
portDISABLE_INTERRUPTS	portable/IAR/RX600/portmacro.h	144;"	d
portDISABLE_INTERRUPTS	portable/IAR/RX600/portmacro.h	146;"	d
portDOUBLE	portable/IAR/RX600/portmacro.h	90;"	d
portENABLE_INTERRUPTS	portable/IAR/RX600/portmacro.h	141;"	d
portENTER_CRITICAL	portable/IAR/RX600/portmacro.h	155;"	d
portEXIT_CRITICAL	portable/IAR/RX600/portmacro.h	156;"	d
portFLOAT	portable/IAR/RX600/portmacro.h	89;"	d
portLONG	portable/IAR/RX600/portmacro.h	91;"	d
portMAX_DELAY	portable/IAR/RX600/portmacro.h	103;"	d
portMAX_DELAY	portable/IAR/RX600/portmacro.h	106;"	d
portNOP	portable/IAR/RX600/portmacro.h	114;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/IAR/RX600/portmacro.h	159;"	d
portSHORT	portable/IAR/RX600/portmacro.h	92;"	d
portSTACK_GROWTH	portable/IAR/RX600/portmacro.h	112;"	d
portSTACK_TYPE	portable/IAR/RX600/portmacro.h	93;"	d
portTASK_FUNCTION	portable/IAR/RX600/portmacro.h	166;"	d
portTASK_FUNCTION_PROTO	portable/IAR/RX600/portmacro.h	165;"	d
portTICK_PERIOD_MS	portable/IAR/RX600/portmacro.h	113;"	d
portYIELD	portable/IAR/RX600/portmacro.h	120;"	d
portYIELD_FROM_ISR	portable/IAR/RX600/portmacro.h	130;"	d
LR	portable/IAR/STR71x/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	portable/IAR/STR71x/ISR_Support.h	/^	STMDB	LR!, {R0}$/;"	v
LR	portable/IAR/STR71x/ISR_Support.h	/^	STR		LR, [R0]$/;"	v
LR	portable/IAR/STR71x/ISR_Support.h	/^	SUB		LR, LR, #60$/;"	v
MACRO	portable/IAR/STR71x/ISR_Support.h	/^portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/STR71x/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v
R0	portable/IAR/STR71x/ISR_Support.h	/^	LDR		R0, =ulCriticalNesting $/;"	v
R0	portable/IAR/STR71x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
R1	portable/IAR/STR71x/ISR_Support.h	/^	STR		R1, [R0]$/;"	v
SP	portable/IAR/STR71x/ISR_Support.h	/^	LDMIA	SP!, {R0}$/;"	v
SP	portable/IAR/STR71x/ISR_Support.h	/^	SUB		SP, SP, #4$/;"	v
SPSR_cxsf	portable/IAR/STR71x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
definitions	portable/IAR/STR71x/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
ulCriticalNesting	portable/IAR/STR71x/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v
portINITIAL_SPSR	portable/IAR/STR71x/port.c	83;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/STR71x/port.c	85;"	d	file:
portMICROS_PER_SECOND	portable/IAR/STR71x/port.c	90;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/STR71x/port.c	88;"	d	file:
portTHUMB_MODE_BIT	portable/IAR/STR71x/port.c	84;"	d	file:
prvSetupTimerInterrupt	portable/IAR/STR71x/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/STR71x/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/STR71x/port.c	/^uint32_t ulCriticalNesting = ( uint32_t ) 9999;$/;"	v
vPortEndScheduler	portable/IAR/STR71x/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/STR71x/port.c	/^__arm __interwork void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/STR71x/port.c	/^__arm __interwork void vPortExitCritical( void )$/;"	f
vPortNonPreemptiveTick	portable/IAR/STR71x/port.c	/^__arm __irq void vPortNonPreemptiveTick( void )$/;"	f
vPortPreemptiveTick	portable/IAR/STR71x/port.c	/^void vPortPreemptiveTick( void )$/;"	f
xPortStartScheduler	portable/IAR/STR71x/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/STR71x/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/STR71x/portmacro.h	68;"	d
StackType_t	portable/IAR/STR71x/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/STR71x/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/STR71x/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/STR71x/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/STR71x/portmacro.h	94;"	d
portBYTE_ALIGNMENT	portable/IAR/STR71x/portmacro.h	113;"	d
portCHAR	portable/IAR/STR71x/portmacro.h	88;"	d
portCLEAR_EIC	portable/IAR/STR71x/portmacro.h	145;"	d
portDISABLE_INTERRUPTS	portable/IAR/STR71x/portmacro.h	124;"	d
portDOUBLE	portable/IAR/STR71x/portmacro.h	90;"	d
portEIC_CICR_ADDR	portable/IAR/STR71x/portmacro.h	143;"	d
portEIC_IPR_ADDR	portable/IAR/STR71x/portmacro.h	144;"	d
portENABLE_INTERRUPTS	portable/IAR/STR71x/portmacro.h	125;"	d
portEND_SWITCHING_ISR	portable/IAR/STR71x/portmacro.h	131;"	d
portENTER_CRITICAL	portable/IAR/STR71x/portmacro.h	126;"	d
portEXIT_CRITICAL	portable/IAR/STR71x/portmacro.h	127;"	d
portFLOAT	portable/IAR/STR71x/portmacro.h	89;"	d
portLONG	portable/IAR/STR71x/portmacro.h	91;"	d
portMAX_DELAY	portable/IAR/STR71x/portmacro.h	103;"	d
portMAX_DELAY	portable/IAR/STR71x/portmacro.h	106;"	d
portNOP	portable/IAR/STR71x/portmacro.h	115;"	d
portSHORT	portable/IAR/STR71x/portmacro.h	92;"	d
portSTACK_GROWTH	portable/IAR/STR71x/portmacro.h	111;"	d
portSTACK_TYPE	portable/IAR/STR71x/portmacro.h	93;"	d
portTASK_FUNCTION	portable/IAR/STR71x/portmacro.h	151;"	d
portTASK_FUNCTION_PROTO	portable/IAR/STR71x/portmacro.h	150;"	d
portTICK_PERIOD_MS	portable/IAR/STR71x/portmacro.h	112;"	d
portYIELD	portable/IAR/STR71x/portmacro.h	114;"	d
LR	portable/IAR/STR75x/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	portable/IAR/STR75x/ISR_Support.h	/^	STMDB	LR!, {R0}$/;"	v
LR	portable/IAR/STR75x/ISR_Support.h	/^	STR		LR, [R0]$/;"	v
LR	portable/IAR/STR75x/ISR_Support.h	/^	SUB		LR, LR, #60$/;"	v
MACRO	portable/IAR/STR75x/ISR_Support.h	/^portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/STR75x/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v
R0	portable/IAR/STR75x/ISR_Support.h	/^	LDR		R0, =ulCriticalNesting $/;"	v
R0	portable/IAR/STR75x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
R1	portable/IAR/STR75x/ISR_Support.h	/^	STR		R1, [R0]$/;"	v
SP	portable/IAR/STR75x/ISR_Support.h	/^	LDMIA	SP!, {R0}$/;"	v
SP	portable/IAR/STR75x/ISR_Support.h	/^	SUB		SP, SP, #4$/;"	v
SPSR_cxsf	portable/IAR/STR75x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
definitions	portable/IAR/STR75x/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
ulCriticalNesting	portable/IAR/STR75x/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v
portINITIAL_SPSR	portable/IAR/STR75x/port.c	80;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/STR75x/port.c	81;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/STR75x/port.c	84;"	d	file:
portPRESCALE	portable/IAR/STR75x/port.c	87;"	d	file:
prvSetupTimerInterrupt	portable/IAR/STR75x/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/STR75x/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/IAR/STR75x/port.c	/^uint32_t ulCriticalNesting = ( uint32_t ) 9999;$/;"	v
vPortEndScheduler	portable/IAR/STR75x/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/STR75x/port.c	/^__arm __interwork void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/STR75x/port.c	/^__arm __interwork void vPortExitCritical( void )$/;"	f
vPortPreemptiveTick	portable/IAR/STR75x/port.c	/^__arm void vPortPreemptiveTick( void )$/;"	f
xPortStartScheduler	portable/IAR/STR75x/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/STR75x/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/STR75x/portmacro.h	68;"	d
StackType_t	portable/IAR/STR75x/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/STR75x/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/STR75x/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/STR75x/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/STR75x/portmacro.h	93;"	d
portBYTE_ALIGNMENT	portable/IAR/STR75x/portmacro.h	112;"	d
portCHAR	portable/IAR/STR75x/portmacro.h	87;"	d
portDISABLE_INTERRUPTS	portable/IAR/STR75x/portmacro.h	121;"	d
portDOUBLE	portable/IAR/STR75x/portmacro.h	89;"	d
portENABLE_INTERRUPTS	portable/IAR/STR75x/portmacro.h	122;"	d
portEND_SWITCHING_ISR	portable/IAR/STR75x/portmacro.h	128;"	d
portENTER_CRITICAL	portable/IAR/STR75x/portmacro.h	123;"	d
portEXIT_CRITICAL	portable/IAR/STR75x/portmacro.h	124;"	d
portFLOAT	portable/IAR/STR75x/portmacro.h	88;"	d
portLONG	portable/IAR/STR75x/portmacro.h	90;"	d
portMAX_DELAY	portable/IAR/STR75x/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/STR75x/portmacro.h	105;"	d
portNOP	portable/IAR/STR75x/portmacro.h	114;"	d
portSHORT	portable/IAR/STR75x/portmacro.h	91;"	d
portSTACK_GROWTH	portable/IAR/STR75x/portmacro.h	110;"	d
portSTACK_TYPE	portable/IAR/STR75x/portmacro.h	92;"	d
portTASK_FUNCTION	portable/IAR/STR75x/portmacro.h	142;"	d
portTASK_FUNCTION_PROTO	portable/IAR/STR75x/portmacro.h	141;"	d
portTICK_PERIOD_MS	portable/IAR/STR75x/portmacro.h	111;"	d
portYIELD	portable/IAR/STR75x/portmacro.h	113;"	d
LR	portable/IAR/STR91x/ISR_Support.h	/^	LDR		LR, [R0]$/;"	v
LR	portable/IAR/STR91x/ISR_Support.h	/^	STMDB	LR!, {R0}$/;"	v
LR	portable/IAR/STR91x/ISR_Support.h	/^	STR		LR, [R0]$/;"	v
LR	portable/IAR/STR91x/ISR_Support.h	/^	SUB		LR, LR, #60$/;"	v
MACRO	portable/IAR/STR91x/ISR_Support.h	/^portRESTORE_CONTEXT MACRO$/;"	v
MACRO	portable/IAR/STR91x/ISR_Support.h	/^portSAVE_CONTEXT MACRO$/;"	v
R0	portable/IAR/STR91x/ISR_Support.h	/^	LDR		R0, =ulCriticalNesting $/;"	v
R0	portable/IAR/STR91x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
R1	portable/IAR/STR91x/ISR_Support.h	/^	STR		R1, [R0]$/;"	v
SP	portable/IAR/STR91x/ISR_Support.h	/^	LDMIA	SP!, {R0}$/;"	v
SP	portable/IAR/STR91x/ISR_Support.h	/^	SUB		SP, SP, #4$/;"	v
SPSR_cxsf	portable/IAR/STR91x/ISR_Support.h	/^	MSR		SPSR_cxsf, R0$/;"	v
definitions	portable/IAR/STR91x/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
ulCriticalNesting	portable/IAR/STR91x/ISR_Support.h	/^	EXTERN ulCriticalNesting$/;"	v
TIM2_IRQHandler	portable/IAR/STR91x/port.c	/^	void TIM2_IRQHandler( void )$/;"	f
TOGGLE_LED	portable/IAR/STR91x/port.c	114;"	d	file:
WDG_IRQHandler	portable/IAR/STR91x/port.c	/^	void WDG_IRQHandler( void )$/;"	f
abs	portable/IAR/STR91x/port.c	99;"	d	file:
portINITIAL_SPSR	portable/IAR/STR91x/port.c	88;"	d	file:
portINITIAL_SPSR	portable/IAR/STR91x/port.c	90;"	d	file:
portINSTRUCTION_SIZE	portable/IAR/STR91x/port.c	93;"	d	file:
portNO_CRITICAL_NESTING	portable/IAR/STR91x/port.c	96;"	d	file:
prvDefaultHandler	portable/IAR/STR91x/port.c	/^static void prvDefaultHandler( void )$/;"	f	file:
prvFindFactors	portable/IAR/STR91x/port.c	/^	static void prvFindFactors(u32 n, u16 *a, u32 *b)$/;"	f	file:
prvFindFactors	portable/IAR/STR91x/port.c	/^	static void prvFindFactors(u32 n, u8 *a, u16 *b)$/;"	f	file:
prvSetupTimerInterrupt	portable/IAR/STR91x/port.c	/^	static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/STR91x/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
s_nPulseLength	portable/IAR/STR91x/port.c	/^	static u16 s_nPulseLength;$/;"	v	file:
ulCriticalNesting	portable/IAR/STR91x/port.c	/^uint32_t ulCriticalNesting = ( uint32_t ) 9999;$/;"	v
vPortEndScheduler	portable/IAR/STR91x/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/IAR/STR91x/port.c	/^__arm __interwork void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/IAR/STR91x/port.c	/^__arm __interwork void vPortExitCritical( void )$/;"	f
xPortStartScheduler	portable/IAR/STR91x/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/STR91x/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/STR91x/portmacro.h	68;"	d
StackType_t	portable/IAR/STR91x/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/STR91x/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/STR91x/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/STR91x/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/STR91x/portmacro.h	93;"	d
portBYTE_ALIGNMENT	portable/IAR/STR91x/portmacro.h	112;"	d
portCHAR	portable/IAR/STR91x/portmacro.h	87;"	d
portDISABLE_INTERRUPTS	portable/IAR/STR91x/portmacro.h	123;"	d
portDOUBLE	portable/IAR/STR91x/portmacro.h	89;"	d
portENABLE_INTERRUPTS	portable/IAR/STR91x/portmacro.h	124;"	d
portEND_SWITCHING_ISR	portable/IAR/STR91x/portmacro.h	130;"	d
portENTER_CRITICAL	portable/IAR/STR91x/portmacro.h	120;"	d
portEXIT_CRITICAL	portable/IAR/STR91x/portmacro.h	121;"	d
portFLOAT	portable/IAR/STR91x/portmacro.h	88;"	d
portLONG	portable/IAR/STR91x/portmacro.h	90;"	d
portMAX_DELAY	portable/IAR/STR91x/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/STR91x/portmacro.h	105;"	d
portNOP	portable/IAR/STR91x/portmacro.h	114;"	d
portSHORT	portable/IAR/STR91x/portmacro.h	91;"	d
portSTACK_GROWTH	portable/IAR/STR91x/portmacro.h	110;"	d
portSTACK_TYPE	portable/IAR/STR91x/portmacro.h	92;"	d
portTASK_FUNCTION	portable/IAR/STR91x/portmacro.h	144;"	d
portTASK_FUNCTION_PROTO	portable/IAR/STR91x/portmacro.h	143;"	d
portTICK_PERIOD_MS	portable/IAR/STR91x/portmacro.h	111;"	d
portYIELD	portable/IAR/STR91x/portmacro.h	113;"	d
definitions	portable/IAR/V850ES/ISR_Support.h	/^; Context save and restore macro definitions$/;"	v
dispose	portable/IAR/V850ES/ISR_Support.h	/^    dispose 76,{r20,r21,r22,r23,r24,r25,r26,r27,r28,r29,r30}$/;"	v
ep	portable/IAR/V850ES/ISR_Support.h	/^    MOV     sp,ep							; set stack pointer to element pointer$/;"	v
lp	portable/IAR/V850ES/ISR_Support.h	/^    ld.w    0[sp],lp						; restore EIPSW from stack$/;"	v
lp	portable/IAR/V850ES/ISR_Support.h	/^    ld.w    4[sp],lp						; restore EIPC from stack$/;"	v
lp	portable/IAR/V850ES/ISR_Support.h	/^    ld.w    8[sp],lp						; restore LP from stack$/;"	v
lp	portable/IAR/V850ES/ISR_Support.h	/^    ldsr    lp,0$/;"	v
lp	portable/IAR/V850ES/ISR_Support.h	/^    ldsr    lp,1$/;"	v
r0	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; get Stackpointer address$/;"	v
r0	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; save SP to top of current TCB$/;"	v
r0	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(usCriticalNesting),r0,r1	; save usCriticalNesting value to stack$/;"	v
r0	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(usCriticalNesting),r0,r2$/;"	v
r1	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; get Stackpointer address$/;"	v
r1	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(pxCurrentTCB),r0,r1			; save SP to top of current TCB$/;"	v
r1	portable/IAR/V850ES/ISR_Support.h	/^    MOVHI   hi1(usCriticalNesting),r0,r1	; save usCriticalNesting value to stack$/;"	v
r1	portable/IAR/V850ES/ISR_Support.h	/^    sld.w   0[ep],r1						; load usCriticalNesting value from stack$/;"	v
r1	portable/IAR/V850ES/ISR_Support.h	/^    sld.w   4[ep],r1						; restore general purpose registers$/;"	v
sp	portable/IAR/V850ES/ISR_Support.h	/^    MOV     sp,ep							; set stack pointer to element pointer$/;"	v
sp	portable/IAR/V850ES/ISR_Support.h	/^    MOV     sp,r1$/;"	v
sp	portable/IAR/V850ES/ISR_Support.h	/^    add     -0x0C,sp			; prepare stack to save necessary values$/;"	v
sp	portable/IAR/V850ES/ISR_Support.h	/^    add     0x0C,sp							; set SP to right position$/;"	v
sp	portable/IAR/V850ES/ISR_Support.h	/^    ld.w    0[r1],sp						; load stackpointer$/;"	v
stsr	portable/IAR/V850ES/ISR_Support.h	/^    stsr    0,r31$/;"	v
stsr	portable/IAR/V850ES/ISR_Support.h	/^    stsr    1,lp$/;"	v
usCriticalNesting	portable/IAR/V850ES/ISR_Support.h	/^	EXTERN usCriticalNesting$/;"	v
x0C	portable/IAR/V850ES/ISR_Support.h	/^    add     0x0C,sp							; set SP to right position$/;"	v
TCB_t	portable/IAR/V850ES/port.c	/^typedef void TCB_t;$/;"	t	file:
portINITIAL_CRITICAL_NESTING	portable/IAR/V850ES/port.c	75;"	d	file:
portPSW	portable/IAR/V850ES/port.c	78;"	d	file:
prvSetupTimerInterrupt	portable/IAR/V850ES/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/IAR/V850ES/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/IAR/V850ES/port.c	/^volatile StackType_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/IAR/V850ES/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/IAR/V850ES/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/IAR/V850ES/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/IAR/V850ES/portmacro.h	67;"	d
StackType_t	portable/IAR/V850ES/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/IAR/V850ES/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/IAR/V850ES/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/IAR/V850ES/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/IAR/V850ES/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/IAR/V850ES/portmacro.h	158;"	d
portCHAR	portable/IAR/V850ES/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/IAR/V850ES/portmacro.h	107;"	d
portDOUBLE	portable/IAR/V850ES/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/IAR/V850ES/portmacro.h	108;"	d
portENTER_CRITICAL	portable/IAR/V850ES/portmacro.h	114;"	d
portEXIT_CRITICAL	portable/IAR/V850ES/portmacro.h	126;"	d
portFLOAT	portable/IAR/V850ES/portmacro.h	85;"	d
portLONG	portable/IAR/V850ES/portmacro.h	87;"	d
portMAX_DELAY	portable/IAR/V850ES/portmacro.h	102;"	d
portMAX_DELAY	portable/IAR/V850ES/portmacro.h	99;"	d
portNOP	portable/IAR/V850ES/portmacro.h	151;"	d
portNO_CRITICAL_SECTION_NESTING	portable/IAR/V850ES/portmacro.h	112;"	d
portSHORT	portable/IAR/V850ES/portmacro.h	88;"	d
portSTACK_GROWTH	portable/IAR/V850ES/portmacro.h	159;"	d
portSTACK_TYPE	portable/IAR/V850ES/portmacro.h	89;"	d
portTASK_FUNCTION	portable/IAR/V850ES/portmacro.h	165;"	d
portTASK_FUNCTION_PROTO	portable/IAR/V850ES/portmacro.h	164;"	d
portTICK_PERIOD_MS	portable/IAR/V850ES/portmacro.h	160;"	d
portYIELD	portable/IAR/V850ES/portmacro.h	150;"	d
portYIELD_FROM_ISR	portable/IAR/V850ES/portmacro.h	153;"	d
TCB_t	portable/MPLAB/PIC18F/port.c	/^typedef void TCB_t;$/;"	t	file:
portBIT_CLEAR	portable/MPLAB/PIC18F/port.c	133;"	d	file:
portBIT_SET	portable/MPLAB/PIC18F/port.c	132;"	d	file:
portCOMPILER_MANAGED_MEMORY_SIZE	portable/MPLAB/PIC18F/port.c	124;"	d	file:
portGLOBAL_INTERRUPT_FLAG	portable/MPLAB/PIC18F/port.c	114;"	d	file:
portINITAL_INTERRUPT_STATE	portable/MPLAB/PIC18F/port.c	111;"	d	file:
portINTERRUPTS_UNCHANGED	portable/MPLAB/PIC18F/port.c	118;"	d	file:
portRESTORE_CONTEXT	portable/MPLAB/PIC18F/port.c	277;"	d	file:
portSAVE_CONTEXT	portable/MPLAB/PIC18F/port.c	184;"	d	file:
portTIMER_FOSC_SCALE	portable/MPLAB/PIC18F/port.c	107;"	d	file:
prvLowInterrupt	portable/MPLAB/PIC18F/port.c	/^static void prvLowInterrupt( void )$/;"	f	file:
prvSetupTimerInterrupt	portable/MPLAB/PIC18F/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvTickISR	portable/MPLAB/PIC18F/port.c	/^static void prvTickISR( void )$/;"	f	file:
pxPortInitialiseStack	portable/MPLAB/PIC18F/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/MPLAB/PIC18F/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/MPLAB/PIC18F/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/MPLAB/PIC18F/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/MPLAB/PIC18F/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/MPLAB/PIC18F/portmacro.h	67;"	d
StackType_t	portable/MPLAB/PIC18F/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/MPLAB/PIC18F/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/MPLAB/PIC18F/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/MPLAB/PIC18F/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
portBASE_TYPE	portable/MPLAB/PIC18F/portmacro.h	86;"	d
portBYTE_ALIGNMENT	portable/MPLAB/PIC18F/portmacro.h	102;"	d
portCHAR	portable/MPLAB/PIC18F/portmacro.h	80;"	d
portDISABLE_INTERRUPTS	portable/MPLAB/PIC18F/portmacro.h	109;"	d
portDOUBLE	portable/MPLAB/PIC18F/portmacro.h	82;"	d
portENABLE_INTERRUPTS	portable/MPLAB/PIC18F/portmacro.h	110;"	d
portENTER_CRITICAL	portable/MPLAB/PIC18F/portmacro.h	113;"	d
portEXIT_CRITICAL	portable/MPLAB/PIC18F/portmacro.h	120;"	d
portFLOAT	portable/MPLAB/PIC18F/portmacro.h	81;"	d
portGLOBAL_INT_ENABLE_BIT	portable/MPLAB/PIC18F/portmacro.h	103;"	d
portLONG	portable/MPLAB/PIC18F/portmacro.h	83;"	d
portMAX_DELAY	portable/MPLAB/PIC18F/portmacro.h	94;"	d
portMAX_DELAY	portable/MPLAB/PIC18F/portmacro.h	97;"	d
portNOP	portable/MPLAB/PIC18F/portmacro.h	145;"	d
portREMOVE_STATIC_QUALIFIER	portable/MPLAB/PIC18F/portmacro.h	141;"	d
portSHORT	portable/MPLAB/PIC18F/portmacro.h	84;"	d
portSTACK_GROWTH	portable/MPLAB/PIC18F/portmacro.h	104;"	d
portSTACK_TYPE	portable/MPLAB/PIC18F/portmacro.h	85;"	d
portTASK_FUNCTION	portable/MPLAB/PIC18F/portmacro.h	136;"	d
portTASK_FUNCTION_PROTO	portable/MPLAB/PIC18F/portmacro.h	135;"	d
portTICK_PERIOD_MS	portable/MPLAB/PIC18F/portmacro.h	105;"	d
portYIELD	portable/MPLAB/PIC18F/portmacro.h	131;"	d
configKERNEL_INTERRUPT_PRIORITY	portable/MPLAB/PIC24_dsPIC/port.c	88;"	d	file:
configTICK_INTERRUPT_HANDLER	portable/MPLAB/PIC24_dsPIC/port.c	/^void __attribute__((__interrupt__, auto_psv)) configTICK_INTERRUPT_HANDLER( void )$/;"	f
configTICK_INTERRUPT_HANDLER	portable/MPLAB/PIC24_dsPIC/port.c	94;"	d	file:
portBIT_SET	portable/MPLAB/PIC24_dsPIC/port.c	81;"	d	file:
portINITIAL_SR	portable/MPLAB/PIC24_dsPIC/port.c	83;"	d	file:
portRESTORE_CONTEXT	portable/MPLAB/PIC24_dsPIC/port.c	110;"	d	file:
portRESTORE_CONTEXT	portable/MPLAB/PIC24_dsPIC/port.c	130;"	d	file:
portRESTORE_CONTEXT	portable/MPLAB/PIC24_dsPIC/port.c	153;"	d	file:
portTIMER_PRESCALE	portable/MPLAB/PIC24_dsPIC/port.c	82;"	d	file:
portUNUSED_PR_BITS	portable/MPLAB/PIC24_dsPIC/port.c	98;"	d	file:
pxPortInitialiseStack	portable/MPLAB/PIC24_dsPIC/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
uxCriticalNesting	portable/MPLAB/PIC24_dsPIC/port.c	/^UBaseType_t uxCriticalNesting = 0xef;$/;"	v
vApplicationSetupTickTimerInterrupt	portable/MPLAB/PIC24_dsPIC/port.c	/^__attribute__(( weak )) void vApplicationSetupTickTimerInterrupt( void )$/;"	f
vPortEndScheduler	portable/MPLAB/PIC24_dsPIC/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/MPLAB/PIC24_dsPIC/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/MPLAB/PIC24_dsPIC/port.c	/^void vPortExitCritical( void )$/;"	f
xPortStartScheduler	portable/MPLAB/PIC24_dsPIC/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
_vPortYield	portable/MPLAB/PIC24_dsPIC/portasm_PIC24.S	/^_vPortYield:$/;"	l
_vPortYield	portable/MPLAB/PIC24_dsPIC/portasm_dsPIC.S	/^_vPortYield:$/;"	l
BaseType_t	portable/MPLAB/PIC24_dsPIC/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/MPLAB/PIC24_dsPIC/portmacro.h	67;"	d
StackType_t	portable/MPLAB/PIC24_dsPIC/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/MPLAB/PIC24_dsPIC/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/MPLAB/PIC24_dsPIC/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/MPLAB/PIC24_dsPIC/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/MPLAB/PIC24_dsPIC/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/MPLAB/PIC24_dsPIC/portmacro.h	106;"	d
portCHAR	portable/MPLAB/PIC24_dsPIC/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/MPLAB/PIC24_dsPIC/portmacro.h	114;"	d
portDOUBLE	portable/MPLAB/PIC24_dsPIC/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/MPLAB/PIC24_dsPIC/portmacro.h	115;"	d
portENTER_CRITICAL	portable/MPLAB/PIC24_dsPIC/portmacro.h	121;"	d
portEXIT_CRITICAL	portable/MPLAB/PIC24_dsPIC/portmacro.h	122;"	d
portFLOAT	portable/MPLAB/PIC24_dsPIC/portmacro.h	85;"	d
portINTERRUPT_BITS	portable/MPLAB/PIC24_dsPIC/portmacro.h	112;"	d
portLONG	portable/MPLAB/PIC24_dsPIC/portmacro.h	87;"	d
portMAX_DELAY	portable/MPLAB/PIC24_dsPIC/portmacro.h	101;"	d
portMAX_DELAY	portable/MPLAB/PIC24_dsPIC/portmacro.h	98;"	d
portNOP	portable/MPLAB/PIC24_dsPIC/portmacro.h	141;"	d
portREMOVE_STATIC_QUALIFIER	portable/MPLAB/PIC24_dsPIC/portmacro.h	138;"	d
portSHORT	portable/MPLAB/PIC24_dsPIC/portmacro.h	88;"	d
portSTACK_GROWTH	portable/MPLAB/PIC24_dsPIC/portmacro.h	107;"	d
portSTACK_TYPE	portable/MPLAB/PIC24_dsPIC/portmacro.h	89;"	d
portTASK_FUNCTION	portable/MPLAB/PIC24_dsPIC/portmacro.h	133;"	d
portTASK_FUNCTION_PROTO	portable/MPLAB/PIC24_dsPIC/portmacro.h	132;"	d
portTICK_PERIOD_MS	portable/MPLAB/PIC24_dsPIC/portmacro.h	108;"	d
portYIELD	portable/MPLAB/PIC24_dsPIC/portmacro.h	127;"	d
$1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			$1, 16(s5)$/;"	v
$1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			$1, 16(s5)$/;"	v
a0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			a0, 60(s5)$/;"	v
a0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			a0, 60(s5)$/;"	v
a1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			a1, 64(s5)$/;"	v
a1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			a1, 64(s5)$/;"	v
a2	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			a2, 68(s5)$/;"	v
a2	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			a2, 68(s5)$/;"	v
a3	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			a3, 72(s5)$/;"	v
a3	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			a3, 72(s5)$/;"	v
k0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	ins 		k1, k0, 10, 6$/;"	v
k0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	la			k0, uxInterruptNesting$/;"	v
k0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			k0, portSTATUS_STACK_LOCATION(s5)$/;"	v
k0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	mtc0		k0, _CP0_STATUS$/;"	v
k0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	srl			k0, k0, 0xa$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	addiu		k1, k1, -1$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	ins			k1, zero, 1, 4$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	ins 		k1, k0, 10, 6$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			k1, (k0)$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			k1, portEPC_STACK_LOCATION(s5)$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	mtc0		k1, _CP0_STATUS$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	mtc0 		k1, _CP0_EPC$/;"	v
k1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			k1, portSTATUS_STACK_LOCATION(sp)$/;"	v
portCONTEXT_SIZE	portable/MPLAB/PIC32MX/ISR_Support.h	68;"	d
portEPC_STACK_LOCATION	portable/MPLAB/PIC32MX/ISR_Support.h	69;"	d
portSTATUS_STACK_LOCATION	portable/MPLAB/PIC32MX/ISR_Support.h	70;"	d
ra	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			ra, 120(s5)$/;"	v
ra	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			ra, 120(s5)$/;"	v
s5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	add			s5, zero, sp$/;"	v
s5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s5, (s6)$/;"	v
s5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s5, 40(sp)$/;"	v
s5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s5, (s6)$/;"	v
s5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s5, 40(sp)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	addiu		s6, s6, -1$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	bne			s6, zero, 1f$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	la			s6, uxInterruptNesting$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	la			s6, uxSavedTaskStackPointer$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s6, (k0)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s6, (s6)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s6, 12(s5)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s6, 44(s5)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	mfc0 		s6, _CP0_EPC$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s6, 0(k0)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s6, 12(s5)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s6, 44(sp)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s6, 8(s5)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s6, portEPC_STACK_LOCATION(s5)$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^1:	addiu		s6, s6, 1$/;"	v
s6	portable/MPLAB/PIC32MX/ISR_Support.h	/^1:	lw			s6, 8(s5)$/;"	v
s8	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			s8, 116(s5)$/;"	v
s8	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			s8, 116(s5)$/;"	v
sp	portable/MPLAB/PIC32MX/ISR_Support.h	/^	add			sp, zero, s5$/;"	v
sp	portable/MPLAB/PIC32MX/ISR_Support.h	/^	addiu		sp,	sp, -portCONTEXT_SIZE$/;"	v
sp	portable/MPLAB/PIC32MX/ISR_Support.h	/^	addiu		sp, sp,	portCONTEXT_SIZE$/;"	v
sp	portable/MPLAB/PIC32MX/ISR_Support.h	/^	la			sp, xISRStackTop$/;"	v
sp	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			sp, (sp)$/;"	v
t0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t0, 76(s5)$/;"	v
t0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t0, 76(s5)$/;"	v
t1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t1, 80(s5)$/;"	v
t1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t1, 80(s5)$/;"	v
t2	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t2, 84(s5)$/;"	v
t2	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t2, 84(s5)$/;"	v
t3	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t3, 88(s5)$/;"	v
t3	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t3, 88(s5)$/;"	v
t4	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t4, 92(s5)$/;"	v
t4	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t4, 92(s5)$/;"	v
t5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t5, 96(s5)$/;"	v
t5	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t5, 96(s5)$/;"	v
t6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t6, 100(s5)$/;"	v
t6	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t6, 100(s5)$/;"	v
t7	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t7, 104(s5)$/;"	v
t7	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t7, 104(s5)$/;"	v
t8	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t8, 108(s5)$/;"	v
t8	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t8, 108(s5)$/;"	v
t9	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			t9, 112(s5)$/;"	v
t9	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			t9, 112(s5)$/;"	v
v0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			v0, 52(s5)$/;"	v
v0	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			v0, 52(s5)$/;"	v
v1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	lw			v1, 56(s5)$/;"	v
v1	portable/MPLAB/PIC32MX/ISR_Support.h	/^	sw			v1, 56(s5)$/;"	v
zero	portable/MPLAB/PIC32MX/ISR_Support.h	/^	add			s5, zero, sp$/;"	v
zero	portable/MPLAB/PIC32MX/ISR_Support.h	/^	add			sp, zero, s5$/;"	v
zero	portable/MPLAB/PIC32MX/ISR_Support.h	/^	bne			s6, zero, 1f$/;"	v
zero	portable/MPLAB/PIC32MX/ISR_Support.h	/^	ins			k1, zero, 1, 4$/;"	v
configCLEAR_TICK_TIMER_INTERRUPT	portable/MPLAB/PIC32MX/port.c	113;"	d	file:
configTICK_INTERRUPT_VECTOR	portable/MPLAB/PIC32MX/port.c	112;"	d	file:
portCHECK_ISR_STACK	portable/MPLAB/PIC32MX/port.c	147;"	d	file:
portCHECK_ISR_STACK	portable/MPLAB/PIC32MX/port.c	150;"	d	file:
portCORE_SW_0	portable/MPLAB/PIC32MX/port.c	87;"	d	file:
portCORE_SW_1	portable/MPLAB/PIC32MX/port.c	88;"	d	file:
portEXL_BIT	portable/MPLAB/PIC32MX/port.c	84;"	d	file:
portIE_BIT	portable/MPLAB/PIC32MX/port.c	83;"	d	file:
portINITIAL_SR	portable/MPLAB/PIC32MX/port.c	92;"	d	file:
portISR_STACK_FILL_BYTE	portable/MPLAB/PIC32MX/port.c	138;"	d	file:
portPRESCALE_BITS	portable/MPLAB/PIC32MX/port.c	80;"	d	file:
portTASK_RETURN_ADDRESS	portable/MPLAB/PIC32MX/port.c	124;"	d	file:
portTASK_RETURN_ADDRESS	portable/MPLAB/PIC32MX/port.c	126;"	d	file:
portTIMER_PRESCALE	portable/MPLAB/PIC32MX/port.c	79;"	d	file:
prvTaskExitError	portable/MPLAB/PIC32MX/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/MPLAB/PIC32MX/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucExpectedStackBytes	portable/MPLAB/PIC32MX/port.c	/^	static const uint8_t ucExpectedStackBytes[] = {$/;"	v	file:
uxInterruptNesting	portable/MPLAB/PIC32MX/port.c	/^volatile UBaseType_t uxInterruptNesting = 0x01;$/;"	v
uxPortSetInterruptMaskFromISR	portable/MPLAB/PIC32MX/port.c	/^UBaseType_t uxPortSetInterruptMaskFromISR( void )$/;"	f
uxSavedTaskStackPointer	portable/MPLAB/PIC32MX/port.c	/^UBaseType_t uxSavedTaskStackPointer = 0;$/;"	v
vApplicationSetupTickTimerInterrupt	portable/MPLAB/PIC32MX/port.c	/^__attribute__(( weak )) void vApplicationSetupTickTimerInterrupt( void )$/;"	f
vPortClearInterruptMaskFromISR	portable/MPLAB/PIC32MX/port.c	/^void vPortClearInterruptMaskFromISR( UBaseType_t uxSavedStatusRegister )$/;"	f
vPortEndScheduler	portable/MPLAB/PIC32MX/port.c	/^void vPortEndScheduler(void)$/;"	f
vPortIncrementTick	portable/MPLAB/PIC32MX/port.c	/^void vPortIncrementTick( void )$/;"	f
xISRStack	portable/MPLAB/PIC32MX/port.c	/^StackType_t xISRStack[ configISR_STACK_SIZE ] = { 0 };$/;"	v
xISRStackTop	portable/MPLAB/PIC32MX/port.c	/^const StackType_t * const xISRStackTop = &( xISRStack[ configISR_STACK_SIZE - 7 ] );$/;"	v
xPortStartScheduler	portable/MPLAB/PIC32MX/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
vPortStartFirstTask	portable/MPLAB/PIC32MX/port_asm.S	/^vPortStartFirstTask:$/;"	l
vPortTickInterruptHandler	portable/MPLAB/PIC32MX/port_asm.S	/^vPortTickInterruptHandler:$/;"	l
vPortYieldISR	portable/MPLAB/PIC32MX/port_asm.S	/^vPortYieldISR:$/;"	l
BaseType_t	portable/MPLAB/PIC32MX/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/MPLAB/PIC32MX/portmacro.h	67;"	d
StackType_t	portable/MPLAB/PIC32MX/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/MPLAB/PIC32MX/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/MPLAB/PIC32MX/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/MPLAB/PIC32MX/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portALL_IPL_BITS	portable/MPLAB/PIC32MX/portmacro.h	116;"	d
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/MPLAB/PIC32MX/portmacro.h	208;"	d
portBASE_TYPE	portable/MPLAB/PIC32MX/portmacro.h	93;"	d
portBYTE_ALIGNMENT	portable/MPLAB/PIC32MX/portmacro.h	109;"	d
portCHAR	portable/MPLAB/PIC32MX/portmacro.h	87;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/MPLAB/PIC32MX/portmacro.h	174;"	d
portCRITICAL_NESTING_IN_TCB	portable/MPLAB/PIC32MX/portmacro.h	167;"	d
portCURRENT_INTERRUPT_PRIORITY	portable/MPLAB/PIC32MX/portmacro.h	207;"	d
portDISABLE_INTERRUPTS	portable/MPLAB/PIC32MX/portmacro.h	128;"	d
portDISABLE_INTERRUPTS	portable/MPLAB/PIC32MX/portmacro.h	143;"	d
portDOUBLE	portable/MPLAB/PIC32MX/portmacro.h	89;"	d
portENABLE_INTERRUPTS	portable/MPLAB/PIC32MX/portmacro.h	154;"	d
portEND_SWITCHING_ISR	portable/MPLAB/PIC32MX/portmacro.h	219;"	d
portENTER_CRITICAL	portable/MPLAB/PIC32MX/portmacro.h	168;"	d
portEXIT_CRITICAL	portable/MPLAB/PIC32MX/portmacro.h	169;"	d
portFLOAT	portable/MPLAB/PIC32MX/portmacro.h	88;"	d
portGET_HIGHEST_PRIORITY	portable/MPLAB/PIC32MX/portmacro.h	189;"	d
portIPL_SHIFT	portable/MPLAB/PIC32MX/portmacro.h	115;"	d
portLONG	portable/MPLAB/PIC32MX/portmacro.h	90;"	d
portMAX_DELAY	portable/MPLAB/PIC32MX/portmacro.h	101;"	d
portMAX_DELAY	portable/MPLAB/PIC32MX/portmacro.h	104;"	d
portNOP	portable/MPLAB/PIC32MX/portmacro.h	210;"	d
portRECORD_READY_PRIORITY	portable/MPLAB/PIC32MX/portmacro.h	184;"	d
portREMOVE_STATIC_QUALIFIER	portable/MPLAB/PIC32MX/portmacro.h	226;"	d
portRESET_READY_PRIORITY	portable/MPLAB/PIC32MX/portmacro.h	185;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/MPLAB/PIC32MX/portmacro.h	173;"	d
portSHORT	portable/MPLAB/PIC32MX/portmacro.h	91;"	d
portSTACK_GROWTH	portable/MPLAB/PIC32MX/portmacro.h	110;"	d
portSTACK_TYPE	portable/MPLAB/PIC32MX/portmacro.h	92;"	d
portSW0_BIT	portable/MPLAB/PIC32MX/portmacro.h	117;"	d
portTASK_FUNCTION	portable/MPLAB/PIC32MX/portmacro.h	216;"	d
portTASK_FUNCTION_PROTO	portable/MPLAB/PIC32MX/portmacro.h	215;"	d
portTICK_PERIOD_MS	portable/MPLAB/PIC32MX/portmacro.h	111;"	d
portYIELD	portable/MPLAB/PIC32MX/portmacro.h	197;"	d
$1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			$1, 16(s5)$/;"	v
$1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			$1, 16(s5)$/;"	v
a0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			a0, 60(s5)$/;"	v
a0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			a0, 60(s5)$/;"	v
a1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			a1, 64(s5)$/;"	v
a1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			a1, 64(s5)$/;"	v
a2	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			a2, 68(s5)$/;"	v
a2	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			a2, 68(s5)$/;"	v
a3	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			a3, 72(s5)$/;"	v
a3	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			a3, 72(s5)$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	ins 		k1, k0, 10, 7$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	ins 		k1, k0, 18, 1$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	la			k0, uxInterruptNesting$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			k0, portSTATUS_STACK_LOCATION(s5)$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtc0		k0, _CP0_STATUS$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	srl			k0, k0, 0x7 \/* This copies the MSB of the IPL, but it would be an error if it was set anyway. *\/$/;"	v
k0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	srl			k0, k0, 0xa$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	addiu		k1, k1, -1$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	ins			k1, zero, 1, 4$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	ins 		k1, k0, 10, 7$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	ins 		k1, k0, 18, 1$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			k1, (k0)$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			k1, portEPC_STACK_LOCATION(s5)$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtc0		k1, _CP0_STATUS$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtc0 		k1, _CP0_EPC$/;"	v
k1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			k1, portSTATUS_STACK_LOCATION(sp)$/;"	v
portCONTEXT_SIZE	portable/MPLAB/PIC32MZ/ISR_Support.h	68;"	d
portEPC_STACK_LOCATION	portable/MPLAB/PIC32MZ/ISR_Support.h	69;"	d
portSTATUS_STACK_LOCATION	portable/MPLAB/PIC32MZ/ISR_Support.h	70;"	d
ra	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			ra, 120(s5)$/;"	v
ra	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			ra, 120(s5)$/;"	v
s5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	add			s5, zero, sp$/;"	v
s5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s5, (s6)$/;"	v
s5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s5, 40(sp)$/;"	v
s5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s5, (s6)$/;"	v
s5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s5, 40(sp)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	addiu		s6, s6, -1$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	bne			s6, zero, 1f$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	la			s6, uxInterruptNesting$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	la			s6, uxSavedTaskStackPointer$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, (k0)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, (s6)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 12(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 124(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 132(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 136(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 140(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 144(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 148(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 44(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s6, 8(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mfc0 		s6, _CP0_EPC$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mfhi		s6, $ac0$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mfhi		s6, $ac1$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mfhi		s6, $ac2$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mfhi		s6, $ac3$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mflo		s6, $ac0$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mflo		s6, $ac1$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mflo		s6, $ac2$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mflo		s6, $ac3$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mthi		s6, $ac0$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mthi		s6, $ac1$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mthi		s6, $ac2$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mthi		s6, $ac3$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtlo			s6, $ac3$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtlo		s6, $ac0$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtlo		s6, $ac1$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	mtlo		s6, $ac2$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 0(k0)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 12(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 124(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 128(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 132(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 136(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 140(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 144(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 148(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 44(sp)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, 8(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s6, portEPC_STACK_LOCATION(s5)$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^1:	addiu		s6, s6, 1$/;"	v
s6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^1:	lw			s6, 128(s5)$/;"	v
s8	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			s8, 116(s5)$/;"	v
s8	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			s8, 116(s5)$/;"	v
sp	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	add			sp, zero, s5$/;"	v
sp	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	addiu		sp, sp,	portCONTEXT_SIZE$/;"	v
sp	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	addiu		sp, sp, -portCONTEXT_SIZE$/;"	v
sp	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	la			sp, xISRStackTop$/;"	v
sp	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			sp, (sp)$/;"	v
t0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t0, 76(s5)$/;"	v
t0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t0, 76(s5)$/;"	v
t1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t1, 80(s5)$/;"	v
t1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t1, 80(s5)$/;"	v
t2	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t2, 84(s5)$/;"	v
t2	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t2, 84(s5)$/;"	v
t3	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t3, 88(s5)$/;"	v
t3	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t3, 88(s5)$/;"	v
t4	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t4, 92(s5)$/;"	v
t4	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t4, 92(s5)$/;"	v
t5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t5, 96(s5)$/;"	v
t5	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t5, 96(s5)$/;"	v
t6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t6, 100(s5)$/;"	v
t6	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t6, 100(s5)$/;"	v
t7	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t7, 104(s5)$/;"	v
t7	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t7, 104(s5)$/;"	v
t8	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t8, 108(s5)$/;"	v
t8	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t8, 108(s5)$/;"	v
t9	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			t9, 112(s5)$/;"	v
t9	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			t9, 112(s5)$/;"	v
v0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			v0, 52(s5)$/;"	v
v0	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			v0, 52(s5)$/;"	v
v1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	lw			v1, 56(s5)$/;"	v
v1	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	sw			v1, 56(s5)$/;"	v
zero	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	add			s5, zero, sp$/;"	v
zero	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	add			sp, zero, s5$/;"	v
zero	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	bne			s6, zero, 1f$/;"	v
zero	portable/MPLAB/PIC32MZ/ISR_Support.h	/^	ins			k1, zero, 1, 4$/;"	v
configCLEAR_TICK_TIMER_INTERRUPT	portable/MPLAB/PIC32MZ/port.c	120;"	d	file:
configTICK_INTERRUPT_VECTOR	portable/MPLAB/PIC32MZ/port.c	119;"	d	file:
portCHECK_ISR_STACK	portable/MPLAB/PIC32MZ/port.c	154;"	d	file:
portCHECK_ISR_STACK	portable/MPLAB/PIC32MZ/port.c	157;"	d	file:
portCORE_SW_0	portable/MPLAB/PIC32MZ/port.c	94;"	d	file:
portCORE_SW_1	portable/MPLAB/PIC32MZ/port.c	95;"	d	file:
portEXL_BIT	portable/MPLAB/PIC32MZ/port.c	90;"	d	file:
portIE_BIT	portable/MPLAB/PIC32MZ/port.c	89;"	d	file:
portINITIAL_SR	portable/MPLAB/PIC32MZ/port.c	99;"	d	file:
portISR_STACK_FILL_BYTE	portable/MPLAB/PIC32MZ/port.c	145;"	d	file:
portMX_BIT	portable/MPLAB/PIC32MZ/port.c	91;"	d	file:
portPRESCALE_BITS	portable/MPLAB/PIC32MZ/port.c	86;"	d	file:
portTASK_RETURN_ADDRESS	portable/MPLAB/PIC32MZ/port.c	131;"	d	file:
portTASK_RETURN_ADDRESS	portable/MPLAB/PIC32MZ/port.c	133;"	d	file:
portTIMER_PRESCALE	portable/MPLAB/PIC32MZ/port.c	85;"	d	file:
prvTaskExitError	portable/MPLAB/PIC32MZ/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/MPLAB/PIC32MZ/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucExpectedStackBytes	portable/MPLAB/PIC32MZ/port.c	/^	static const uint8_t ucExpectedStackBytes[] = {$/;"	v	file:
uxInterruptNesting	portable/MPLAB/PIC32MZ/port.c	/^volatile UBaseType_t uxInterruptNesting = 0x01;$/;"	v
uxPortSetInterruptMaskFromISR	portable/MPLAB/PIC32MZ/port.c	/^UBaseType_t uxPortSetInterruptMaskFromISR( void )$/;"	f
uxSavedTaskStackPointer	portable/MPLAB/PIC32MZ/port.c	/^UBaseType_t uxSavedTaskStackPointer = 0;$/;"	v
vApplicationSetupTickTimerInterrupt	portable/MPLAB/PIC32MZ/port.c	/^__attribute__(( weak )) void vApplicationSetupTickTimerInterrupt( void )$/;"	f
vPortClearInterruptMaskFromISR	portable/MPLAB/PIC32MZ/port.c	/^void vPortClearInterruptMaskFromISR( UBaseType_t uxSavedStatusRegister )$/;"	f
vPortEndScheduler	portable/MPLAB/PIC32MZ/port.c	/^void vPortEndScheduler(void)$/;"	f
vPortIncrementTick	portable/MPLAB/PIC32MZ/port.c	/^void vPortIncrementTick( void )$/;"	f
xISRStack	portable/MPLAB/PIC32MZ/port.c	/^StackType_t xISRStack[ configISR_STACK_SIZE ] = { 0 };$/;"	v
xISRStackTop	portable/MPLAB/PIC32MZ/port.c	/^const StackType_t * const xISRStackTop = &( xISRStack[ configISR_STACK_SIZE - 7 ] );$/;"	v
xPortStartScheduler	portable/MPLAB/PIC32MZ/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
vPortStartFirstTask	portable/MPLAB/PIC32MZ/port_asm.S	/^vPortStartFirstTask:$/;"	l
vPortTickInterruptHandler	portable/MPLAB/PIC32MZ/port_asm.S	/^vPortTickInterruptHandler:$/;"	l
vPortYieldISR	portable/MPLAB/PIC32MZ/port_asm.S	/^vPortYieldISR:$/;"	l
BaseType_t	portable/MPLAB/PIC32MZ/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/MPLAB/PIC32MZ/portmacro.h	67;"	d
StackType_t	portable/MPLAB/PIC32MZ/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/MPLAB/PIC32MZ/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/MPLAB/PIC32MZ/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/MPLAB/PIC32MZ/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portALL_IPL_BITS	portable/MPLAB/PIC32MZ/portmacro.h	118;"	d
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/MPLAB/PIC32MZ/portmacro.h	210;"	d
portBASE_TYPE	portable/MPLAB/PIC32MZ/portmacro.h	93;"	d
portBYTE_ALIGNMENT	portable/MPLAB/PIC32MZ/portmacro.h	109;"	d
portCHAR	portable/MPLAB/PIC32MZ/portmacro.h	87;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/MPLAB/PIC32MZ/portmacro.h	176;"	d
portCRITICAL_NESTING_IN_TCB	portable/MPLAB/PIC32MZ/portmacro.h	169;"	d
portCURRENT_INTERRUPT_PRIORITY	portable/MPLAB/PIC32MZ/portmacro.h	209;"	d
portDISABLE_INTERRUPTS	portable/MPLAB/PIC32MZ/portmacro.h	130;"	d
portDISABLE_INTERRUPTS	portable/MPLAB/PIC32MZ/portmacro.h	145;"	d
portDOUBLE	portable/MPLAB/PIC32MZ/portmacro.h	89;"	d
portENABLE_INTERRUPTS	portable/MPLAB/PIC32MZ/portmacro.h	156;"	d
portEND_SWITCHING_ISR	portable/MPLAB/PIC32MZ/portmacro.h	221;"	d
portENTER_CRITICAL	portable/MPLAB/PIC32MZ/portmacro.h	170;"	d
portEXIT_CRITICAL	portable/MPLAB/PIC32MZ/portmacro.h	171;"	d
portFLOAT	portable/MPLAB/PIC32MZ/portmacro.h	88;"	d
portGET_HIGHEST_PRIORITY	portable/MPLAB/PIC32MZ/portmacro.h	191;"	d
portIPL_SHIFT	portable/MPLAB/PIC32MZ/portmacro.h	115;"	d
portLONG	portable/MPLAB/PIC32MZ/portmacro.h	90;"	d
portMAX_DELAY	portable/MPLAB/PIC32MZ/portmacro.h	101;"	d
portMAX_DELAY	portable/MPLAB/PIC32MZ/portmacro.h	104;"	d
portNOP	portable/MPLAB/PIC32MZ/portmacro.h	212;"	d
portRECORD_READY_PRIORITY	portable/MPLAB/PIC32MZ/portmacro.h	186;"	d
portREMOVE_STATIC_QUALIFIER	portable/MPLAB/PIC32MZ/portmacro.h	228;"	d
portRESET_READY_PRIORITY	portable/MPLAB/PIC32MZ/portmacro.h	187;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/MPLAB/PIC32MZ/portmacro.h	175;"	d
portSHORT	portable/MPLAB/PIC32MZ/portmacro.h	91;"	d
portSTACK_GROWTH	portable/MPLAB/PIC32MZ/portmacro.h	110;"	d
portSTACK_TYPE	portable/MPLAB/PIC32MZ/portmacro.h	92;"	d
portSW0_BIT	portable/MPLAB/PIC32MZ/portmacro.h	119;"	d
portTASK_FUNCTION	portable/MPLAB/PIC32MZ/portmacro.h	218;"	d
portTASK_FUNCTION_PROTO	portable/MPLAB/PIC32MZ/portmacro.h	217;"	d
portTICK_PERIOD_MS	portable/MPLAB/PIC32MZ/portmacro.h	111;"	d
portYIELD	portable/MPLAB/PIC32MZ/portmacro.h	199;"	d
portMAX_INTERRUPTS	portable/MSVC-MingW/port.c	77;"	d	file:
portNO_CRITICAL_NESTING	portable/MSVC-MingW/port.c	78;"	d	file:
prvEndProcess	portable/MSVC-MingW/port.c	/^static BOOL WINAPI prvEndProcess( DWORD dwCtrlType )$/;"	f	file:
prvProcessSimulatedInterrupts	portable/MSVC-MingW/port.c	/^static void prvProcessSimulatedInterrupts( void )$/;"	f	file:
prvProcessTickInterrupt	portable/MSVC-MingW/port.c	/^static uint32_t prvProcessTickInterrupt( void )$/;"	f	file:
prvProcessYieldInterrupt	portable/MSVC-MingW/port.c	/^static uint32_t prvProcessYieldInterrupt( void )$/;"	f	file:
prvSimulatedPeripheralTimer	portable/MSVC-MingW/port.c	/^static DWORD WINAPI prvSimulatedPeripheralTimer( LPVOID lpParameter )$/;"	f	file:
pvInterruptEvent	portable/MSVC-MingW/port.c	/^static void *pvInterruptEvent = NULL;$/;"	v	file:
pvInterruptEventMutex	portable/MSVC-MingW/port.c	/^static void *pvInterruptEventMutex = NULL;$/;"	v	file:
pvThread	portable/MSVC-MingW/port.c	/^	void *pvThread;$/;"	m	struct:__anon2	file:
pxPortInitialiseStack	portable/MSVC-MingW/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/MSVC-MingW/port.c	/^static uint32_t ulCriticalNesting = 9999UL;$/;"	v	file:
ulIsrHandler	portable/MSVC-MingW/port.c	/^static uint32_t (*ulIsrHandler[ portMAX_INTERRUPTS ])( void ) = { 0 };$/;"	v	file:
ulPendingInterrupts	portable/MSVC-MingW/port.c	/^static volatile uint32_t ulPendingInterrupts = 0UL;$/;"	v	file:
vPortCloseRunningThread	portable/MSVC-MingW/port.c	/^void vPortCloseRunningThread( void *pvTaskToDelete, volatile BaseType_t *pxPendYield )$/;"	f
vPortDeleteThread	portable/MSVC-MingW/port.c	/^void vPortDeleteThread( void *pvTaskToDelete )$/;"	f
vPortEndScheduler	portable/MSVC-MingW/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/MSVC-MingW/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/MSVC-MingW/port.c	/^void vPortExitCritical( void )$/;"	f
vPortGenerateSimulatedInterrupt	portable/MSVC-MingW/port.c	/^void vPortGenerateSimulatedInterrupt( uint32_t ulInterruptNumber )$/;"	f
vPortSetInterruptHandler	portable/MSVC-MingW/port.c	/^void vPortSetInterruptHandler( uint32_t ulInterruptNumber, uint32_t (*pvHandler)( void ) )$/;"	f
xPortRunning	portable/MSVC-MingW/port.c	/^static BaseType_t xPortRunning = pdFALSE;$/;"	v	file:
xPortStartScheduler	portable/MSVC-MingW/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xThreadState	portable/MSVC-MingW/port.c	/^} xThreadState;$/;"	t	typeref:struct:__anon2	file:
BaseType_t	portable/MSVC-MingW/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/MSVC-MingW/portmacro.h	67;"	d
StackType_t	portable/MSVC-MingW/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/MSVC-MingW/portmacro.h	/^    typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/MSVC-MingW/portmacro.h	/^    typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/MSVC-MingW/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/MSVC-MingW/portmacro.h	81;"	d
portBYTE_ALIGNMENT	portable/MSVC-MingW/portmacro.h	99;"	d
portCHAR	portable/MSVC-MingW/portmacro.h	75;"	d
portCLEAN_UP_TCB	portable/MSVC-MingW/portmacro.h	105;"	d
portDISABLE_INTERRUPTS	portable/MSVC-MingW/portmacro.h	107;"	d
portDOUBLE	portable/MSVC-MingW/portmacro.h	77;"	d
portENABLE_INTERRUPTS	portable/MSVC-MingW/portmacro.h	108;"	d
portENTER_CRITICAL	portable/MSVC-MingW/portmacro.h	114;"	d
portEXIT_CRITICAL	portable/MSVC-MingW/portmacro.h	115;"	d
portFLOAT	portable/MSVC-MingW/portmacro.h	76;"	d
portGET_HIGHEST_PRIORITY	portable/MSVC-MingW/portmacro.h	132;"	d
portGET_HIGHEST_PRIORITY	portable/MSVC-MingW/portmacro.h	140;"	d
portINTERRUPT_TICK	portable/MSVC-MingW/portmacro.h	156;"	d
portINTERRUPT_YIELD	portable/MSVC-MingW/portmacro.h	155;"	d
portLONG	portable/MSVC-MingW/portmacro.h	78;"	d
portMAX_DELAY	portable/MSVC-MingW/portmacro.h	90;"	d
portMAX_DELAY	portable/MSVC-MingW/portmacro.h	93;"	d
portPRE_TASK_DELETE_HOOK	portable/MSVC-MingW/portmacro.h	106;"	d
portRECORD_READY_PRIORITY	portable/MSVC-MingW/portmacro.h	125;"	d
portRESET_READY_PRIORITY	portable/MSVC-MingW/portmacro.h	126;"	d
portSHORT	portable/MSVC-MingW/portmacro.h	79;"	d
portSTACK_GROWTH	portable/MSVC-MingW/portmacro.h	97;"	d
portSTACK_TYPE	portable/MSVC-MingW/portmacro.h	80;"	d
portTASK_FUNCTION	portable/MSVC-MingW/portmacro.h	152;"	d
portTASK_FUNCTION_PROTO	portable/MSVC-MingW/portmacro.h	151;"	d
portTICK_PERIOD_MS	portable/MSVC-MingW/portmacro.h	98;"	d
portYIELD	portable/MSVC-MingW/portmacro.h	101;"	d
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_1.c	79;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_1.c	84;"	d	file:
configADJUSTED_HEAP_SIZE	portable/MemMang/heap_1.c	87;"	d	file:
pvPortMalloc	portable/MemMang/heap_1.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f
ucHeap	portable/MemMang/heap_1.c	/^static uint8_t ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	v	file:
vPortFree	portable/MemMang/heap_1.c	/^void vPortFree( void *pv )$/;"	f
vPortInitialiseBlocks	portable/MemMang/heap_1.c	/^void vPortInitialiseBlocks( void )$/;"	f
xNextFreeByte	portable/MemMang/heap_1.c	/^static size_t xNextFreeByte = ( size_t ) 0;$/;"	v	file:
xPortGetFreeHeapSize	portable/MemMang/heap_1.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f
A_BLOCK_LINK	portable/MemMang/heap_2.c	/^typedef struct A_BLOCK_LINK$/;"	s	file:
BlockLink_t	portable/MemMang/heap_2.c	/^} BlockLink_t;$/;"	t	typeref:struct:A_BLOCK_LINK	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_2.c	80;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_2.c	85;"	d	file:
configADJUSTED_HEAP_SIZE	portable/MemMang/heap_2.c	88;"	d	file:
heapMINIMUM_BLOCK_SIZE	portable/MemMang/heap_2.c	108;"	d	file:
heapSTRUCT_SIZE	portable/MemMang/heap_2.c	/^static const uint16_t heapSTRUCT_SIZE	= ( ( sizeof ( BlockLink_t ) + ( portBYTE_ALIGNMENT - 1 ) ) & ~portBYTE_ALIGNMENT_MASK );$/;"	v	file:
prvHeapInit	portable/MemMang/heap_2.c	/^static void prvHeapInit( void )$/;"	f	file:
prvInsertBlockIntoFreeList	portable/MemMang/heap_2.c	124;"	d	file:
pvPortMalloc	portable/MemMang/heap_2.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f
pxNextFreeBlock	portable/MemMang/heap_2.c	/^	struct A_BLOCK_LINK *pxNextFreeBlock;	\/*<< The next free block in the list. *\/$/;"	m	struct:A_BLOCK_LINK	typeref:struct:A_BLOCK_LINK::A_BLOCK_LINK	file:
ucHeap	portable/MemMang/heap_2.c	/^static uint8_t ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	v	file:
vPortFree	portable/MemMang/heap_2.c	/^void vPortFree( void *pv )$/;"	f
vPortInitialiseBlocks	portable/MemMang/heap_2.c	/^void vPortInitialiseBlocks( void )$/;"	f
xBlockSize	portable/MemMang/heap_2.c	/^	size_t xBlockSize;						\/*<< The size of the free block. *\/$/;"	m	struct:A_BLOCK_LINK	file:
xEnd	portable/MemMang/heap_2.c	/^static BlockLink_t xStart, xEnd;$/;"	v	file:
xFreeBytesRemaining	portable/MemMang/heap_2.c	/^static size_t xFreeBytesRemaining = configADJUSTED_HEAP_SIZE;$/;"	v	file:
xPortGetFreeHeapSize	portable/MemMang/heap_2.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f
xStart	portable/MemMang/heap_2.c	/^static BlockLink_t xStart, xEnd;$/;"	v	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_3.c	83;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_3.c	88;"	d	file:
pvPortMalloc	portable/MemMang/heap_3.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f
vPortFree	portable/MemMang/heap_3.c	/^void vPortFree( void *pv )$/;"	f
A_BLOCK_LINK	portable/MemMang/heap_4.c	/^typedef struct A_BLOCK_LINK$/;"	s	file:
BlockLink_t	portable/MemMang/heap_4.c	/^} BlockLink_t;$/;"	t	typeref:struct:A_BLOCK_LINK	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_4.c	79;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	portable/MemMang/heap_4.c	84;"	d	file:
heapADJUSTED_HEAP_SIZE	portable/MemMang/heap_4.c	93;"	d	file:
heapBITS_PER_BYTE	portable/MemMang/heap_4.c	90;"	d	file:
heapMINIMUM_BLOCK_SIZE	portable/MemMang/heap_4.c	87;"	d	file:
heapSTRUCT_SIZE	portable/MemMang/heap_4.c	/^static const uint16_t heapSTRUCT_SIZE	= ( ( sizeof ( BlockLink_t ) + ( portBYTE_ALIGNMENT - 1 ) ) & ~portBYTE_ALIGNMENT_MASK );$/;"	v	file:
prvHeapInit	portable/MemMang/heap_4.c	/^static void prvHeapInit( void )$/;"	f	file:
prvInsertBlockIntoFreeList	portable/MemMang/heap_4.c	/^static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )$/;"	f	file:
pvPortMalloc	portable/MemMang/heap_4.c	/^void *pvPortMalloc( size_t xWantedSize )$/;"	f
pxEnd	portable/MemMang/heap_4.c	/^static BlockLink_t xStart, *pxEnd = NULL;$/;"	v	file:
pxNextFreeBlock	portable/MemMang/heap_4.c	/^	struct A_BLOCK_LINK *pxNextFreeBlock;	\/*<< The next free block in the list. *\/$/;"	m	struct:A_BLOCK_LINK	typeref:struct:A_BLOCK_LINK::A_BLOCK_LINK	file:
ucHeap	portable/MemMang/heap_4.c	/^static uint8_t ucHeap[ configTOTAL_HEAP_SIZE ];$/;"	v	file:
vPortFree	portable/MemMang/heap_4.c	/^void vPortFree( void *pv )$/;"	f
vPortInitialiseBlocks	portable/MemMang/heap_4.c	/^void vPortInitialiseBlocks( void )$/;"	f
xBlockAllocatedBit	portable/MemMang/heap_4.c	/^static size_t xBlockAllocatedBit = 0;$/;"	v	file:
xBlockSize	portable/MemMang/heap_4.c	/^	size_t xBlockSize;						\/*<< The size of the free block. *\/$/;"	m	struct:A_BLOCK_LINK	file:
xFreeBytesRemaining	portable/MemMang/heap_4.c	/^static size_t xFreeBytesRemaining = ( ( size_t ) heapADJUSTED_HEAP_SIZE ) & ( ( size_t ) ~portBYTE_ALIGNMENT_MASK );$/;"	v	file:
xMinimumEverFreeBytesRemaining	portable/MemMang/heap_4.c	/^static size_t xMinimumEverFreeBytesRemaining = ( ( size_t ) heapADJUSTED_HEAP_SIZE ) & ( ( size_t ) ~portBYTE_ALIGNMENT_MASK );$/;"	v	file:
xPortGetFreeHeapSize	portable/MemMang/heap_4.c	/^size_t xPortGetFreeHeapSize( void )$/;"	f
xPortGetMinimumEverFreeHeapSize	portable/MemMang/heap_4.c	/^size_t xPortGetMinimumEverFreeHeapSize( void )$/;"	f
xStart	portable/MemMang/heap_4.c	/^static BlockLink_t xStart, *pxEnd = NULL;$/;"	v	file:
xTotalHeapSize	portable/MemMang/heap_4.c	/^static const size_t xTotalHeapSize = ( ( size_t ) heapADJUSTED_HEAP_SIZE ) & ( ( size_t ) ~portBYTE_ALIGNMENT_MASK );$/;"	v	file:
portCLEAR_INTERRUPT	portable/Paradigm/Tern_EE/large_untested/port.c	89;"	d	file:
portEIO_REGISTER	portable/Paradigm/Tern_EE/large_untested/port.c	88;"	d	file:
portENABLE_TIMER_AND_INTERRUPT	portable/Paradigm/Tern_EE/large_untested/port.c	85;"	d	file:
portTIMER_COMPARE	portable/Paradigm/Tern_EE/large_untested/port.c	82;"	d	file:
prvDummyISR	portable/Paradigm/Tern_EE/large_untested/port.c	/^static void __interrupt __far prvDummyISR( void )$/;"	f	file:
prvNonPreemptiveTick	portable/Paradigm/Tern_EE/large_untested/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	file:
prvPreemptiveTick	portable/Paradigm/Tern_EE/large_untested/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	file:
prvSetupTimerInterrupt	portable/Paradigm/Tern_EE/large_untested/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvYieldProcessor	portable/Paradigm/Tern_EE/large_untested/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	file:
pxPortInitialiseStack	portable/Paradigm/Tern_EE/large_untested/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Paradigm/Tern_EE/large_untested/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/Paradigm/Tern_EE/large_untested/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
TCB_t	portable/Paradigm/Tern_EE/large_untested/portasm.h	/^typedef void TCB_t;$/;"	t
portFIRST_CONTEXT	portable/Paradigm/Tern_EE/large_untested/portasm.h	97;"	d
portSWITCH_CONTEXT	portable/Paradigm/Tern_EE/large_untested/portasm.h	84;"	d
BaseType_t	portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/Paradigm/Tern_EE/large_untested/portmacro.h	67;"	d
StackType_t	portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Paradigm/Tern_EE/large_untested/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/Paradigm/Tern_EE/large_untested/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/Paradigm/Tern_EE/large_untested/portmacro.h	123;"	d
portCHAR	portable/Paradigm/Tern_EE/large_untested/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/Paradigm/Tern_EE/large_untested/portmacro.h	112;"	d
portDOUBLE	portable/Paradigm/Tern_EE/large_untested/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/Paradigm/Tern_EE/large_untested/portmacro.h	114;"	d
portENTER_CRITICAL	portable/Paradigm/Tern_EE/large_untested/portmacro.h	107;"	d
portEXIT_CRITICAL	portable/Paradigm/Tern_EE/large_untested/portmacro.h	110;"	d
portFLOAT	portable/Paradigm/Tern_EE/large_untested/portmacro.h	85;"	d
portINITIAL_SW	portable/Paradigm/Tern_EE/large_untested/portmacro.h	124;"	d
portINPUT_BYTE	portable/Paradigm/Tern_EE/large_untested/portmacro.h	128;"	d
portINPUT_WORD	portable/Paradigm/Tern_EE/large_untested/portmacro.h	130;"	d
portLONG	portable/Paradigm/Tern_EE/large_untested/portmacro.h	87;"	d
portMAX_DELAY	portable/Paradigm/Tern_EE/large_untested/portmacro.h	102;"	d
portMAX_DELAY	portable/Paradigm/Tern_EE/large_untested/portmacro.h	99;"	d
portNOP	portable/Paradigm/Tern_EE/large_untested/portmacro.h	118;"	d
portOUTPUT_BYTE	portable/Paradigm/Tern_EE/large_untested/portmacro.h	129;"	d
portOUTPUT_WORD	portable/Paradigm/Tern_EE/large_untested/portmacro.h	131;"	d
portSHORT	portable/Paradigm/Tern_EE/large_untested/portmacro.h	88;"	d
portSTACK_GROWTH	portable/Paradigm/Tern_EE/large_untested/portmacro.h	119;"	d
portSTACK_TYPE	portable/Paradigm/Tern_EE/large_untested/portmacro.h	89;"	d
portSWITCH_INT_NUMBER	portable/Paradigm/Tern_EE/large_untested/portmacro.h	120;"	d
portTASK_FUNCTION	portable/Paradigm/Tern_EE/large_untested/portmacro.h	136;"	d
portTASK_FUNCTION_PROTO	portable/Paradigm/Tern_EE/large_untested/portmacro.h	135;"	d
portTICK_PERIOD_MS	portable/Paradigm/Tern_EE/large_untested/portmacro.h	122;"	d
portYIELD	portable/Paradigm/Tern_EE/large_untested/portmacro.h	121;"	d
portCLEAR_INTERRUPT	portable/Paradigm/Tern_EE/small/port.c	91;"	d	file:
portEIO_REGISTER	portable/Paradigm/Tern_EE/small/port.c	90;"	d	file:
portENABLE_TIMER	portable/Paradigm/Tern_EE/small/port.c	87;"	d	file:
portENABLE_TIMER_AND_INTERRUPT	portable/Paradigm/Tern_EE/small/port.c	86;"	d	file:
portPRESCALE_VALUE	portable/Paradigm/Tern_EE/small/port.c	82;"	d	file:
portTIMER_COMPARE	portable/Paradigm/Tern_EE/small/port.c	83;"	d	file:
prvNonPreemptiveTick	portable/Paradigm/Tern_EE/small/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	file:
prvPreemptiveTick	portable/Paradigm/Tern_EE/small/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	file:
prvSetupTimerInterrupt	portable/Paradigm/Tern_EE/small/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvYieldProcessor	portable/Paradigm/Tern_EE/small/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	file:
pxPortInitialiseStack	portable/Paradigm/Tern_EE/small/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Paradigm/Tern_EE/small/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/Paradigm/Tern_EE/small/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
PORT_ASM_H	portable/Paradigm/Tern_EE/small/portasm.h	67;"	d
TCB_t	portable/Paradigm/Tern_EE/small/portasm.h	/^typedef void TCB_t;$/;"	t
portEND_SWITCHING_ISR	portable/Paradigm/Tern_EE/small/portasm.h	87;"	d
portFIRST_CONTEXT	portable/Paradigm/Tern_EE/small/portasm.h	94;"	d
BaseType_t	portable/Paradigm/Tern_EE/small/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/Paradigm/Tern_EE/small/portmacro.h	67;"	d
StackType_t	portable/Paradigm/Tern_EE/small/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Paradigm/Tern_EE/small/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Paradigm/Tern_EE/small/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Paradigm/Tern_EE/small/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/Paradigm/Tern_EE/small/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/Paradigm/Tern_EE/small/portmacro.h	125;"	d
portCHAR	portable/Paradigm/Tern_EE/small/portmacro.h	84;"	d
portDISABLE_INTERRUPTS	portable/Paradigm/Tern_EE/small/portmacro.h	114;"	d
portDOUBLE	portable/Paradigm/Tern_EE/small/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/Paradigm/Tern_EE/small/portmacro.h	116;"	d
portENTER_CRITICAL	portable/Paradigm/Tern_EE/small/portmacro.h	109;"	d
portEXIT_CRITICAL	portable/Paradigm/Tern_EE/small/portmacro.h	112;"	d
portFLOAT	portable/Paradigm/Tern_EE/small/portmacro.h	85;"	d
portINITIAL_SW	portable/Paradigm/Tern_EE/small/portmacro.h	126;"	d
portINPUT_BYTE	portable/Paradigm/Tern_EE/small/portmacro.h	130;"	d
portINPUT_WORD	portable/Paradigm/Tern_EE/small/portmacro.h	132;"	d
portLONG	portable/Paradigm/Tern_EE/small/portmacro.h	87;"	d
portMAX_DELAY	portable/Paradigm/Tern_EE/small/portmacro.h	101;"	d
portMAX_DELAY	portable/Paradigm/Tern_EE/small/portmacro.h	104;"	d
portNOP	portable/Paradigm/Tern_EE/small/portmacro.h	120;"	d
portOUTPUT_BYTE	portable/Paradigm/Tern_EE/small/portmacro.h	131;"	d
portOUTPUT_WORD	portable/Paradigm/Tern_EE/small/portmacro.h	133;"	d
portSHORT	portable/Paradigm/Tern_EE/small/portmacro.h	88;"	d
portSTACK_GROWTH	portable/Paradigm/Tern_EE/small/portmacro.h	121;"	d
portSTACK_TYPE	portable/Paradigm/Tern_EE/small/portmacro.h	89;"	d
portSWITCH_INT_NUMBER	portable/Paradigm/Tern_EE/small/portmacro.h	122;"	d
portTASK_FUNCTION	portable/Paradigm/Tern_EE/small/portmacro.h	138;"	d
portTASK_FUNCTION_PROTO	portable/Paradigm/Tern_EE/small/portmacro.h	137;"	d
portTICK_PERIOD_MS	portable/Paradigm/Tern_EE/small/portmacro.h	124;"	d
portYIELD	portable/Paradigm/Tern_EE/small/portmacro.h	123;"	d
pxISR	portable/Paradigm/Tern_EE/small/portmacro.h	/^typedef void ( __interrupt __far *pxISR )();$/;"	t
portCLEAR_VIC_INTERRUPT	portable/RVDS/ARM7_LPC21xx/port.c	93;"	d	file:
portENABLE_TIMER	portable/RVDS/ARM7_LPC21xx/port.c	81;"	d	file:
portINITIAL_SPSR	portable/RVDS/ARM7_LPC21xx/port.c	75;"	d	file:
portINSTRUCTION_SIZE	portable/RVDS/ARM7_LPC21xx/port.c	77;"	d	file:
portINTERRUPT_ON_MATCH	portable/RVDS/ARM7_LPC21xx/port.c	83;"	d	file:
portNO_CRITICAL_NESTING	portable/RVDS/ARM7_LPC21xx/port.c	103;"	d	file:
portNO_CRITICAL_SECTION_NESTING	portable/RVDS/ARM7_LPC21xx/port.c	78;"	d	file:
portPRESCALE_VALUE	portable/RVDS/ARM7_LPC21xx/port.c	82;"	d	file:
portRESET_COUNT_ON_MATCH	portable/RVDS/ARM7_LPC21xx/port.c	84;"	d	file:
portTHUMB_MODE_BIT	portable/RVDS/ARM7_LPC21xx/port.c	76;"	d	file:
portTIMER_MATCH_ISR_BIT	portable/RVDS/ARM7_LPC21xx/port.c	92;"	d	file:
portTIMER_VIC_CHANNEL	portable/RVDS/ARM7_LPC21xx/port.c	87;"	d	file:
portTIMER_VIC_CHANNEL_BIT	portable/RVDS/ARM7_LPC21xx/port.c	88;"	d	file:
portTIMER_VIC_ENABLE	portable/RVDS/ARM7_LPC21xx/port.c	89;"	d	file:
prvSetupTimerInterrupt	portable/RVDS/ARM7_LPC21xx/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/RVDS/ARM7_LPC21xx/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/RVDS/ARM7_LPC21xx/port.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
vPortEndScheduler	portable/RVDS/ARM7_LPC21xx/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/RVDS/ARM7_LPC21xx/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/RVDS/ARM7_LPC21xx/port.c	/^void vPortExitCritical( void )$/;"	f
xPortStartScheduler	portable/RVDS/ARM7_LPC21xx/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
SkipContextSwitch	portable/RVDS/ARM7_LPC21xx/portASM.s	/^SkipContextSwitch$/;"	l
T0IR	portable/RVDS/ARM7_LPC21xx/portASM.s	/^T0IR		EQU	0xE0004000$/;"	d
T0MATCHBIT	portable/RVDS/ARM7_LPC21xx/portASM.s	/^T0MATCHBIT	EQU	0x00000001$/;"	d
VICVECTADDR	portable/RVDS/ARM7_LPC21xx/portASM.s	/^VICVECTADDR	EQU	0xFFFFF030$/;"	d
vPortStartFirstTask	portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPortStartFirstTask$/;"	l
vPortYield	portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPortYield$/;"	l
vPortYieldProcessor	portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPortYieldProcessor$/;"	l
vPreemptiveTick	portable/RVDS/ARM7_LPC21xx/portASM.s	/^vPreemptiveTick$/;"	l
BaseType_t	portable/RVDS/ARM7_LPC21xx/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/RVDS/ARM7_LPC21xx/portmacro.h	68;"	d
StackType_t	portable/RVDS/ARM7_LPC21xx/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/RVDS/ARM7_LPC21xx/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/RVDS/ARM7_LPC21xx/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/RVDS/ARM7_LPC21xx/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
inline	portable/RVDS/ARM7_LPC21xx/portmacro.h	170;"	d
portBASE_TYPE	portable/RVDS/ARM7_LPC21xx/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/RVDS/ARM7_LPC21xx/portmacro.h	110;"	d
portCHAR	portable/RVDS/ARM7_LPC21xx/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/RVDS/ARM7_LPC21xx/portmacro.h	148;"	d
portDOUBLE	portable/RVDS/ARM7_LPC21xx/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/RVDS/ARM7_LPC21xx/portmacro.h	149;"	d
portENTER_CRITICAL	portable/RVDS/ARM7_LPC21xx/portmacro.h	165;"	d
portEXIT_CRITICAL	portable/RVDS/ARM7_LPC21xx/portmacro.h	166;"	d
portEXIT_SWITCHING_ISR	portable/RVDS/ARM7_LPC21xx/portmacro.h	124;"	d
portFLOAT	portable/RVDS/ARM7_LPC21xx/portmacro.h	86;"	d
portLONG	portable/RVDS/ARM7_LPC21xx/portmacro.h	88;"	d
portMAX_DELAY	portable/RVDS/ARM7_LPC21xx/portmacro.h	100;"	d
portMAX_DELAY	portable/RVDS/ARM7_LPC21xx/portmacro.h	103;"	d
portNOP	portable/RVDS/ARM7_LPC21xx/portmacro.h	172;"	d
portSHORT	portable/RVDS/ARM7_LPC21xx/portmacro.h	89;"	d
portSTACK_GROWTH	portable/RVDS/ARM7_LPC21xx/portmacro.h	108;"	d
portSTACK_TYPE	portable/RVDS/ARM7_LPC21xx/portmacro.h	90;"	d
portTASK_FUNCTION	portable/RVDS/ARM7_LPC21xx/portmacro.h	177;"	d
portTASK_FUNCTION_PROTO	portable/RVDS/ARM7_LPC21xx/portmacro.h	176;"	d
portTICK_PERIOD_MS	portable/RVDS/ARM7_LPC21xx/portmacro.h	109;"	d
portYIELD	portable/RVDS/ARM7_LPC21xx/portmacro.h	135;"	d
register	portable/RVDS/ARM7_LPC21xx/portmacro.h	171;"	d
FreeRTOS_Tick_Handler	portable/RVDS/ARM_CA9/port.c	/^void FreeRTOS_Tick_Handler( void )$/;"	f
configCLEAR_TICK_INTERRUPT	portable/RVDS/ARM_CA9/port.c	114;"	d	file:
portAPSR_MODE_BITS_MASK	portable/RVDS/ARM_CA9/port.c	177;"	d	file:
portAPSR_USER_MODE	portable/RVDS/ARM_CA9/port.c	181;"	d	file:
portBINARY_POINT_BITS	portable/RVDS/ARM_CA9/port.c	169;"	d	file:
portCLEAR_INTERRUPT_MASK	portable/RVDS/ARM_CA9/port.c	184;"	d	file:
portICCBPR_BINARY_POINT_OFFSET	portable/RVDS/ARM_CA9/port.c	157;"	d	file:
portICCBPR_BINARY_POINT_REGISTER	portable/RVDS/ARM_CA9/port.c	164;"	d	file:
portICCEOIR_END_OF_INTERRUPT_OFFSET	portable/RVDS/ARM_CA9/port.c	156;"	d	file:
portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS	portable/RVDS/ARM_CA9/port.c	162;"	d	file:
portICCIAR_INTERRUPT_ACKNOWLEDGE_OFFSET	portable/RVDS/ARM_CA9/port.c	155;"	d	file:
portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS	portable/RVDS/ARM_CA9/port.c	161;"	d	file:
portICCPMR_PRIORITY_MASK_OFFSET	portable/RVDS/ARM_CA9/port.c	154;"	d	file:
portICCPMR_PRIORITY_MASK_REGISTER	portable/RVDS/ARM_CA9/port.c	160;"	d	file:
portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS	portable/RVDS/ARM_CA9/port.c	163;"	d	file:
portICCRPR_RUNNING_PRIORITY_OFFSET	portable/RVDS/ARM_CA9/port.c	158;"	d	file:
portICCRPR_RUNNING_PRIORITY_REGISTER	portable/RVDS/ARM_CA9/port.c	165;"	d	file:
portINITIAL_SPSR	portable/RVDS/ARM_CA9/port.c	172;"	d	file:
portINTERRUPT_CONTROLLER_CPU_INTERFACE_ADDRESS	portable/RVDS/ARM_CA9/port.c	159;"	d	file:
portMAX_BINARY_POINT_VALUE	portable/RVDS/ARM_CA9/port.c	121;"	d	file:
portMAX_BINARY_POINT_VALUE	portable/RVDS/ARM_CA9/port.c	124;"	d	file:
portMAX_BINARY_POINT_VALUE	portable/RVDS/ARM_CA9/port.c	127;"	d	file:
portMAX_BINARY_POINT_VALUE	portable/RVDS/ARM_CA9/port.c	130;"	d	file:
portMAX_BINARY_POINT_VALUE	portable/RVDS/ARM_CA9/port.c	133;"	d	file:
portNO_CRITICAL_NESTING	portable/RVDS/ARM_CA9/port.c	140;"	d	file:
portNO_FLOATING_POINT_CONTEXT	portable/RVDS/ARM_CA9/port.c	151;"	d	file:
portPRIORITY_SHIFT	portable/RVDS/ARM_CA9/port.c	120;"	d	file:
portPRIORITY_SHIFT	portable/RVDS/ARM_CA9/port.c	123;"	d	file:
portPRIORITY_SHIFT	portable/RVDS/ARM_CA9/port.c	126;"	d	file:
portPRIORITY_SHIFT	portable/RVDS/ARM_CA9/port.c	129;"	d	file:
portPRIORITY_SHIFT	portable/RVDS/ARM_CA9/port.c	132;"	d	file:
portTHUMB_MODE_ADDRESS	portable/RVDS/ARM_CA9/port.c	174;"	d	file:
portTHUMB_MODE_BIT	portable/RVDS/ARM_CA9/port.c	173;"	d	file:
portUNMASK_VALUE	portable/RVDS/ARM_CA9/port.c	144;"	d	file:
pxPortInitialiseStack	portable/RVDS/ARM_CA9/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulAsmAPIPriorityMask	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulAsmAPIPriorityMask __attribute__( ( at( configMAX_API_CALL_INTERRUPT_PRIORITY << portPRIORITY_SHIFT ) ) );$/;"	v
ulCriticalNesting	portable/RVDS/ARM_CA9/port.c	/^volatile uint32_t ulCriticalNesting = 9999UL;$/;"	v
ulICCEOIR	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulICCEOIR __attribute__( ( at( portICCEOIR_END_OF_INTERRUPT_REGISTER_ADDRESS ) ) );$/;"	v
ulICCIAR	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulICCIAR __attribute__( ( at( portICCIAR_INTERRUPT_ACKNOWLEDGE_REGISTER_ADDRESS ) ) );$/;"	v
ulICCPMR	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulICCPMR __attribute__( ( at( portICCPMR_PRIORITY_MASK_REGISTER_ADDRESS ) ) );$/;"	v
ulPortInterruptNesting	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulPortInterruptNesting = 0UL;$/;"	v
ulPortSetInterruptMask	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulPortSetInterruptMask( void )$/;"	f
ulPortTaskHasFPUContext	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulPortTaskHasFPUContext = pdFALSE;$/;"	v
ulPortYieldRequired	portable/RVDS/ARM_CA9/port.c	/^uint32_t ulPortYieldRequired = pdFALSE;$/;"	v
vPortClearInterruptMask	portable/RVDS/ARM_CA9/port.c	/^void vPortClearInterruptMask( uint32_t ulNewMaskValue )$/;"	f
vPortEndScheduler	portable/RVDS/ARM_CA9/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/RVDS/ARM_CA9/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/RVDS/ARM_CA9/port.c	/^void vPortExitCritical( void )$/;"	f
vPortTaskUsesFPU	portable/RVDS/ARM_CA9/port.c	/^void vPortTaskUsesFPU( void )$/;"	f
vPortValidateInterruptPriority	portable/RVDS/ARM_CA9/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
xPortStartScheduler	portable/RVDS/ARM_CA9/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
FreeRTOS_IRQ_Handler	portable/RVDS/ARM_CA9/portASM.s	/^FreeRTOS_IRQ_Handler$/;"	l
FreeRTOS_SWI_Handler	portable/RVDS/ARM_CA9/portASM.s	/^FreeRTOS_SWI_Handler$/;"	l
exit_without_switch	portable/RVDS/ARM_CA9/portASM.s	/^exit_without_switch$/;"	l
switch_before_exit	portable/RVDS/ARM_CA9/portASM.s	/^switch_before_exit$/;"	l
vPortRestoreTaskContext	portable/RVDS/ARM_CA9/portASM.s	/^vPortRestoreTaskContext$/;"	l
BaseType_t	portable/RVDS/ARM_CA9/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/RVDS/ARM_CA9/portmacro.h	67;"	d
StackType_t	portable/RVDS/ARM_CA9/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CA9/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CA9/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/RVDS/ARM_CA9/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/RVDS/ARM_CA9/portmacro.h	183;"	d
portBASE_TYPE	portable/RVDS/ARM_CA9/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/RVDS/ARM_CA9/portmacro.h	109;"	d
portCHAR	portable/RVDS/ARM_CA9/portmacro.h	84;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CA9/portmacro.h	146;"	d
portDISABLE_INTERRUPTS	portable/RVDS/ARM_CA9/portmacro.h	143;"	d
portDOUBLE	portable/RVDS/ARM_CA9/portmacro.h	86;"	d
portENABLE_INTERRUPTS	portable/RVDS/ARM_CA9/portmacro.h	144;"	d
portEND_SWITCHING_ISR	portable/RVDS/ARM_CA9/portmacro.h	116;"	d
portENTER_CRITICAL	portable/RVDS/ARM_CA9/portmacro.h	141;"	d
portEXIT_CRITICAL	portable/RVDS/ARM_CA9/portmacro.h	142;"	d
portFLOAT	portable/RVDS/ARM_CA9/portmacro.h	85;"	d
portGET_HIGHEST_PRIORITY	portable/RVDS/ARM_CA9/portmacro.h	177;"	d
portLONG	portable/RVDS/ARM_CA9/portmacro.h	87;"	d
portLOWEST_INTERRUPT_PRIORITY	portable/RVDS/ARM_CA9/portmacro.h	165;"	d
portLOWEST_USABLE_INTERRUPT_PRIORITY	portable/RVDS/ARM_CA9/portmacro.h	166;"	d
portMAX_DELAY	portable/RVDS/ARM_CA9/portmacro.h	102;"	d
portMAX_DELAY	portable/RVDS/ARM_CA9/portmacro.h	99;"	d
portNOP	portable/RVDS/ARM_CA9/portmacro.h	186;"	d
portRECORD_READY_PRIORITY	portable/RVDS/ARM_CA9/portmacro.h	172;"	d
portRESET_READY_PRIORITY	portable/RVDS/ARM_CA9/portmacro.h	173;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CA9/portmacro.h	145;"	d
portSHORT	portable/RVDS/ARM_CA9/portmacro.h	88;"	d
portSTACK_GROWTH	portable/RVDS/ARM_CA9/portmacro.h	107;"	d
portSTACK_TYPE	portable/RVDS/ARM_CA9/portmacro.h	89;"	d
portTASK_FUNCTION	portable/RVDS/ARM_CA9/portmacro.h	154;"	d
portTASK_FUNCTION_PROTO	portable/RVDS/ARM_CA9/portmacro.h	153;"	d
portTASK_USES_FLOATING_POINT	portable/RVDS/ARM_CA9/portmacro.h	163;"	d
portTICK_PERIOD_MS	portable/RVDS/ARM_CA9/portmacro.h	108;"	d
portYIELD	portable/RVDS/ARM_CA9/portmacro.h	127;"	d
portYIELD_FROM_ISR	portable/RVDS/ARM_CA9/portmacro.h	126;"	d
portINITIAL_XPSR	portable/RVDS/ARM_CM0/port.c	88;"	d	file:
portMIN_INTERRUPT_PRIORITY	portable/RVDS/ARM_CM0/port.c	83;"	d	file:
portNVIC_INT_CTRL	portable/RVDS/ARM_CM0/port.c	77;"	d	file:
portNVIC_PENDSVSET	portable/RVDS/ARM_CM0/port.c	82;"	d	file:
portNVIC_PENDSV_PRI	portable/RVDS/ARM_CM0/port.c	84;"	d	file:
portNVIC_SYSPRI2	portable/RVDS/ARM_CM0/port.c	78;"	d	file:
portNVIC_SYSTICK_CLK	portable/RVDS/ARM_CM0/port.c	79;"	d	file:
portNVIC_SYSTICK_CTRL	portable/RVDS/ARM_CM0/port.c	75;"	d	file:
portNVIC_SYSTICK_ENABLE	portable/RVDS/ARM_CM0/port.c	81;"	d	file:
portNVIC_SYSTICK_INT	portable/RVDS/ARM_CM0/port.c	80;"	d	file:
portNVIC_SYSTICK_LOAD	portable/RVDS/ARM_CM0/port.c	76;"	d	file:
portNVIC_SYSTICK_PRI	portable/RVDS/ARM_CM0/port.c	85;"	d	file:
portSY_FULL_READ_WRITE	portable/RVDS/ARM_CM0/port.c	91;"	d	file:
prvPortStartFirstTask	portable/RVDS/ARM_CM0/port.c	/^__asm void prvPortStartFirstTask( void )$/;"	f
prvSetupTimerInterrupt	portable/RVDS/ARM_CM0/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f
prvTaskExitError	portable/RVDS/ARM_CM0/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/RVDS/ARM_CM0/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulSetInterruptMaskFromISR	portable/RVDS/ARM_CM0/port.c	/^__asm uint32_t ulSetInterruptMaskFromISR( void )$/;"	f
uxCriticalNesting	portable/RVDS/ARM_CM0/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vClearInterruptMaskFromISR	portable/RVDS/ARM_CM0/port.c	/^__asm void vClearInterruptMaskFromISR( uint32_t ulMask )$/;"	f
vPortEndScheduler	portable/RVDS/ARM_CM0/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/RVDS/ARM_CM0/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/RVDS/ARM_CM0/port.c	/^void vPortExitCritical( void )$/;"	f
vPortSVCHandler	portable/RVDS/ARM_CM0/port.c	/^void vPortSVCHandler( void )$/;"	f
vPortYield	portable/RVDS/ARM_CM0/port.c	/^void vPortYield( void )$/;"	f
xPortPendSVHandler	portable/RVDS/ARM_CM0/port.c	/^__asm void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/RVDS/ARM_CM0/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/RVDS/ARM_CM0/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/RVDS/ARM_CM0/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/RVDS/ARM_CM0/portmacro.h	68;"	d
StackType_t	portable/RVDS/ARM_CM0/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CM0/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CM0/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/RVDS/ARM_CM0/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/RVDS/ARM_CM0/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/RVDS/ARM_CM0/portmacro.h	109;"	d
portCHAR	portable/RVDS/ARM_CM0/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CM0/portmacro.h	129;"	d
portDISABLE_INTERRUPTS	portable/RVDS/ARM_CM0/portmacro.h	130;"	d
portDOUBLE	portable/RVDS/ARM_CM0/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/RVDS/ARM_CM0/portmacro.h	131;"	d
portEND_SWITCHING_ISR	portable/RVDS/ARM_CM0/portmacro.h	118;"	d
portENTER_CRITICAL	portable/RVDS/ARM_CM0/portmacro.h	132;"	d
portEXIT_CRITICAL	portable/RVDS/ARM_CM0/portmacro.h	133;"	d
portFLOAT	portable/RVDS/ARM_CM0/portmacro.h	86;"	d
portLONG	portable/RVDS/ARM_CM0/portmacro.h	88;"	d
portMAX_DELAY	portable/RVDS/ARM_CM0/portmacro.h	102;"	d
portMAX_DELAY	portable/RVDS/ARM_CM0/portmacro.h	99;"	d
portNOP	portable/RVDS/ARM_CM0/portmacro.h	141;"	d
portNVIC_INT_CTRL_REG	portable/RVDS/ARM_CM0/portmacro.h	115;"	d
portNVIC_PENDSVSET_BIT	portable/RVDS/ARM_CM0/portmacro.h	116;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CM0/portmacro.h	128;"	d
portSHORT	portable/RVDS/ARM_CM0/portmacro.h	89;"	d
portSTACK_GROWTH	portable/RVDS/ARM_CM0/portmacro.h	107;"	d
portSTACK_TYPE	portable/RVDS/ARM_CM0/portmacro.h	90;"	d
portTASK_FUNCTION	portable/RVDS/ARM_CM0/portmacro.h	139;"	d
portTASK_FUNCTION_PROTO	portable/RVDS/ARM_CM0/portmacro.h	138;"	d
portTICK_PERIOD_MS	portable/RVDS/ARM_CM0/portmacro.h	108;"	d
portYIELD	portable/RVDS/ARM_CM0/portmacro.h	117;"	d
portYIELD_FROM_ISR	portable/RVDS/ARM_CM0/portmacro.h	119;"	d
configKERNEL_INTERRUPT_PRIORITY	portable/RVDS/ARM_CM3/port.c	75;"	d	file:
configOVERRIDE_DEFAULT_TICK_CONFIGURATION	portable/RVDS/ARM_CM3/port.c	98;"	d	file:
configSYSTICK_CLOCK_HZ	portable/RVDS/ARM_CM3/port.c	83;"	d	file:
pcInterruptPriorityRegisters	portable/RVDS/ARM_CM3/port.c	/^	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( uint8_t * ) portNVIC_IP_REGISTERS_OFFSET_16;$/;"	v	file:
portAIRCR_REG	portable/RVDS/ARM_CM3/port.c	119;"	d	file:
portFIRST_USER_INTERRUPT_NUMBER	portable/RVDS/ARM_CM3/port.c	117;"	d	file:
portINITIAL_XPSR	portable/RVDS/ARM_CM3/port.c	127;"	d	file:
portMAX_24_BIT_NUMBER	portable/RVDS/ARM_CM3/port.c	133;"	d	file:
portMAX_8_BIT_VALUE	portable/RVDS/ARM_CM3/port.c	120;"	d	file:
portMAX_PRIGROUP_BITS	portable/RVDS/ARM_CM3/port.c	122;"	d	file:
portMISSED_COUNTS_FACTOR	portable/RVDS/ARM_CM3/port.c	138;"	d	file:
portNVIC_IP_REGISTERS_OFFSET_16	portable/RVDS/ARM_CM3/port.c	118;"	d	file:
portNVIC_PENDSVCLEAR_BIT	portable/RVDS/ARM_CM3/port.c	110;"	d	file:
portNVIC_PENDSV_PRI	portable/RVDS/ARM_CM3/port.c	113;"	d	file:
portNVIC_PEND_SYSTICK_CLEAR_BIT	portable/RVDS/ARM_CM3/port.c	111;"	d	file:
portNVIC_SYSPRI2_REG	portable/RVDS/ARM_CM3/port.c	105;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/RVDS/ARM_CM3/port.c	85;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/RVDS/ARM_CM3/port.c	89;"	d	file:
portNVIC_SYSTICK_COUNT_FLAG_BIT	portable/RVDS/ARM_CM3/port.c	109;"	d	file:
portNVIC_SYSTICK_CTRL_REG	portable/RVDS/ARM_CM3/port.c	102;"	d	file:
portNVIC_SYSTICK_CURRENT_VALUE_REG	portable/RVDS/ARM_CM3/port.c	104;"	d	file:
portNVIC_SYSTICK_ENABLE_BIT	portable/RVDS/ARM_CM3/port.c	108;"	d	file:
portNVIC_SYSTICK_INT_BIT	portable/RVDS/ARM_CM3/port.c	107;"	d	file:
portNVIC_SYSTICK_LOAD_REG	portable/RVDS/ARM_CM3/port.c	103;"	d	file:
portNVIC_SYSTICK_PRI	portable/RVDS/ARM_CM3/port.c	114;"	d	file:
portPRIGROUP_SHIFT	portable/RVDS/ARM_CM3/port.c	124;"	d	file:
portPRIORITY_GROUP_MASK	portable/RVDS/ARM_CM3/port.c	123;"	d	file:
portSY_FULL_READ_WRITE	portable/RVDS/ARM_CM3/port.c	130;"	d	file:
portTOP_BIT_OF_BYTE	portable/RVDS/ARM_CM3/port.c	121;"	d	file:
prvStartFirstTask	portable/RVDS/ARM_CM3/port.c	/^__asm void prvStartFirstTask( void )$/;"	f
prvTaskExitError	portable/RVDS/ARM_CM3/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/RVDS/ARM_CM3/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucMaxSysCallPriority	portable/RVDS/ARM_CM3/port.c	/^	 static uint8_t ucMaxSysCallPriority = 0;$/;"	v	file:
ulMaxPRIGROUPValue	portable/RVDS/ARM_CM3/port.c	/^	 static uint32_t ulMaxPRIGROUPValue = 0;$/;"	v	file:
ulPortSetInterruptMask	portable/RVDS/ARM_CM3/port.c	/^__asm uint32_t ulPortSetInterruptMask( void )$/;"	f
ulStoppedTimerCompensation	portable/RVDS/ARM_CM3/port.c	/^	static uint32_t ulStoppedTimerCompensation = 0;$/;"	v	file:
ulTimerCountsForOneTick	portable/RVDS/ARM_CM3/port.c	/^	static uint32_t ulTimerCountsForOneTick = 0;$/;"	v	file:
uxCriticalNesting	portable/RVDS/ARM_CM3/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortClearInterruptMask	portable/RVDS/ARM_CM3/port.c	/^__asm void vPortClearInterruptMask( uint32_t ulNewMask )$/;"	f
vPortEndScheduler	portable/RVDS/ARM_CM3/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/RVDS/ARM_CM3/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/RVDS/ARM_CM3/port.c	/^void vPortExitCritical( void )$/;"	f
vPortGetIPSR	portable/RVDS/ARM_CM3/port.c	/^__asm uint32_t vPortGetIPSR( void )$/;"	f
vPortSVCHandler	portable/RVDS/ARM_CM3/port.c	/^__asm void vPortSVCHandler( void )$/;"	f
vPortSetupTimerInterrupt	portable/RVDS/ARM_CM3/port.c	/^	void vPortSetupTimerInterrupt( void )$/;"	f
vPortSuppressTicksAndSleep	portable/RVDS/ARM_CM3/port.c	/^	__weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortValidateInterruptPriority	portable/RVDS/ARM_CM3/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
vPortYield	portable/RVDS/ARM_CM3/port.c	/^void vPortYield( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/RVDS/ARM_CM3/port.c	/^	static uint32_t xMaximumPossibleSuppressedTicks = 0;$/;"	v	file:
xPortPendSVHandler	portable/RVDS/ARM_CM3/port.c	/^__asm void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/RVDS/ARM_CM3/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/RVDS/ARM_CM3/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/RVDS/ARM_CM3/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/RVDS/ARM_CM3/portmacro.h	68;"	d
StackType_t	portable/RVDS/ARM_CM3/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CM3/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CM3/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/RVDS/ARM_CM3/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/RVDS/ARM_CM3/portmacro.h	170;"	d
portBASE_TYPE	portable/RVDS/ARM_CM3/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/RVDS/ARM_CM3/portmacro.h	109;"	d
portCHAR	portable/RVDS/ARM_CM3/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CM3/portmacro.h	132;"	d
portDISABLE_INTERRUPTS	portable/RVDS/ARM_CM3/portmacro.h	127;"	d
portDOUBLE	portable/RVDS/ARM_CM3/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/RVDS/ARM_CM3/portmacro.h	128;"	d
portEND_SWITCHING_ISR	portable/RVDS/ARM_CM3/portmacro.h	117;"	d
portENTER_CRITICAL	portable/RVDS/ARM_CM3/portmacro.h	129;"	d
portEXIT_CRITICAL	portable/RVDS/ARM_CM3/portmacro.h	130;"	d
portFLOAT	portable/RVDS/ARM_CM3/portmacro.h	86;"	d
portGET_HIGHEST_PRIORITY	portable/RVDS/ARM_CM3/portmacro.h	156;"	d
portLONG	portable/RVDS/ARM_CM3/portmacro.h	88;"	d
portMAX_DELAY	portable/RVDS/ARM_CM3/portmacro.h	102;"	d
portMAX_DELAY	portable/RVDS/ARM_CM3/portmacro.h	99;"	d
portNOP	portable/RVDS/ARM_CM3/portmacro.h	174;"	d
portNVIC_INT_CTRL_REG	portable/RVDS/ARM_CM3/portmacro.h	114;"	d
portNVIC_PENDSVSET_BIT	portable/RVDS/ARM_CM3/portmacro.h	115;"	d
portRECORD_READY_PRIORITY	portable/RVDS/ARM_CM3/portmacro.h	151;"	d
portRESET_READY_PRIORITY	portable/RVDS/ARM_CM3/portmacro.h	152;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CM3/portmacro.h	131;"	d
portSHORT	portable/RVDS/ARM_CM3/portmacro.h	89;"	d
portSTACK_GROWTH	portable/RVDS/ARM_CM3/portmacro.h	107;"	d
portSTACK_TYPE	portable/RVDS/ARM_CM3/portmacro.h	90;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/RVDS/ARM_CM3/portmacro.h	138;"	d
portTASK_FUNCTION	portable/RVDS/ARM_CM3/portmacro.h	165;"	d
portTASK_FUNCTION_PROTO	portable/RVDS/ARM_CM3/portmacro.h	164;"	d
portTICK_PERIOD_MS	portable/RVDS/ARM_CM3/portmacro.h	108;"	d
portYIELD	portable/RVDS/ARM_CM3/portmacro.h	116;"	d
portYIELD_FROM_ISR	portable/RVDS/ARM_CM3/portmacro.h	118;"	d
configOVERRIDE_DEFAULT_TICK_CONFIGURATION	portable/RVDS/ARM_CM4F/port.c	98;"	d	file:
configSYSTICK_CLOCK_HZ	portable/RVDS/ARM_CM4F/port.c	83;"	d	file:
pcInterruptPriorityRegisters	portable/RVDS/ARM_CM4F/port.c	/^	 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( uint8_t * ) portNVIC_IP_REGISTERS_OFFSET_16;$/;"	v	file:
portAIRCR_REG	portable/RVDS/ARM_CM4F/port.c	119;"	d	file:
portASPEN_AND_LSPEN_BITS	portable/RVDS/ARM_CM4F/port.c	128;"	d	file:
portFIRST_USER_INTERRUPT_NUMBER	portable/RVDS/ARM_CM4F/port.c	117;"	d	file:
portFPCCR	portable/RVDS/ARM_CM4F/port.c	127;"	d	file:
portINITIAL_EXEC_RETURN	portable/RVDS/ARM_CM4F/port.c	132;"	d	file:
portINITIAL_XPSR	portable/RVDS/ARM_CM4F/port.c	131;"	d	file:
portMAX_24_BIT_NUMBER	portable/RVDS/ARM_CM4F/port.c	138;"	d	file:
portMAX_8_BIT_VALUE	portable/RVDS/ARM_CM4F/port.c	120;"	d	file:
portMAX_PRIGROUP_BITS	portable/RVDS/ARM_CM4F/port.c	122;"	d	file:
portMISSED_COUNTS_FACTOR	portable/RVDS/ARM_CM4F/port.c	143;"	d	file:
portNVIC_IP_REGISTERS_OFFSET_16	portable/RVDS/ARM_CM4F/port.c	118;"	d	file:
portNVIC_PENDSVCLEAR_BIT	portable/RVDS/ARM_CM4F/port.c	110;"	d	file:
portNVIC_PENDSV_PRI	portable/RVDS/ARM_CM4F/port.c	113;"	d	file:
portNVIC_PEND_SYSTICK_CLEAR_BIT	portable/RVDS/ARM_CM4F/port.c	111;"	d	file:
portNVIC_SYSPRI2_REG	portable/RVDS/ARM_CM4F/port.c	105;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/RVDS/ARM_CM4F/port.c	85;"	d	file:
portNVIC_SYSTICK_CLK_BIT	portable/RVDS/ARM_CM4F/port.c	89;"	d	file:
portNVIC_SYSTICK_COUNT_FLAG_BIT	portable/RVDS/ARM_CM4F/port.c	109;"	d	file:
portNVIC_SYSTICK_CTRL_REG	portable/RVDS/ARM_CM4F/port.c	102;"	d	file:
portNVIC_SYSTICK_CURRENT_VALUE_REG	portable/RVDS/ARM_CM4F/port.c	104;"	d	file:
portNVIC_SYSTICK_ENABLE_BIT	portable/RVDS/ARM_CM4F/port.c	108;"	d	file:
portNVIC_SYSTICK_INT_BIT	portable/RVDS/ARM_CM4F/port.c	107;"	d	file:
portNVIC_SYSTICK_LOAD_REG	portable/RVDS/ARM_CM4F/port.c	103;"	d	file:
portNVIC_SYSTICK_PRI	portable/RVDS/ARM_CM4F/port.c	114;"	d	file:
portPRIGROUP_SHIFT	portable/RVDS/ARM_CM4F/port.c	124;"	d	file:
portPRIORITY_GROUP_MASK	portable/RVDS/ARM_CM4F/port.c	123;"	d	file:
portSY_FULL_READ_WRITE	portable/RVDS/ARM_CM4F/port.c	135;"	d	file:
portTOP_BIT_OF_BYTE	portable/RVDS/ARM_CM4F/port.c	121;"	d	file:
prvEnableVFP	portable/RVDS/ARM_CM4F/port.c	/^__asm void prvEnableVFP( void )$/;"	f
prvStartFirstTask	portable/RVDS/ARM_CM4F/port.c	/^__asm void prvStartFirstTask( void )$/;"	f
prvTaskExitError	portable/RVDS/ARM_CM4F/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/RVDS/ARM_CM4F/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucMaxSysCallPriority	portable/RVDS/ARM_CM4F/port.c	/^	 static uint8_t ucMaxSysCallPriority = 0;$/;"	v	file:
ulMaxPRIGROUPValue	portable/RVDS/ARM_CM4F/port.c	/^	 static uint32_t ulMaxPRIGROUPValue = 0;$/;"	v	file:
ulPortSetInterruptMask	portable/RVDS/ARM_CM4F/port.c	/^__asm uint32_t ulPortSetInterruptMask( void )$/;"	f
ulStoppedTimerCompensation	portable/RVDS/ARM_CM4F/port.c	/^	static uint32_t ulStoppedTimerCompensation = 0;$/;"	v	file:
ulTimerCountsForOneTick	portable/RVDS/ARM_CM4F/port.c	/^	static uint32_t ulTimerCountsForOneTick = 0;$/;"	v	file:
uxCriticalNesting	portable/RVDS/ARM_CM4F/port.c	/^static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;$/;"	v	file:
vPortClearInterruptMask	portable/RVDS/ARM_CM4F/port.c	/^__asm void vPortClearInterruptMask( uint32_t ulNewMask )$/;"	f
vPortEndScheduler	portable/RVDS/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/RVDS/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/RVDS/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f
vPortGetIPSR	portable/RVDS/ARM_CM4F/port.c	/^__asm uint32_t vPortGetIPSR( void )$/;"	f
vPortSVCHandler	portable/RVDS/ARM_CM4F/port.c	/^__asm void vPortSVCHandler( void )$/;"	f
vPortSetupTimerInterrupt	portable/RVDS/ARM_CM4F/port.c	/^	void vPortSetupTimerInterrupt( void )$/;"	f
vPortSuppressTicksAndSleep	portable/RVDS/ARM_CM4F/port.c	/^	__weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vPortValidateInterruptPriority	portable/RVDS/ARM_CM4F/port.c	/^	void vPortValidateInterruptPriority( void )$/;"	f
vPortYield	portable/RVDS/ARM_CM4F/port.c	/^void vPortYield( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/RVDS/ARM_CM4F/port.c	/^	static uint32_t xMaximumPossibleSuppressedTicks = 0;$/;"	v	file:
xPortPendSVHandler	portable/RVDS/ARM_CM4F/port.c	/^__asm void xPortPendSVHandler( void )$/;"	f
xPortStartScheduler	portable/RVDS/ARM_CM4F/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortSysTickHandler	portable/RVDS/ARM_CM4F/port.c	/^void xPortSysTickHandler( void )$/;"	f
BaseType_t	portable/RVDS/ARM_CM4F/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/RVDS/ARM_CM4F/portmacro.h	68;"	d
StackType_t	portable/RVDS/ARM_CM4F/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CM4F/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/RVDS/ARM_CM4F/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/RVDS/ARM_CM4F/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/RVDS/ARM_CM4F/portmacro.h	171;"	d
portBASE_TYPE	portable/RVDS/ARM_CM4F/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/RVDS/ARM_CM4F/portmacro.h	109;"	d
portCHAR	portable/RVDS/ARM_CM4F/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CM4F/portmacro.h	132;"	d
portDISABLE_INTERRUPTS	portable/RVDS/ARM_CM4F/portmacro.h	127;"	d
portDOUBLE	portable/RVDS/ARM_CM4F/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/RVDS/ARM_CM4F/portmacro.h	128;"	d
portEND_SWITCHING_ISR	portable/RVDS/ARM_CM4F/portmacro.h	117;"	d
portENTER_CRITICAL	portable/RVDS/ARM_CM4F/portmacro.h	129;"	d
portEXIT_CRITICAL	portable/RVDS/ARM_CM4F/portmacro.h	130;"	d
portFLOAT	portable/RVDS/ARM_CM4F/portmacro.h	86;"	d
portGET_HIGHEST_PRIORITY	portable/RVDS/ARM_CM4F/portmacro.h	157;"	d
portLONG	portable/RVDS/ARM_CM4F/portmacro.h	88;"	d
portMAX_DELAY	portable/RVDS/ARM_CM4F/portmacro.h	102;"	d
portMAX_DELAY	portable/RVDS/ARM_CM4F/portmacro.h	99;"	d
portNOP	portable/RVDS/ARM_CM4F/portmacro.h	175;"	d
portNVIC_INT_CTRL_REG	portable/RVDS/ARM_CM4F/portmacro.h	114;"	d
portNVIC_PENDSVSET_BIT	portable/RVDS/ARM_CM4F/portmacro.h	115;"	d
portRECORD_READY_PRIORITY	portable/RVDS/ARM_CM4F/portmacro.h	152;"	d
portRESET_READY_PRIORITY	portable/RVDS/ARM_CM4F/portmacro.h	153;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/RVDS/ARM_CM4F/portmacro.h	131;"	d
portSHORT	portable/RVDS/ARM_CM4F/portmacro.h	89;"	d
portSTACK_GROWTH	portable/RVDS/ARM_CM4F/portmacro.h	107;"	d
portSTACK_TYPE	portable/RVDS/ARM_CM4F/portmacro.h	90;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/RVDS/ARM_CM4F/portmacro.h	139;"	d
portTASK_FUNCTION	portable/RVDS/ARM_CM4F/portmacro.h	166;"	d
portTASK_FUNCTION_PROTO	portable/RVDS/ARM_CM4F/portmacro.h	165;"	d
portTICK_PERIOD_MS	portable/RVDS/ARM_CM4F/portmacro.h	108;"	d
portYIELD	portable/RVDS/ARM_CM4F/portmacro.h	116;"	d
portYIELD_FROM_ISR	portable/RVDS/ARM_CM4F/portmacro.h	118;"	d
configSETUP_TICK_INTERRUPT	portable/Renesas/RX100/port.c	151;"	d	file:
p_vSoftwareInterruptEntry	portable/Renesas/RX100/port.c	/^const BaseType_t * p_vSoftwareInterruptEntry = &vSoftwareInterruptEntry;$/;"	v
portCLOCK_DIVISOR	portable/Renesas/RX100/port.c	101;"	d	file:
portCLOCK_DIVISOR	portable/Renesas/RX100/port.c	93;"	d	file:
portCLOCK_DIVISOR	portable/Renesas/RX100/port.c	95;"	d	file:
portCLOCK_DIVISOR	portable/Renesas/RX100/port.c	97;"	d	file:
portCLOCK_DIVISOR	portable/Renesas/RX100/port.c	99;"	d	file:
portINITIAL_PSW	portable/Renesas/RX100/port.c	87;"	d	file:
portLOCK_KEY	portable/Renesas/RX100/port.c	108;"	d	file:
portUNLOCK_KEY	portable/Renesas/RX100/port.c	107;"	d	file:
prvSetupTimerInterrupt	portable/Renesas/RX100/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
prvSleep	portable/Renesas/RX100/port.c	/^	static void prvSleep( TickType_t xExpectedIdleTime )$/;"	f	file:
prvStartFirstTask	portable/Renesas/RX100/port.c	/^static void prvStartFirstTask( void )$/;"	f	file:
prvTickISR	portable/Renesas/RX100/port.c	/^void prvTickISR( void )$/;"	f
prvYieldHandler	portable/Renesas/RX100/port.c	/^static void prvYieldHandler( void )$/;"	f	file:
pxPortInitialiseStack	portable/Renesas/RX100/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulMatchValueForOneTick	portable/Renesas/RX100/port.c	/^static const uint32_t ulMatchValueForOneTick = ( ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) \/ configTICK_RATE_HZ );$/;"	v	file:
ulStoppedTimerCompensation	portable/Renesas/RX100/port.c	/^	static const uint32_t ulStoppedTimerCompensation = 100UL \/ ( configCPU_CLOCK_HZ \/ ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) );$/;"	v	file:
ulTickFlag	portable/Renesas/RX100/port.c	/^	static volatile uint32_t ulTickFlag = pdFALSE;$/;"	v	file:
vPortEndScheduler	portable/Renesas/RX100/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortSuppressTicksAndSleep	portable/Renesas/RX100/port.c	/^	void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )$/;"	f
vSoftwareInterruptISR	portable/Renesas/RX100/port.c	/^void vSoftwareInterruptISR( void )$/;"	f
xMaximumPossibleSuppressedTicks	portable/Renesas/RX100/port.c	/^	static const TickType_t xMaximumPossibleSuppressedTicks = USHRT_MAX \/ ( ( configPERIPHERAL_CLOCK_HZ \/ portCLOCK_DIVISOR ) \/ configTICK_RATE_HZ );$/;"	v	file:
xPortStartScheduler	portable/Renesas/RX100/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/Renesas/RX100/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/Renesas/RX100/portmacro.h	68;"	d
StackType_t	portable/Renesas/RX100/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Renesas/RX100/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Renesas/RX100/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Renesas/RX100/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/Renesas/RX100/portmacro.h	145;"	d
portBASE_TYPE	portable/Renesas/RX100/portmacro.h	95;"	d
portBYTE_ALIGNMENT	portable/Renesas/RX100/portmacro.h	111;"	d
portCHAR	portable/Renesas/RX100/portmacro.h	89;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/Renesas/RX100/portmacro.h	162;"	d
portCRITICAL_NESTING_IN_TCB	portable/Renesas/RX100/portmacro.h	152;"	d
portDISABLE_INTERRUPTS	portable/Renesas/RX100/portmacro.h	146;"	d
portDISABLE_INTERRUPTS	portable/Renesas/RX100/portmacro.h	148;"	d
portDOUBLE	portable/Renesas/RX100/portmacro.h	91;"	d
portENABLE_INTERRUPTS	portable/Renesas/RX100/portmacro.h	143;"	d
portENTER_CRITICAL	portable/Renesas/RX100/portmacro.h	157;"	d
portEXIT_CRITICAL	portable/Renesas/RX100/portmacro.h	158;"	d
portFLOAT	portable/Renesas/RX100/portmacro.h	90;"	d
portLONG	portable/Renesas/RX100/portmacro.h	92;"	d
portMAX_DELAY	portable/Renesas/RX100/portmacro.h	103;"	d
portMAX_DELAY	portable/Renesas/RX100/portmacro.h	106;"	d
portNOP	portable/Renesas/RX100/portmacro.h	114;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/Renesas/RX100/portmacro.h	161;"	d
portSHORT	portable/Renesas/RX100/portmacro.h	93;"	d
portSTACK_GROWTH	portable/Renesas/RX100/portmacro.h	112;"	d
portSTACK_TYPE	portable/Renesas/RX100/portmacro.h	94;"	d
portSUPPRESS_TICKS_AND_SLEEP	portable/Renesas/RX100/portmacro.h	170;"	d
portTASK_FUNCTION	portable/Renesas/RX100/portmacro.h	178;"	d
portTASK_FUNCTION_PROTO	portable/Renesas/RX100/portmacro.h	177;"	d
portTICK_PERIOD_MS	portable/Renesas/RX100/portmacro.h	113;"	d
portYIELD	portable/Renesas/RX100/portmacro.h	131;"	d
portYIELD_FROM_ISR	portable/Renesas/RX100/portmacro.h	132;"	d
vPortYield	portable/Renesas/RX100/portmacro.h	/^static void vPortYield( void )$/;"	f
p_vSoftwareInterruptEntry	portable/Renesas/RX200/port.c	/^const BaseType_t * p_vSoftwareInterruptEntry = &vSoftwareInterruptEntry;$/;"	v
portINITIAL_PSW	portable/Renesas/RX200/port.c	84;"	d	file:
prvStartFirstTask	portable/Renesas/RX200/port.c	/^static void prvStartFirstTask( void )$/;"	f	file:
prvYieldHandler	portable/Renesas/RX200/port.c	/^static void prvYieldHandler( void )$/;"	f	file:
pxPortInitialiseStack	portable/Renesas/RX200/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Renesas/RX200/port.c	/^void vPortEndScheduler( void )$/;"	f
vSoftwareInterruptISR	portable/Renesas/RX200/port.c	/^void vSoftwareInterruptISR( void )$/;"	f
vTickISR	portable/Renesas/RX200/port.c	/^void vTickISR( void )$/;"	f
xPortStartScheduler	portable/Renesas/RX200/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/Renesas/RX200/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/Renesas/RX200/portmacro.h	68;"	d
StackType_t	portable/Renesas/RX200/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Renesas/RX200/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Renesas/RX200/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Renesas/RX200/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/Renesas/RX200/portmacro.h	145;"	d
portBASE_TYPE	portable/Renesas/RX200/portmacro.h	95;"	d
portBYTE_ALIGNMENT	portable/Renesas/RX200/portmacro.h	111;"	d
portCHAR	portable/Renesas/RX200/portmacro.h	89;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/Renesas/RX200/portmacro.h	162;"	d
portCRITICAL_NESTING_IN_TCB	portable/Renesas/RX200/portmacro.h	152;"	d
portDISABLE_INTERRUPTS	portable/Renesas/RX200/portmacro.h	146;"	d
portDISABLE_INTERRUPTS	portable/Renesas/RX200/portmacro.h	148;"	d
portDOUBLE	portable/Renesas/RX200/portmacro.h	91;"	d
portENABLE_INTERRUPTS	portable/Renesas/RX200/portmacro.h	143;"	d
portENTER_CRITICAL	portable/Renesas/RX200/portmacro.h	157;"	d
portEXIT_CRITICAL	portable/Renesas/RX200/portmacro.h	158;"	d
portFLOAT	portable/Renesas/RX200/portmacro.h	90;"	d
portLONG	portable/Renesas/RX200/portmacro.h	92;"	d
portMAX_DELAY	portable/Renesas/RX200/portmacro.h	103;"	d
portMAX_DELAY	portable/Renesas/RX200/portmacro.h	106;"	d
portNOP	portable/Renesas/RX200/portmacro.h	114;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/Renesas/RX200/portmacro.h	161;"	d
portSHORT	portable/Renesas/RX200/portmacro.h	93;"	d
portSTACK_GROWTH	portable/Renesas/RX200/portmacro.h	112;"	d
portSTACK_TYPE	portable/Renesas/RX200/portmacro.h	94;"	d
portTASK_FUNCTION	portable/Renesas/RX200/portmacro.h	168;"	d
portTASK_FUNCTION_PROTO	portable/Renesas/RX200/portmacro.h	167;"	d
portTICK_PERIOD_MS	portable/Renesas/RX200/portmacro.h	113;"	d
portYIELD	portable/Renesas/RX200/portmacro.h	131;"	d
portYIELD_FROM_ISR	portable/Renesas/RX200/portmacro.h	132;"	d
vPortYield	portable/Renesas/RX200/portmacro.h	/^static void vPortYield( void )$/;"	f
p_vSoftwareInterruptEntry	portable/Renesas/RX600/port.c	/^const BaseType_t * p_vSoftwareInterruptEntry = &vSoftwareInterruptEntry;$/;"	v
portINITIAL_FPSW	portable/Renesas/RX600/port.c	85;"	d	file:
portINITIAL_PSW	portable/Renesas/RX600/port.c	84;"	d	file:
prvStartFirstTask	portable/Renesas/RX600/port.c	/^static void prvStartFirstTask( void )$/;"	f	file:
prvYieldHandler	portable/Renesas/RX600/port.c	/^static void prvYieldHandler( void )$/;"	f	file:
pxPortInitialiseStack	portable/Renesas/RX600/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Renesas/RX600/port.c	/^void vPortEndScheduler( void )$/;"	f
vSoftwareInterruptISR	portable/Renesas/RX600/port.c	/^void vSoftwareInterruptISR( void )$/;"	f
vTickISR	portable/Renesas/RX600/port.c	/^void vTickISR( void )$/;"	f
xPortStartScheduler	portable/Renesas/RX600/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/Renesas/RX600/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/Renesas/RX600/portmacro.h	68;"	d
StackType_t	portable/Renesas/RX600/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Renesas/RX600/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Renesas/RX600/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Renesas/RX600/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portASSERT_IF_INTERRUPT_PRIORITY_INVALID	portable/Renesas/RX600/portmacro.h	146;"	d
portBASE_TYPE	portable/Renesas/RX600/portmacro.h	95;"	d
portBYTE_ALIGNMENT	portable/Renesas/RX600/portmacro.h	111;"	d
portCHAR	portable/Renesas/RX600/portmacro.h	89;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/Renesas/RX600/portmacro.h	163;"	d
portCRITICAL_NESTING_IN_TCB	portable/Renesas/RX600/portmacro.h	153;"	d
portDISABLE_INTERRUPTS	portable/Renesas/RX600/portmacro.h	147;"	d
portDISABLE_INTERRUPTS	portable/Renesas/RX600/portmacro.h	149;"	d
portDOUBLE	portable/Renesas/RX600/portmacro.h	91;"	d
portENABLE_INTERRUPTS	portable/Renesas/RX600/portmacro.h	144;"	d
portENTER_CRITICAL	portable/Renesas/RX600/portmacro.h	158;"	d
portEXIT_CRITICAL	portable/Renesas/RX600/portmacro.h	159;"	d
portFLOAT	portable/Renesas/RX600/portmacro.h	90;"	d
portLONG	portable/Renesas/RX600/portmacro.h	92;"	d
portMAX_DELAY	portable/Renesas/RX600/portmacro.h	103;"	d
portMAX_DELAY	portable/Renesas/RX600/portmacro.h	106;"	d
portNOP	portable/Renesas/RX600/portmacro.h	114;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/Renesas/RX600/portmacro.h	162;"	d
portSHORT	portable/Renesas/RX600/portmacro.h	93;"	d
portSTACK_GROWTH	portable/Renesas/RX600/portmacro.h	112;"	d
portSTACK_TYPE	portable/Renesas/RX600/portmacro.h	94;"	d
portTASK_FUNCTION	portable/Renesas/RX600/portmacro.h	169;"	d
portTASK_FUNCTION_PROTO	portable/Renesas/RX600/portmacro.h	168;"	d
portTICK_PERIOD_MS	portable/Renesas/RX600/portmacro.h	113;"	d
portYIELD	portable/Renesas/RX600/portmacro.h	132;"	d
portYIELD_FROM_ISR	portable/Renesas/RX600/portmacro.h	133;"	d
vPortYield	portable/Renesas/RX600/portmacro.h	/^static void vPortYield( void )$/;"	f
portFLOP_REGISTERS_TO_STORE	portable/Renesas/SH2A_FPU/port.c	87;"	d	file:
portFLOP_STORAGE_SIZE	portable/Renesas/SH2A_FPU/port.c	88;"	d	file:
portINITIAL_SR	portable/Renesas/SH2A_FPU/port.c	81;"	d	file:
pxPortInitialiseStack	portable/Renesas/SH2A_FPU/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Renesas/SH2A_FPU/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/Renesas/SH2A_FPU/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/Renesas/SH2A_FPU/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
xPortUsesFloatingPoint	portable/Renesas/SH2A_FPU/port.c	/^BaseType_t xPortUsesFloatingPoint( TaskHandle_t xTask )$/;"	f
BaseType_t	portable/Renesas/SH2A_FPU/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/Renesas/SH2A_FPU/portmacro.h	68;"	d
StackType_t	portable/Renesas/SH2A_FPU/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Renesas/SH2A_FPU/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Renesas/SH2A_FPU/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Renesas/SH2A_FPU/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/Renesas/SH2A_FPU/portmacro.h	94;"	d
portBYTE_ALIGNMENT	portable/Renesas/SH2A_FPU/portmacro.h	110;"	d
portCHAR	portable/Renesas/SH2A_FPU/portmacro.h	88;"	d
portCRITICAL_NESTING_IN_TCB	portable/Renesas/SH2A_FPU/portmacro.h	154;"	d
portDISABLE_INTERRUPTS	portable/Renesas/SH2A_FPU/portmacro.h	151;"	d
portDOUBLE	portable/Renesas/SH2A_FPU/portmacro.h	90;"	d
portENABLE_INTERRUPTS	portable/Renesas/SH2A_FPU/portmacro.h	150;"	d
portENTER_CRITICAL	portable/Renesas/SH2A_FPU/portmacro.h	159;"	d
portEXIT_CRITICAL	portable/Renesas/SH2A_FPU/portmacro.h	160;"	d
portFLOAT	portable/Renesas/SH2A_FPU/portmacro.h	89;"	d
portKERNEL_INTERRUPT_PRIORITY	portable/Renesas/SH2A_FPU/portmacro.h	116;"	d
portLONG	portable/Renesas/SH2A_FPU/portmacro.h	91;"	d
portMAX_DELAY	portable/Renesas/SH2A_FPU/portmacro.h	102;"	d
portMAX_DELAY	portable/Renesas/SH2A_FPU/portmacro.h	105;"	d
portNOP	portable/Renesas/SH2A_FPU/portmacro.h	113;"	d
portSHORT	portable/Renesas/SH2A_FPU/portmacro.h	92;"	d
portSTACK_GROWTH	portable/Renesas/SH2A_FPU/portmacro.h	111;"	d
portSTACK_TYPE	portable/Renesas/SH2A_FPU/portmacro.h	93;"	d
portSTART_SCHEDULER_TRAP_NO	portable/Renesas/SH2A_FPU/portmacro.h	114;"	d
portTASK_FUNCTION	portable/Renesas/SH2A_FPU/portmacro.h	166;"	d
portTASK_FUNCTION_PROTO	portable/Renesas/SH2A_FPU/portmacro.h	165;"	d
portTICK_PERIOD_MS	portable/Renesas/SH2A_FPU/portmacro.h	112;"	d
portYIELD	portable/Renesas/SH2A_FPU/portmacro.h	119;"	d
portYIELD_FROM_ISR	portable/Renesas/SH2A_FPU/portmacro.h	122;"	d
portYIELD_TRAP_NO	portable/Renesas/SH2A_FPU/portmacro.h	115;"	d
traceTASK_SWITCHED_IN	portable/Renesas/SH2A_FPU/portmacro.h	144;"	d
traceTASK_SWITCHED_OUT	portable/Renesas/SH2A_FPU/portmacro.h	143;"	d
TCB_t	portable/Rowley/MSP430F449/port.c	/^typedef void TCB_t;$/;"	t	file:
portACLK_FREQUENCY_HZ	portable/Rowley/MSP430F449/port.c	76;"	d	file:
portFLAGS_INT_ENABLED	portable/Rowley/MSP430F449/port.c	78;"	d	file:
portINITIAL_CRITICAL_NESTING	portable/Rowley/MSP430F449/port.c	77;"	d	file:
prvSetupTimerInterrupt	portable/Rowley/MSP430F449/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f
pxPortInitialiseStack	portable/Rowley/MSP430F449/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
usCriticalNesting	portable/Rowley/MSP430F449/port.c	/^volatile uint16_t usCriticalNesting = portINITIAL_CRITICAL_NESTING;$/;"	v
vPortEndScheduler	portable/Rowley/MSP430F449/port.c	/^void vPortEndScheduler( void )$/;"	f
PORT_ASM_H	portable/Rowley/MSP430F449/portasm.h	67;"	d
_SkipContextSwitch	portable/Rowley/MSP430F449/portext.asm	/^_SkipContextSwitch:		$/;"	l
_vTickISR	portable/Rowley/MSP430F449/portext.asm	/^_vTickISR:$/;"	l
BaseType_t	portable/Rowley/MSP430F449/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/Rowley/MSP430F449/portmacro.h	67;"	d
StackType_t	portable/Rowley/MSP430F449/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Rowley/MSP430F449/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Rowley/MSP430F449/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Rowley/MSP430F449/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/Rowley/MSP430F449/portmacro.h	86;"	d
portBYTE_ALIGNMENT	portable/Rowley/MSP430F449/portmacro.h	152;"	d
portCHAR	portable/Rowley/MSP430F449/portmacro.h	80;"	d
portDISABLE_INTERRUPTS	portable/Rowley/MSP430F449/portmacro.h	104;"	d
portDOUBLE	portable/Rowley/MSP430F449/portmacro.h	82;"	d
portENABLE_INTERRUPTS	portable/Rowley/MSP430F449/portmacro.h	105;"	d
portENTER_CRITICAL	portable/Rowley/MSP430F449/portmacro.h	111;"	d
portEXIT_CRITICAL	portable/Rowley/MSP430F449/portmacro.h	123;"	d
portFLOAT	portable/Rowley/MSP430F449/portmacro.h	81;"	d
portLONG	portable/Rowley/MSP430F449/portmacro.h	83;"	d
portMAX_DELAY	portable/Rowley/MSP430F449/portmacro.h	95;"	d
portMAX_DELAY	portable/Rowley/MSP430F449/portmacro.h	98;"	d
portNOP	portable/Rowley/MSP430F449/portmacro.h	155;"	d
portNO_CRITICAL_SECTION_NESTING	portable/Rowley/MSP430F449/portmacro.h	109;"	d
portSHORT	portable/Rowley/MSP430F449/portmacro.h	84;"	d
portSTACK_GROWTH	portable/Rowley/MSP430F449/portmacro.h	153;"	d
portSTACK_TYPE	portable/Rowley/MSP430F449/portmacro.h	85;"	d
portTASK_FUNCTION	portable/Rowley/MSP430F449/portmacro.h	160;"	d
portTASK_FUNCTION_PROTO	portable/Rowley/MSP430F449/portmacro.h	159;"	d
portTICK_PERIOD_MS	portable/Rowley/MSP430F449/portmacro.h	154;"	d
portYIELD	portable/Rowley/MSP430F449/portmacro.h	148;"	d
portYIELD_FROM_ISR	portable/Rowley/MSP430F449/portmacro.h	165;"	d
TCB_t	portable/SDCC/Cygnal/port.c	/^typedef void TCB_t;$/;"	t	file:
portCLEAR_INTERRUPT_FLAG	portable/SDCC/Cygnal/port.c	90;"	d	file:
portCLOCK_DIVISOR	portable/SDCC/Cygnal/port.c	78;"	d	file:
portCOPY_STACK_TO_XRAM	portable/SDCC/Cygnal/port.c	121;"	d	file:
portCOPY_XRAM_TO_STACK	portable/SDCC/Cygnal/port.c	155;"	d	file:
portENABLE_TIMER	portable/SDCC/Cygnal/port.c	80;"	d	file:
portGLOBAL_INTERRUPT_BIT	portable/SDCC/Cygnal/port.c	84;"	d	file:
portINITIAL_PSW	portable/SDCC/Cygnal/port.c	87;"	d	file:
portMAX_TIMER_VALUE	portable/SDCC/Cygnal/port.c	79;"	d	file:
portRESTORE_CONTEXT	portable/SDCC/Cygnal/port.c	217;"	d	file:
portSAVE_CONTEXT	portable/SDCC/Cygnal/port.c	184;"	d	file:
portTIMER_2_INTERRUPT_ENABLE	portable/SDCC/Cygnal/port.c	81;"	d	file:
prvSetupTimerInterrupt	portable/SDCC/Cygnal/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/SDCC/Cygnal/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
pxRAMStack	portable/SDCC/Cygnal/port.c	/^data static StackType_t * data pxRAMStack;$/;"	v	file:
pxXRAMStack	portable/SDCC/Cygnal/port.c	/^xdata static StackType_t * data pxXRAMStack;$/;"	v	file:
ucStackBytes	portable/SDCC/Cygnal/port.c	/^data static uint8_t ucStackBytes;$/;"	v	file:
vPortEndScheduler	portable/SDCC/Cygnal/port.c	/^void vPortEndScheduler( void )$/;"	f
xPortStartScheduler	portable/SDCC/Cygnal/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/SDCC/Cygnal/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/SDCC/Cygnal/portmacro.h	67;"	d
StackType_t	portable/SDCC/Cygnal/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/SDCC/Cygnal/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/SDCC/Cygnal/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/SDCC/Cygnal/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
_naked	portable/SDCC/Cygnal/portmacro.h	/^	void vTimer2ISR( void ) interrupt 5 _naked;$/;"	v
portBASE_TYPE	portable/SDCC/Cygnal/portmacro.h	95;"	d
portBYTE_ALIGNMENT	portable/SDCC/Cygnal/portmacro.h	131;"	d
portCHAR	portable/SDCC/Cygnal/portmacro.h	89;"	d
portDISABLE_INTERRUPTS	portable/SDCC/Cygnal/portmacro.h	126;"	d
portDOUBLE	portable/SDCC/Cygnal/portmacro.h	91;"	d
portENABLE_INTERRUPTS	portable/SDCC/Cygnal/portmacro.h	127;"	d
portENTER_CRITICAL	portable/SDCC/Cygnal/portmacro.h	111;"	d
portEXIT_CRITICAL	portable/SDCC/Cygnal/portmacro.h	117;"	d
portFLOAT	portable/SDCC/Cygnal/portmacro.h	90;"	d
portLONG	portable/SDCC/Cygnal/portmacro.h	92;"	d
portMAX_DELAY	portable/SDCC/Cygnal/portmacro.h	103;"	d
portMAX_DELAY	portable/SDCC/Cygnal/portmacro.h	106;"	d
portNOP	portable/SDCC/Cygnal/portmacro.h	141;"	d
portSHORT	portable/SDCC/Cygnal/portmacro.h	93;"	d
portSTACK_GROWTH	portable/SDCC/Cygnal/portmacro.h	132;"	d
portSTACK_TYPE	portable/SDCC/Cygnal/portmacro.h	94;"	d
portTASK_FUNCTION	portable/SDCC/Cygnal/portmacro.h	149;"	d
portTASK_FUNCTION_PROTO	portable/SDCC/Cygnal/portmacro.h	148;"	d
portTICK_PERIOD_MS	portable/SDCC/Cygnal/portmacro.h	133;"	d
portYIELD	portable/SDCC/Cygnal/portmacro.h	138;"	d
ROUNDUP	portable/Softune/MB91460/__STD_LIB_sbrk.c	7;"	d	file:
_heep	portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	static  _heep_t      _heep[ROUNDUP(configTOTAL_HEAP_SIZE)\/sizeof(_heep_t)];$/;"	v	file:
_heep_size	portable/Softune/MB91460/__STD_LIB_sbrk.c	9;"	d	file:
_heep_t	portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	typedef int          _heep_t;$/;"	t	file:
brk_siz	portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	static  long         brk_siz  =  0;$/;"	v	file:
sbrk	portable/Softune/MB91460/__STD_LIB_sbrk.c	/^	extern  char  *sbrk(int  size)$/;"	f
MDH	portable/Softune/MB91460/port.c	/^	 LD @R15+, MDH								;Restore MDH$/;"	v
MDL	portable/Softune/MB91460/port.c	/^	 LD @R15+, MDL								;Restore MDL$/;"	v
MDL	portable/Softune/MB91460/port.c	/^	 ST MDL, @-R15								;Store MDL$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 LD @R0, R0									;Get the pxCurrentTCB->pxTopOfStack address$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 LD @R0, R15								;Restore USP from pxCurrentTCB->pxTopOfStack$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 LD @R15+,R0								;Store PC to R0 $/;"	v
R0	portable/Softune/MB91460/port.c	/^	 LD @R15+,R0								;Store PC to R0$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 LD @R15+,R0								;Store PS to R0$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 LDI #_pxCurrentTCB, R0						;Get pxCurrentTCB address$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PC to User stack$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PC to system stack$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PS to User stack$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 ST R0,@-R15								;Store PS to system stack$/;"	v
R0	portable/Softune/MB91460/port.c	/^	 ST R15,@R0									;Store USP to pxCurrentTCB->pxTopOfStack$/;"	v
R0	portable/Softune/MB91460/port.c	/^	AND R1,@R0								;Clear RLT0 interrupt flag$/;"	v
R0	portable/Softune/MB91460/port.c	/^	BANDL #0x0E, @R0						;Clear Delayed interrupt flag$/;"	v
R1	portable/Softune/MB91460/port.c	/^	AND R1,@R0								;Clear RLT0 interrupt flag$/;"	v
R12	portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v
R12	portable/Softune/MB91460/port.c	/^	CALL32	 _xTaskIncrementTick,R12		;Increment Tick$/;"	v
R15	portable/Softune/MB91460/port.c	/^	 LD @R0, R15								;Restore USP from pxCurrentTCB->pxTopOfStack$/;"	v
R15	portable/Softune/MB91460/port.c	/^	 LD @R15+, MDH								;Restore MDH$/;"	v
R15	portable/Softune/MB91460/port.c	/^	 LD @R15+, MDL								;Restore MDL$/;"	v
R15	portable/Softune/MB91460/port.c	/^	 LD @R15+,R0								;Store PC to R0 $/;"	v
R15	portable/Softune/MB91460/port.c	/^	 LD @R15+,R0								;Store PC to R0$/;"	v
R15	portable/Softune/MB91460/port.c	/^	 LD @R15+,R0								;Store PS to R0$/;"	v
RP	portable/Softune/MB91460/port.c	/^	 LD @R15+, RP								;Restore RP$/;"	v
RP	portable/Softune/MB91460/port.c	/^	 ST RP,@-R15								;Store RP$/;"	v
RestoreContext	portable/Softune/MB91460/port.c	/^	RestoreContext							;Restore context$/;"	v
SaveContext	portable/Softune/MB91460/port.c	/^	SaveContext								;Save context$/;"	v
TCB_t	portable/Softune/MB91460/port.c	/^typedef void TCB_t;$/;"	t	file:
_pxCurrentTCB	portable/Softune/MB91460/port.c	/^	 LDI #_pxCurrentTCB, R0						;Get pxCurrentTCB address$/;"	v
_tmcsr0	portable/Softune/MB91460/port.c	/^	LDI #_tmcsr0, R0$/;"	v
_vTaskSwitchContext	portable/Softune/MB91460/port.c	/^	CALL32	 _vTaskSwitchContext,R12		;Switch context if required$/;"	v
_xTaskIncrementTick	portable/Softune/MB91460/port.c	/^	CALL32	 _xTaskIncrementTick,R12		;Increment Tick$/;"	v
prvSetupTimerInterrupt	portable/Softune/MB91460/port.c	/^static void prvSetupTimerInterrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/Softune/MB91460/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Softune/MB91460/port.c	/^void vPortEndScheduler( void )$/;"	f
x0E	portable/Softune/MB91460/port.c	/^	BANDL #0x0E, @R0						;Clear Delayed interrupt flag$/;"	v
x10	portable/Softune/MB91460/port.c	/^	ORCCR #0x10								;Re-enable Interrupts$/;"	v
x20	portable/Softune/MB91460/port.c	/^	 ORCCR #0x20								;Switch back to retrieve the remaining context$/;"	v
x20	portable/Softune/MB91460/port.c	/^	 ORCCR #0x20								;Switch to user stack$/;"	v
xDF	portable/Softune/MB91460/port.c	/^	 ANDCCR #0xDF								;Switch back to system stack for the rest of tick ISR$/;"	v
xDF	portable/Softune/MB91460/port.c	/^	 ANDCCR #0xDF								;Switch back to system stack$/;"	v
xDF	portable/Softune/MB91460/port.c	/^	 ANDCCR #0xDF								;Switch to system stack$/;"	v
xEF	portable/Softune/MB91460/port.c	/^	ANDCCR #0xEF							;Disable Interrupts$/;"	v
xPortStartScheduler	portable/Softune/MB91460/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/Softune/MB91460/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/Softune/MB91460/portmacro.h	67;"	d
StackType_t	portable/Softune/MB91460/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Softune/MB91460/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Softune/MB91460/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Softune/MB91460/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/Softune/MB91460/portmacro.h	92;"	d
portBYTE_ALIGNMENT	portable/Softune/MB91460/portmacro.h	128;"	d
portCHAR	portable/Softune/MB91460/portmacro.h	86;"	d
portDISABLE_INTERRUPTS	portable/Softune/MB91460/portmacro.h	112;"	d
portDOUBLE	portable/Softune/MB91460/portmacro.h	88;"	d
portENABLE_INTERRUPTS	portable/Softune/MB91460/portmacro.h	113;"	d
portENTER_CRITICAL	portable/Softune/MB91460/portmacro.h	115;"	d
portEXIT_CRITICAL	portable/Softune/MB91460/portmacro.h	120;"	d
portFLOAT	portable/Softune/MB91460/portmacro.h	87;"	d
portLONG	portable/Softune/MB91460/portmacro.h	89;"	d
portMAX_DELAY	portable/Softune/MB91460/portmacro.h	101;"	d
portMAX_DELAY	portable/Softune/MB91460/portmacro.h	104;"	d
portMINIMAL_STACK_SIZE	portable/Softune/MB91460/portmacro.h	143;"	d
portNOP	portable/Softune/MB91460/portmacro.h	129;"	d
portSHORT	portable/Softune/MB91460/portmacro.h	90;"	d
portSTACK_GROWTH	portable/Softune/MB91460/portmacro.h	126;"	d
portSTACK_TYPE	portable/Softune/MB91460/portmacro.h	91;"	d
portTASK_FUNCTION	portable/Softune/MB91460/portmacro.h	141;"	d
portTASK_FUNCTION_PROTO	portable/Softune/MB91460/portmacro.h	140;"	d
portTICK_PERIOD_MS	portable/Softune/MB91460/portmacro.h	127;"	d
portYIELD	portable/Softune/MB91460/portmacro.h	133;"	d
portYIELD_FROM_ISR	portable/Softune/MB91460/portmacro.h	136;"	d
ROUNDUP	portable/Softune/MB96340/__STD_LIB_sbrk.c	16;"	d	file:
_heep	portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	static  _heep_t      _heep[ROUNDUP(configTOTAL_HEAP_SIZE)\/sizeof(_heep_t)];$/;"	v	file:
_heep_size	portable/Softune/MB96340/__STD_LIB_sbrk.c	18;"	d	file:
_heep_t	portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	typedef int          _heep_t;$/;"	t	file:
brk_siz	portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	static  long         brk_siz  =  0;$/;"	v	file:
sbrk	portable/Softune/MB96340/__STD_LIB_sbrk.c	/^	extern  char  *sbrk(int  size)$/;"	f
A	portable/Softune/MB96340/port.c	/^    MOV A, ADB$/;"	v
A	portable/Softune/MB96340/port.c	/^    MOV A, DTB$/;"	v
A	portable/Softune/MB96340/port.c	/^    MOV A, PCB$/;"	v
ALIGN	portable/Softune/MB96340/port.c	/^        .SECTION   CODE, CODE, ALIGN=1$/;"	v
CODE	portable/Softune/MB96340/port.c	/^        .SECTION   CODE, CODE, ALIGN=1$/;"	v
TCB_t	portable/Softune/MB96340/port.c	/^typedef void TCB_t;$/;"	t	file:
portRESTORE_CONTEXT	portable/Softune/MB96340/port.c	154;"	d	file:
portRESTORE_CONTEXT	portable/Softune/MB96340/port.c	220;"	d	file:
portSAVE_CONTEXT	portable/Softune/MB96340/port.c	112;"	d	file:
portSAVE_CONTEXT	portable/Softune/MB96340/port.c	187;"	d	file:
prvRLT0_TICKISR	portable/Softune/MB96340/port.c	/^	__interrupt void prvRLT0_TICKISR( void )$/;"	f
prvRLT0_TICKISR	portable/Softune/MB96340/port.c	/^	__nosavereg __interrupt void prvRLT0_TICKISR( void )$/;"	f
prvSetupRLT0Interrupt	portable/Softune/MB96340/port.c	/^static void prvSetupRLT0Interrupt( void )$/;"	f	file:
pxPortInitialiseStack	portable/Softune/MB96340/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
vPortEndScheduler	portable/Softune/MB96340/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortYield	portable/Softune/MB96340/port.c	/^__nosavereg __interrupt void vPortYield( void )$/;"	f
vPortYieldDelayed	portable/Softune/MB96340/port.c	/^__nosavereg __interrupt void vPortYieldDelayed( void )$/;"	f
xPortStartScheduler	portable/Softune/MB96340/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/Softune/MB96340/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/Softune/MB96340/portmacro.h	68;"	d
StackType_t	portable/Softune/MB96340/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Softune/MB96340/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Softune/MB96340/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Softune/MB96340/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/Softune/MB96340/portmacro.h	98;"	d
portBYTE_ALIGNMENT	portable/Softune/MB96340/portmacro.h	135;"	d
portCHAR	portable/Softune/MB96340/portmacro.h	92;"	d
portCOMPACT	portable/Softune/MB96340/portmacro.h	77;"	d
portDISABLE_INTERRUPTS	portable/Softune/MB96340/portmacro.h	118;"	d
portDOUBLE	portable/Softune/MB96340/portmacro.h	94;"	d
portENABLE_INTERRUPTS	portable/Softune/MB96340/portmacro.h	119;"	d
portENTER_CRITICAL	portable/Softune/MB96340/portmacro.h	121;"	d
portEXIT_CRITICAL	portable/Softune/MB96340/portmacro.h	126;"	d
portFLOAT	portable/Softune/MB96340/portmacro.h	93;"	d
portLARGE	portable/Softune/MB96340/portmacro.h	78;"	d
portLONG	portable/Softune/MB96340/portmacro.h	95;"	d
portMAX_DELAY	portable/Softune/MB96340/portmacro.h	107;"	d
portMAX_DELAY	portable/Softune/MB96340/portmacro.h	110;"	d
portMEDIUM	portable/Softune/MB96340/portmacro.h	76;"	d
portMINIMAL_STACK_SIZE	portable/Softune/MB96340/portmacro.h	150;"	d
portNOP	portable/Softune/MB96340/portmacro.h	136;"	d
portSHORT	portable/Softune/MB96340/portmacro.h	96;"	d
portSMALL	portable/Softune/MB96340/portmacro.h	75;"	d
portSTACK_GROWTH	portable/Softune/MB96340/portmacro.h	133;"	d
portSTACK_TYPE	portable/Softune/MB96340/portmacro.h	97;"	d
portTASK_FUNCTION	portable/Softune/MB96340/portmacro.h	148;"	d
portTASK_FUNCTION_PROTO	portable/Softune/MB96340/portmacro.h	147;"	d
portTICK_PERIOD_MS	portable/Softune/MB96340/portmacro.h	134;"	d
portYIELD	portable/Softune/MB96340/portmacro.h	140;"	d
portYIELD_FROM_ISR	portable/Softune/MB96340/portmacro.h	143;"	d
SysTick_Handler	portable/Tasking/ARM_CM4F/port.c	/^void SysTick_Handler( void )$/;"	f
portASPEN_AND_LSPEN_BITS	portable/Tasking/ARM_CM4F/port.c	86;"	d	file:
portFPCCR	portable/Tasking/ARM_CM4F/port.c	85;"	d	file:
portINITIAL_EXEC_RETURN	portable/Tasking/ARM_CM4F/port.c	90;"	d	file:
portINITIAL_XPSR	portable/Tasking/ARM_CM4F/port.c	89;"	d	file:
portNVIC_PENDSV_PRI	portable/Tasking/ARM_CM4F/port.c	81;"	d	file:
portNVIC_SYSPRI2	portable/Tasking/ARM_CM4F/port.c	77;"	d	file:
portNVIC_SYSTICK_CLK	portable/Tasking/ARM_CM4F/port.c	78;"	d	file:
portNVIC_SYSTICK_CTRL	portable/Tasking/ARM_CM4F/port.c	75;"	d	file:
portNVIC_SYSTICK_ENABLE	portable/Tasking/ARM_CM4F/port.c	80;"	d	file:
portNVIC_SYSTICK_INT	portable/Tasking/ARM_CM4F/port.c	79;"	d	file:
portNVIC_SYSTICK_LOAD	portable/Tasking/ARM_CM4F/port.c	76;"	d	file:
portNVIC_SYSTICK_PRI	portable/Tasking/ARM_CM4F/port.c	82;"	d	file:
portTASK_RETURN_ADDRESS	portable/Tasking/ARM_CM4F/port.c	96;"	d	file:
portTASK_RETURN_ADDRESS	portable/Tasking/ARM_CM4F/port.c	98;"	d	file:
prvSetupTimerInterrupt	portable/Tasking/ARM_CM4F/port.c	/^void prvSetupTimerInterrupt( void )$/;"	f
prvTaskExitError	portable/Tasking/ARM_CM4F/port.c	/^static void prvTaskExitError( void )$/;"	f	file:
pxPortInitialiseStack	portable/Tasking/ARM_CM4F/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ulCriticalNesting	portable/Tasking/ARM_CM4F/port.c	/^static uint32_t ulCriticalNesting = 0xaaaaaaaaUL;$/;"	v	file:
ulKernelPriority	portable/Tasking/ARM_CM4F/port.c	/^const uint32_t ulKernelPriority = configKERNEL_INTERRUPT_PRIORITY;$/;"	v
ulMaxSyscallInterruptPriorityConst	portable/Tasking/ARM_CM4F/port.c	/^const uint32_t ulMaxSyscallInterruptPriorityConst = configMAX_SYSCALL_INTERRUPT_PRIORITY;$/;"	v
vPortEndScheduler	portable/Tasking/ARM_CM4F/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortEnterCritical	portable/Tasking/ARM_CM4F/port.c	/^void vPortEnterCritical( void )$/;"	f
vPortExitCritical	portable/Tasking/ARM_CM4F/port.c	/^void vPortExitCritical( void )$/;"	f
vPortYield	portable/Tasking/ARM_CM4F/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/Tasking/ARM_CM4F/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
SVC_Handler	portable/Tasking/ARM_CM4F/port_asm.asm	/^SVC_Handler: .type func$/;"	l
_lc_ref__vector_pp_14	portable/Tasking/ARM_CM4F/port_asm.asm	/^_lc_ref__vector_pp_14: .type func$/;"	l
_vector_14	portable/Tasking/ARM_CM4F/port_asm.asm	/^_vector_14: .type func$/;"	l
ulPortSetInterruptMask	portable/Tasking/ARM_CM4F/port_asm.asm	/^ulPortSetInterruptMask:$/;"	l
vPortClearInterruptMask	portable/Tasking/ARM_CM4F/port_asm.asm	/^vPortClearInterruptMask:$/;"	l
vPortEnableVFP	portable/Tasking/ARM_CM4F/port_asm.asm	/^vPortEnableVFP .type func$/;"	l
vPortStartFirstTask	portable/Tasking/ARM_CM4F/port_asm.asm	/^vPortStartFirstTask .type func$/;"	l
BaseType_t	portable/Tasking/ARM_CM4F/portmacro.h	/^typedef long BaseType_t;$/;"	t
PORTMACRO_H	portable/Tasking/ARM_CM4F/portmacro.h	68;"	d
StackType_t	portable/Tasking/ARM_CM4F/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/Tasking/ARM_CM4F/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/Tasking/ARM_CM4F/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/Tasking/ARM_CM4F/portmacro.h	/^typedef unsigned long UBaseType_t;$/;"	t
portBASE_TYPE	portable/Tasking/ARM_CM4F/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/Tasking/ARM_CM4F/portmacro.h	110;"	d
portCHAR	portable/Tasking/ARM_CM4F/portmacro.h	85;"	d
portCLEAR_INTERRUPT_MASK	portable/Tasking/ARM_CM4F/portmacro.h	138;"	d
portCLEAR_INTERRUPT_MASK_FROM_ISR	portable/Tasking/ARM_CM4F/portmacro.h	143;"	d
portDISABLE_INTERRUPTS	portable/Tasking/ARM_CM4F/portmacro.h	149;"	d
portDOUBLE	portable/Tasking/ARM_CM4F/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/Tasking/ARM_CM4F/portmacro.h	150;"	d
portEND_SWITCHING_ISR	portable/Tasking/ARM_CM4F/portmacro.h	120;"	d
portENTER_CRITICAL	portable/Tasking/ARM_CM4F/portmacro.h	151;"	d
portEXIT_CRITICAL	portable/Tasking/ARM_CM4F/portmacro.h	152;"	d
portFLOAT	portable/Tasking/ARM_CM4F/portmacro.h	86;"	d
portLONG	portable/Tasking/ARM_CM4F/portmacro.h	88;"	d
portMAX_DELAY	portable/Tasking/ARM_CM4F/portmacro.h	100;"	d
portMAX_DELAY	portable/Tasking/ARM_CM4F/portmacro.h	103;"	d
portNOP	portable/Tasking/ARM_CM4F/portmacro.h	160;"	d
portNVIC_INT_CTRL	portable/Tasking/ARM_CM4F/portmacro.h	116;"	d
portNVIC_PENDSVSET	portable/Tasking/ARM_CM4F/portmacro.h	117;"	d
portSET_INTERRUPT_MASK	portable/Tasking/ARM_CM4F/portmacro.h	131;"	d
portSET_INTERRUPT_MASK_FROM_ISR	portable/Tasking/ARM_CM4F/portmacro.h	142;"	d
portSHORT	portable/Tasking/ARM_CM4F/portmacro.h	89;"	d
portSTACK_GROWTH	portable/Tasking/ARM_CM4F/portmacro.h	108;"	d
portSTACK_TYPE	portable/Tasking/ARM_CM4F/portmacro.h	90;"	d
portTASK_FUNCTION	portable/Tasking/ARM_CM4F/portmacro.h	158;"	d
portTASK_FUNCTION_PROTO	portable/Tasking/ARM_CM4F/portmacro.h	157;"	d
portTICK_PERIOD_MS	portable/Tasking/ARM_CM4F/portmacro.h	109;"	d
portYIELD	portable/Tasking/ARM_CM4F/portmacro.h	118;"	d
portYIELD_FROM_ISR	portable/Tasking/ARM_CM4F/portmacro.h	121;"	d
portBIT_CLEAR	portable/WizC/PIC18/Drivers/Tick/Tick.c	82;"	d	file:
portBIT_SET	portable/WizC/PIC18/Drivers/Tick/Tick.c	81;"	d	file:
portSetupTick	portable/WizC/PIC18/Drivers/Tick/Tick.c	/^void portSetupTick( void )$/;"	f
portTIMER_COMPARE_BASE	portable/WizC/PIC18/Drivers/Tick/Tick.c	90;"	d	file:
portTIMER_COMPARE_PS0	portable/WizC/PIC18/Drivers/Tick/Tick.c	103;"	d	file:
portTIMER_COMPARE_PS0	portable/WizC/PIC18/Drivers/Tick/Tick.c	107;"	d	file:
portTIMER_COMPARE_PS0	portable/WizC/PIC18/Drivers/Tick/Tick.c	95;"	d	file:
portTIMER_COMPARE_PS0	portable/WizC/PIC18/Drivers/Tick/Tick.c	99;"	d	file:
portTIMER_COMPARE_PS1	portable/WizC/PIC18/Drivers/Tick/Tick.c	102;"	d	file:
portTIMER_COMPARE_PS1	portable/WizC/PIC18/Drivers/Tick/Tick.c	106;"	d	file:
portTIMER_COMPARE_PS1	portable/WizC/PIC18/Drivers/Tick/Tick.c	94;"	d	file:
portTIMER_COMPARE_PS1	portable/WizC/PIC18/Drivers/Tick/Tick.c	98;"	d	file:
portTIMER_COMPARE_VALUE	portable/WizC/PIC18/Drivers/Tick/Tick.c	101;"	d	file:
portTIMER_COMPARE_VALUE	portable/WizC/PIC18/Drivers/Tick/Tick.c	105;"	d	file:
portTIMER_COMPARE_VALUE	portable/WizC/PIC18/Drivers/Tick/Tick.c	93;"	d	file:
portTIMER_COMPARE_VALUE	portable/WizC/PIC18/Drivers/Tick/Tick.c	97;"	d	file:
_FREERTOS_DRIVERS_TICK_ISRTICK_C	portable/WizC/PIC18/Drivers/Tick/isrTick.c	87;"	d	file:
CHECKFEDC	portable/WizC/PIC18/Install.bat	/^:CHECKFEDC$/;"	l
CHECKWIZC	portable/WizC/PIC18/Install.bat	/^:CHECKWIZC$/;"	l
COPY_DRIVERS	portable/WizC/PIC18/Install.bat	/^:COPY_DRIVERS$/;"	l
COPY_HEADERS	portable/WizC/PIC18/Install.bat	/^:COPY_HEADERS$/;"	l
COPY_MODULES	portable/WizC/PIC18/Install.bat	/^:COPY_MODULES$/;"	l
CREATE_DIRECTORIES	portable/WizC/PIC18/Install.bat	/^:CREATE_DIRECTORIES$/;"	l
ENDIT	portable/WizC/PIC18/Install.bat	/^:ENDIT$/;"	l
ERROR	portable/WizC/PIC18/Install.bat	/^:ERROR$/;"	l
FED	portable/WizC/PIC18/Install.bat	/^  set FED=C:\\Program Files\\FED\\PIC_C$/;"	v
FED	portable/WizC/PIC18/Install.bat	/^  set FED=C:\\Program Files\\FED\\PIXIE$/;"	v
FEDLIBS	portable/WizC/PIC18/Install.bat	/^  set FEDLIBS=%FED%\\Libs$/;"	v
FEDLIBSUSER	portable/WizC/PIC18/Install.bat	/^  set FEDLIBSUSER=%FEDLIBS%\\LibsUser$/;"	v
FINISHED	portable/WizC/PIC18/Install.bat	/^:FINISHED$/;"	l
FOUNDFED	portable/WizC/PIC18/Install.bat	/^:FOUNDFED$/;"	l
INSTALL	portable/WizC/PIC18/Install.bat	/^:INSTALL$/;"	l
NOFEDC	portable/WizC/PIC18/Install.bat	/^:NOFEDC$/;"	l
RESET_READONLY	portable/WizC/PIC18/Install.bat	/^:RESET_READONLY$/;"	l
SET_READONLY	portable/WizC/PIC18/Install.bat	/^:SET_READONLY$/;"	l
noWIZC	portable/WizC/PIC18/Install.bat	/^:noWIZC$/;"	l
WIZC_FREERTOS_H	portable/WizC/PIC18/addFreeRTOS.h	80;"	d
TCB_t	portable/WizC/PIC18/port.c	/^typedef void TCB_t;$/;"	t	file:
portSTACK_CALLRETURN_ENTRY_SIZE	portable/WizC/PIC18/port.c	119;"	d	file:
portSTACK_CALLRETURN_ENTRY_SIZE	portable/WizC/PIC18/port.c	122;"	d	file:
portSTACK_FSR_BYTES	portable/WizC/PIC18/port.c	118;"	d	file:
portSTACK_FSR_BYTES	portable/WizC/PIC18/port.c	121;"	d	file:
portSTACK_MINIMAL_CALLRETURN_DEPTH	portable/WizC/PIC18/port.c	125;"	d	file:
portSTACK_OTHER_BYTES	portable/WizC/PIC18/port.c	126;"	d	file:
pvPortMalloc	portable/WizC/PIC18/port.c	/^void *pvPortMalloc( uint16_t usWantedSize )$/;"	f
pxPortInitialiseStack	portable/WizC/PIC18/port.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
ucCriticalNesting	portable/WizC/PIC18/port.c	/^register uint8_t ucCriticalNesting = 0x7F;$/;"	v
usCalcMinStackSize	portable/WizC/PIC18/port.c	/^uint16_t usCalcMinStackSize		= 0;$/;"	v
usPortCALCULATE_MINIMAL_STACK_SIZE	portable/WizC/PIC18/port.c	/^uint16_t usPortCALCULATE_MINIMAL_STACK_SIZE( void )$/;"	f
vPortEndScheduler	portable/WizC/PIC18/port.c	/^void vPortEndScheduler( void )$/;"	f
vPortFree	portable/WizC/PIC18/port.c	/^void vPortFree( void *pv )$/;"	f
vPortYield	portable/WizC/PIC18/port.c	/^void vPortYield( void )$/;"	f
xPortStartScheduler	portable/WizC/PIC18/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/WizC/PIC18/portmacro.h	/^typedef signed char BaseType_t;$/;"	t
PORTMACRO_H	portable/WizC/PIC18/portmacro.h	72;"	d
StackType_t	portable/WizC/PIC18/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/WizC/PIC18/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/WizC/PIC18/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/WizC/PIC18/portmacro.h	/^typedef unsigned char UBaseType_t;$/;"	t
portBASE_TYPE	portable/WizC/PIC18/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/WizC/PIC18/portmacro.h	106;"	d
portCHAR	portable/WizC/PIC18/portmacro.h	85;"	d
portDISABLE_INTERRUPTS	portable/WizC/PIC18/portmacro.h	130;"	d
portDOUBLE	portable/WizC/PIC18/portmacro.h	87;"	d
portENABLE_INTERRUPTS	portable/WizC/PIC18/portmacro.h	136;"	d
portENTER_CRITICAL	portable/WizC/PIC18/portmacro.h	151;"	d
portEXIT_CRITICAL	portable/WizC/PIC18/portmacro.h	165;"	d
portFLOAT	portable/WizC/PIC18/portmacro.h	86;"	d
portINTERRUPTS_FORCED	portable/WizC/PIC18/portmacro.h	114;"	d
portINTERRUPTS_INITIAL_STATE	portable/WizC/PIC18/portmacro.h	125;"	d
portINTERRUPTS_UNCHANGED	portable/WizC/PIC18/portmacro.h	120;"	d
portLONG	portable/WizC/PIC18/portmacro.h	88;"	d
portMAX_DELAY	portable/WizC/PIC18/portmacro.h	100;"	d
portMAX_DELAY	portable/WizC/PIC18/portmacro.h	103;"	d
portMINIMAL_STACK_SIZE	portable/WizC/PIC18/portmacro.h	197;"	d
portNOP	portable/WizC/PIC18/portmacro.h	443;"	d
portNO_CRITICAL_SECTION_NESTING	portable/WizC/PIC18/portmacro.h	149;"	d
portRESTORE_CONTEXT	portable/WizC/PIC18/portmacro.h	328;"	d
portSAVE_CONTEXT	portable/WizC/PIC18/portmacro.h	241;"	d
portSHORT	portable/WizC/PIC18/portmacro.h	89;"	d
portSTACK_GROWTH	portable/WizC/PIC18/portmacro.h	205;"	d
portSTACK_TYPE	portable/WizC/PIC18/portmacro.h	90;"	d
portTASK_FUNCTION	portable/WizC/PIC18/portmacro.h	449;"	d
portTASK_FUNCTION_PROTO	portable/WizC/PIC18/portmacro.h	453;"	d
portTICK_PERIOD_MS	portable/WizC/PIC18/portmacro.h	436;"	d
portYIELD	portable/WizC/PIC18/portmacro.h	441;"	d
register	portable/WizC/PIC18/portmacro.h	458;"	d
volatile	portable/WizC/PIC18/portmacro.h	457;"	d
portRESET_PIC	portable/oWatcom/16BitDOS/Flsh186/port.c	101;"	d	file:
portTIMER_0_CONTROL_REGISTER	portable/oWatcom/16BitDOS/Flsh186/port.c	105;"	d	file:
portTIMER_1_CONTROL_REGISTER	portable/oWatcom/16BitDOS/Flsh186/port.c	104;"	d	file:
portTIMER_EOI_TYPE	portable/oWatcom/16BitDOS/Flsh186/port.c	100;"	d	file:
portTIMER_INTERRUPT_ENABLE	portable/oWatcom/16BitDOS/Flsh186/port.c	106;"	d	file:
portTIMER_INT_NUMBER	portable/oWatcom/16BitDOS/Flsh186/port.c	102;"	d	file:
prvExitFunction	portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void prvExitFunction( void )$/;"	f	file:
prvNonPreemptiveTick	portable/oWatcom/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	file:
prvPreemptiveTick	portable/oWatcom/16BitDOS/Flsh186/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	file:
prvSetTickFrequency	portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void prvSetTickFrequency( uint32_t ulTickRateHz )$/;"	f	file:
prvYieldProcessor	portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	file:
pxOldSwitchISR	portable/oWatcom/16BitDOS/Flsh186/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();$/;"	v	file:
sSchedulerRunning	portable/oWatcom/16BitDOS/Flsh186/port.c	/^static int16_t sSchedulerRunning = pdFALSE;$/;"	v	file:
vPortEndScheduler	portable/oWatcom/16BitDOS/Flsh186/port.c	/^void vPortEndScheduler( void )$/;"	f
xJumpBuf	portable/oWatcom/16BitDOS/Flsh186/port.c	/^static jmp_buf xJumpBuf;$/;"	v	file:
xPortStartScheduler	portable/oWatcom/16BitDOS/Flsh186/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	67;"	d
StackType_t	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^        typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^        typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	91;"	d
portBYTE_ALIGNMENT	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	127;"	d
portCHAR	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	85;"	d
portDOUBLE	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	87;"	d
portFLOAT	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	86;"	d
portINITIAL_SW	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	128;"	d
portINPUT_BYTE	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	133;"	d
portINPUT_WORD	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	135;"	d
portLONG	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	88;"	d
portMAX_DELAY	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	100;"	d
portMAX_DELAY	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	103;"	d
portNOP	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	129;"	d
portOUTPUT_BYTE	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	134;"	d
portOUTPUT_WORD	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	136;"	d
portSHORT	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	89;"	d
portSTACK_GROWTH	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	123;"	d
portSTACK_TYPE	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	90;"	d
portSWITCH_INT_NUMBER	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	124;"	d
portTASK_FUNCTION	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	141;"	d
portTASK_FUNCTION_PROTO	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	140;"	d
portTICK_PERIOD_MS	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	126;"	d
portYIELD	portable/oWatcom/16BitDOS/Flsh186/portmacro.h	125;"	d
portTIMER_INT_NUMBER	portable/oWatcom/16BitDOS/PC/port.c	106;"	d	file:
prvExitFunction	portable/oWatcom/16BitDOS/PC/port.c	/^static void prvExitFunction( void )$/;"	f	file:
prvNonPreemptiveTick	portable/oWatcom/16BitDOS/PC/port.c	/^	static void __interrupt __far prvNonPreemptiveTick( void )$/;"	f	file:
prvPortResetPIC	portable/oWatcom/16BitDOS/PC/port.c	/^static void prvPortResetPIC( void )$/;"	f	file:
prvPreemptiveTick	portable/oWatcom/16BitDOS/PC/port.c	/^	static void __interrupt __far prvPreemptiveTick( void )$/;"	f	file:
prvSetTickFrequency	portable/oWatcom/16BitDOS/PC/port.c	/^static void prvSetTickFrequency( uint32_t ulTickRateHz )$/;"	f	file:
prvSetTickFrequencyDefault	portable/oWatcom/16BitDOS/PC/port.c	/^static void prvSetTickFrequencyDefault( void )$/;"	f	file:
prvYieldProcessor	portable/oWatcom/16BitDOS/PC/port.c	/^static void __interrupt __far prvYieldProcessor( void )$/;"	f	file:
pxOldSwitchISR	portable/oWatcom/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISR )();		$/;"	v	file:
pxOldSwitchISRPlus1	portable/oWatcom/16BitDOS/PC/port.c	/^static void ( __interrupt __far *pxOldSwitchISRPlus1 )();	$/;"	v	file:
sDOSTickCounter	portable/oWatcom/16BitDOS/PC/port.c	/^static int16_t sDOSTickCounter;							$/;"	v	file:
sSchedulerRunning	portable/oWatcom/16BitDOS/PC/port.c	/^static int16_t sSchedulerRunning = pdFALSE;				$/;"	v	file:
vPortEndScheduler	portable/oWatcom/16BitDOS/PC/port.c	/^void vPortEndScheduler( void )$/;"	f
xJumpBuf	portable/oWatcom/16BitDOS/PC/port.c	/^static jmp_buf xJumpBuf;$/;"	v	file:
xPortStartScheduler	portable/oWatcom/16BitDOS/PC/port.c	/^BaseType_t xPortStartScheduler( void )$/;"	f
BaseType_t	portable/oWatcom/16BitDOS/PC/portmacro.h	/^typedef short BaseType_t;$/;"	t
PORTMACRO_H	portable/oWatcom/16BitDOS/PC/portmacro.h	67;"	d
StackType_t	portable/oWatcom/16BitDOS/PC/portmacro.h	/^typedef portSTACK_TYPE StackType_t;$/;"	t
TickType_t	portable/oWatcom/16BitDOS/PC/portmacro.h	/^	typedef uint16_t TickType_t;$/;"	t
TickType_t	portable/oWatcom/16BitDOS/PC/portmacro.h	/^	typedef uint32_t TickType_t;$/;"	t
UBaseType_t	portable/oWatcom/16BitDOS/PC/portmacro.h	/^typedef unsigned short UBaseType_t;$/;"	t
portBASE_TYPE	portable/oWatcom/16BitDOS/PC/portmacro.h	90;"	d
portBYTE_ALIGNMENT	portable/oWatcom/16BitDOS/PC/portmacro.h	131;"	d
portCHAR	portable/oWatcom/16BitDOS/PC/portmacro.h	84;"	d
portDOS_TICK_RATE	portable/oWatcom/16BitDOS/PC/portmacro.h	127;"	d
portDOUBLE	portable/oWatcom/16BitDOS/PC/portmacro.h	86;"	d
portENTER_CRITICAL	portable/oWatcom/16BitDOS/PC/portmacro.h	111;"	d
portFLOAT	portable/oWatcom/16BitDOS/PC/portmacro.h	85;"	d
portINITIAL_SW	portable/oWatcom/16BitDOS/PC/portmacro.h	130;"	d
portINPUT_BYTE	portable/oWatcom/16BitDOS/PC/portmacro.h	135;"	d
portLONG	portable/oWatcom/16BitDOS/PC/portmacro.h	87;"	d
portMAX_DELAY	portable/oWatcom/16BitDOS/PC/portmacro.h	102;"	d
portMAX_DELAY	portable/oWatcom/16BitDOS/PC/portmacro.h	99;"	d
portNOP	portable/oWatcom/16BitDOS/PC/portmacro.h	137;"	d
portOUTPUT_BYTE	portable/oWatcom/16BitDOS/PC/portmacro.h	136;"	d
portSHORT	portable/oWatcom/16BitDOS/PC/portmacro.h	88;"	d
portSTACK_GROWTH	portable/oWatcom/16BitDOS/PC/portmacro.h	124;"	d
portSTACK_TYPE	portable/oWatcom/16BitDOS/PC/portmacro.h	89;"	d
portSWITCH_INT_NUMBER	portable/oWatcom/16BitDOS/PC/portmacro.h	125;"	d
portTASK_FUNCTION	portable/oWatcom/16BitDOS/PC/portmacro.h	142;"	d
portTASK_FUNCTION_PROTO	portable/oWatcom/16BitDOS/PC/portmacro.h	141;"	d
portTICKS_PER_DOS_TICK	portable/oWatcom/16BitDOS/PC/portmacro.h	129;"	d
portTICK_PERIOD_MS	portable/oWatcom/16BitDOS/PC/portmacro.h	128;"	d
portYIELD	portable/oWatcom/16BitDOS/PC/portmacro.h	126;"	d
TCB_t	portable/oWatcom/16BitDOS/common/portasm.h	/^typedef void TCB_t;$/;"	t
pxPortInitialiseStack	portable/oWatcom/16BitDOS/common/portcomn.c	/^StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )$/;"	f
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	queue.c	72;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	queue.c	86;"	d	file:
QUEUE_REGISTRY_ITEM	queue.c	/^	typedef struct QUEUE_REGISTRY_ITEM$/;"	s	file:
QueueDefinition	queue.c	/^typedef struct QueueDefinition$/;"	s	file:
QueueRegistryItem_t	queue.c	/^	typedef xQueueRegistryItem QueueRegistryItem_t;$/;"	t	file:
Queue_t	queue.c	/^typedef xQUEUE Queue_t;$/;"	t	file:
pcHead	queue.c	/^	int8_t *pcHead;					\/*< Points to the beginning of the queue storage area. *\/$/;"	m	struct:QueueDefinition	file:
pcQueueName	queue.c	/^		const char *pcQueueName; \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	m	struct:QUEUE_REGISTRY_ITEM	file:
pcReadFrom	queue.c	/^		int8_t *pcReadFrom;			\/*< Points to the last place that a queued item was read from when the structure is used as a queue. *\/$/;"	m	union:QueueDefinition::__anon22	file:
pcTail	queue.c	/^	int8_t *pcTail;					\/*< Points to the byte at the end of the queue storage area.  Once more byte is allocated than necessary to store the queue items, this is used as a marker. *\/$/;"	m	struct:QueueDefinition	file:
pcWriteTo	queue.c	/^	int8_t *pcWriteTo;				\/*< Points to the free next place in the storage area. *\/$/;"	m	struct:QueueDefinition	file:
prvCopyDataFromQueue	queue.c	/^static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )$/;"	f	file:
prvCopyDataToQueue	queue.c	/^static void prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )$/;"	f	file:
prvIsQueueEmpty	queue.c	/^static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )$/;"	f	file:
prvIsQueueFull	queue.c	/^static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )$/;"	f	file:
prvLockQueue	queue.c	240;"	d	file:
prvNotifyQueueSetContainer	queue.c	/^	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )$/;"	f	file:
prvUnlockQueue	queue.c	/^static void prvUnlockQueue( Queue_t * const pxQueue )$/;"	f	file:
pxMutexHolder	queue.c	104;"	d	file:
pxQueueSetContainer	queue.c	/^		struct QueueDefinition *pxQueueSetContainer;$/;"	m	struct:QueueDefinition	typeref:struct:QueueDefinition::QueueDefinition	file:
queueLOCKED_UNMODIFIED	queue.c	91;"	d	file:
queueMUTEX_GIVE_BLOCK_TIME	queue.c	111;"	d	file:
queueQUEUE_IS_MUTEX	queue.c	106;"	d	file:
queueSEMAPHORE_QUEUE_ITEM_LENGTH	queue.c	110;"	d	file:
queueUNLOCKED	queue.c	90;"	d	file:
queueYIELD_IF_USING_PREEMPTION	queue.c	116;"	d	file:
queueYIELD_IF_USING_PREEMPTION	queue.c	118;"	d	file:
u	queue.c	/^	} u;$/;"	m	struct:QueueDefinition	typeref:union:QueueDefinition::__anon22	file:
ucQueueGetQueueType	queue.c	/^	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )$/;"	f
ucQueueType	queue.c	/^		uint8_t ucQueueType;$/;"	m	struct:QueueDefinition	file:
uxItemSize	queue.c	/^	UBaseType_t uxItemSize;			\/*< The size of each items that the queue will hold. *\/$/;"	m	struct:QueueDefinition	file:
uxLength	queue.c	/^	UBaseType_t uxLength;			\/*< The length of the queue defined as the number of items it will hold, not the number of bytes. *\/$/;"	m	struct:QueueDefinition	file:
uxMessagesWaiting	queue.c	/^	volatile UBaseType_t uxMessagesWaiting;\/*< The number of items currently in the queue. *\/$/;"	m	struct:QueueDefinition	file:
uxQueueGetQueueNumber	queue.c	/^	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )$/;"	f
uxQueueMessagesWaiting	queue.c	/^UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )$/;"	f
uxQueueMessagesWaitingFromISR	queue.c	/^UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )$/;"	f
uxQueueNumber	queue.c	/^		UBaseType_t uxQueueNumber;$/;"	m	struct:QueueDefinition	file:
uxQueueSpacesAvailable	queue.c	/^UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )$/;"	f
uxQueueType	queue.c	105;"	d	file:
uxRecursiveCallCount	queue.c	/^		UBaseType_t uxRecursiveCallCount;\/*< Maintains a count of the number of times a recursive mutex has been recursively 'taken' when the structure is used as a mutex. *\/$/;"	m	union:QueueDefinition::__anon22	file:
vQueueAddToRegistry	queue.c	/^	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	f
vQueueDelete	queue.c	/^void vQueueDelete( QueueHandle_t xQueue )$/;"	f
vQueueSetQueueNumber	queue.c	/^	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )$/;"	f
vQueueUnregisterQueue	queue.c	/^	void vQueueUnregisterQueue( QueueHandle_t xQueue )$/;"	f
vQueueWaitForMessageRestricted	queue.c	/^	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )$/;"	f
xHandle	queue.c	/^		QueueHandle_t xHandle;$/;"	m	struct:QUEUE_REGISTRY_ITEM	file:
xQUEUE	queue.c	/^} xQUEUE;$/;"	t	typeref:struct:QueueDefinition	file:
xQueueAddToSet	queue.c	/^	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )$/;"	f
xQueueAltGenericReceive	queue.c	/^	BaseType_t xQueueAltGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, BaseType_t xJustPeeking )$/;"	f
xQueueAltGenericSend	queue.c	/^	BaseType_t xQueueAltGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, BaseType_t xCopyPosition )$/;"	f
xQueueCRReceive	queue.c	/^	BaseType_t xQueueCRReceive( QueueHandle_t xQueue, void *pvBuffer, TickType_t xTicksToWait )$/;"	f
xQueueCRReceiveFromISR	queue.c	/^	BaseType_t xQueueCRReceiveFromISR( QueueHandle_t xQueue, void *pvBuffer, BaseType_t *pxCoRoutineWoken )$/;"	f
xQueueCRSend	queue.c	/^	BaseType_t xQueueCRSend( QueueHandle_t xQueue, const void *pvItemToQueue, TickType_t xTicksToWait )$/;"	f
xQueueCRSendFromISR	queue.c	/^	BaseType_t xQueueCRSendFromISR( QueueHandle_t xQueue, const void *pvItemToQueue, BaseType_t xCoRoutinePreviouslyWoken )$/;"	f
xQueueCreateCountingSemaphore	queue.c	/^	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )$/;"	f
xQueueCreateMutex	queue.c	/^	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )$/;"	f
xQueueCreateSet	queue.c	/^	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )$/;"	f
xQueueGenericCreate	queue.c	/^QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )$/;"	f
xQueueGenericReceive	queue.c	/^BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )$/;"	f
xQueueGenericReset	queue.c	/^BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )$/;"	f
xQueueGenericSend	queue.c	/^BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )$/;"	f
xQueueGenericSendFromISR	queue.c	/^BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )$/;"	f
xQueueGetMutexHolder	queue.c	/^	void* xQueueGetMutexHolder( QueueHandle_t xSemaphore )$/;"	f
xQueueGiveMutexRecursive	queue.c	/^	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )$/;"	f
xQueueIsQueueEmptyFromISR	queue.c	/^BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )$/;"	f
xQueueIsQueueFullFromISR	queue.c	/^BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )$/;"	f
xQueuePeekFromISR	queue.c	/^BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )$/;"	f
xQueueReceiveFromISR	queue.c	/^BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )$/;"	f
xQueueRegistry	queue.c	/^	QueueRegistryItem_t xQueueRegistry[ configQUEUE_REGISTRY_SIZE ];$/;"	v
xQueueRegistryItem	queue.c	/^	} xQueueRegistryItem;$/;"	t	typeref:struct:QUEUE_REGISTRY_ITEM	file:
xQueueRemoveFromSet	queue.c	/^	BaseType_t xQueueRemoveFromSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )$/;"	f
xQueueSelectFromSet	queue.c	/^	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )$/;"	f
xQueueSelectFromSetFromISR	queue.c	/^	QueueSetMemberHandle_t xQueueSelectFromSetFromISR( QueueSetHandle_t xQueueSet )$/;"	f
xQueueTakeMutexRecursive	queue.c	/^	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )$/;"	f
xRxLock	queue.c	/^	volatile BaseType_t xRxLock;	\/*< Stores the number of items received from the queue (removed from the queue) while the queue was locked.  Set to queueUNLOCKED when the queue is not locked. *\/$/;"	m	struct:QueueDefinition	file:
xTasksWaitingToReceive	queue.c	/^	List_t xTasksWaitingToReceive;	\/*< List of tasks that are blocked waiting to read from this queue.  Stored in priority order. *\/$/;"	m	struct:QueueDefinition	file:
xTasksWaitingToSend	queue.c	/^	List_t xTasksWaitingToSend;		\/*< List of tasks that are blocked waiting to post onto this queue.  Stored in priority order. *\/$/;"	m	struct:QueueDefinition	file:
xTxLock	queue.c	/^	volatile BaseType_t xTxLock;	\/*< Stores the number of items transmitted to the queue (added to the queue) while the queue was locked.  Set to queueUNLOCKED when the queue is not locked. *\/$/;"	m	struct:QueueDefinition	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	tasks.c	73;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	tasks.c	85;"	d	file:
TCB_t	tasks.c	/^typedef tskTCB TCB_t;$/;"	t	file:
eTaskConfirmSleepModeStatus	tasks.c	/^	eSleepModeStatus eTaskConfirmSleepModeStatus( void )$/;"	f
eTaskGetState	tasks.c	/^	eTaskState eTaskGetState( TaskHandle_t xTask )$/;"	f
pcTaskGetTaskName	tasks.c	/^	char *pcTaskGetTaskName( TaskHandle_t xTaskToQuery )$/;"	f
pcTaskName	tasks.c	/^	char				pcTaskName[ configMAX_TASK_NAME_LEN ];\/*< Descriptive name given to the task when created.  Facilitates debugging only. *\/ \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	m	struct:tskTaskControlBlock	file:
portRESET_READY_PRIORITY	tasks.c	302;"	d	file:
portTASK_FUNCTION	tasks.c	/^static portTASK_FUNCTION( prvIdleTask, pvParameters )$/;"	f	file:
prvAddCurrentTaskToDelayedList	tasks.c	/^static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )$/;"	f	file:
prvAddTaskToReadyList	tasks.c	364;"	d	file:
prvAllocateTCBAndStack	tasks.c	/^static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )$/;"	f	file:
prvCheckTasksWaitingTermination	tasks.c	/^static void prvCheckTasksWaitingTermination( void )$/;"	f	file:
prvDeleteTCB	tasks.c	/^	static void prvDeleteTCB( TCB_t *pxTCB )$/;"	f	file:
prvGetExpectedIdleTime	tasks.c	/^	static TickType_t prvGetExpectedIdleTime( void )$/;"	f	file:
prvGetTCBFromHandle	tasks.c	376;"	d	file:
prvInitialiseTCBVariables	tasks.c	/^static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	f	file:
prvInitialiseTaskLists	tasks.c	/^static void prvInitialiseTaskLists( void )$/;"	f	file:
prvListTaskWithinSingleList	tasks.c	/^	static UBaseType_t prvListTaskWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )$/;"	f	file:
prvResetNextTaskUnblockTime	tasks.c	/^static void prvResetNextTaskUnblockTime( void )$/;"	f	file:
prvTaskCheckFreeStackSpace	tasks.c	/^	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )$/;"	f	file:
prvTaskIsTaskSuspended	tasks.c	/^	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )$/;"	f	file:
pxCurrentTCB	tasks.c	/^PRIVILEGED_DATA TCB_t * volatile pxCurrentTCB = NULL;$/;"	v
pxDelayedTaskList	tasks.c	/^PRIVILEGED_DATA static List_t * volatile pxDelayedTaskList;				\/*< Points to the delayed task list currently being used. *\/$/;"	v	file:
pxEndOfStack	tasks.c	/^		StackType_t		*pxEndOfStack;		\/*< Points to the end of the stack on architectures where the stack grows up from low memory. *\/$/;"	m	struct:tskTaskControlBlock	file:
pxOverflowDelayedTaskList	tasks.c	/^PRIVILEGED_DATA static List_t * volatile pxOverflowDelayedTaskList;		\/*< Points to the delayed task list currently being used to hold tasks that have overflowed the current tick count. *\/$/;"	v	file:
pxReadyTasksLists	tasks.c	/^PRIVILEGED_DATA static List_t pxReadyTasksLists[ configMAX_PRIORITIES ];\/*< Prioritised ready tasks. *\/$/;"	v	file:
pxStack	tasks.c	/^	StackType_t			*pxStack;			\/*< Points to the start of the stack. *\/$/;"	m	struct:tskTaskControlBlock	file:
pxTaskTag	tasks.c	/^		TaskHookFunction_t pxTaskTag;$/;"	m	struct:tskTaskControlBlock	file:
pxTopOfStack	tasks.c	/^	volatile StackType_t	*pxTopOfStack;	\/*< Points to the location of the last item placed on the tasks stack.  THIS MUST BE THE FIRST MEMBER OF THE TCB STRUCT. *\/$/;"	m	struct:tskTaskControlBlock	file:
static	tasks.c	181;"	d	file:
taskEVENT_LIST_ITEM_VALUE_IN_USE	tasks.c	387;"	d	file:
taskEVENT_LIST_ITEM_VALUE_IN_USE	tasks.c	389;"	d	file:
taskRECORD_READY_PRIORITY	tasks.c	272;"	d	file:
taskRECORD_READY_PRIORITY	tasks.c	311;"	d	file:
taskRESET_READY_PRIORITY	tasks.c	301;"	d	file:
taskRESET_READY_PRIORITY	tasks.c	330;"	d	file:
taskSELECT_HIGHEST_PRIORITY_TASK	tasks.c	282;"	d	file:
taskSELECT_HIGHEST_PRIORITY_TASK	tasks.c	315;"	d	file:
taskSWITCH_DELAYED_LISTS	tasks.c	344;"	d	file:
taskYIELD_IF_USING_PREEMPTION	tasks.c	110;"	d	file:
taskYIELD_IF_USING_PREEMPTION	tasks.c	112;"	d	file:
tskBLOCKED_CHAR	tasks.c	257;"	d	file:
tskDELETED_CHAR	tasks.c	259;"	d	file:
tskIDLE_STACK_SIZE	tasks.c	105;"	d	file:
tskREADY_CHAR	tasks.c	258;"	d	file:
tskSTACK_FILL_BYTE	tasks.c	252;"	d	file:
tskSUSPENDED_CHAR	tasks.c	260;"	d	file:
tskTCB	tasks.c	/^} tskTCB;$/;"	t	typeref:struct:tskTaskControlBlock	file:
tskTaskControlBlock	tasks.c	/^typedef struct tskTaskControlBlock$/;"	s	file:
ulRunTimeCounter	tasks.c	/^		uint32_t		ulRunTimeCounter;	\/*< Stores the amount of time the task has spent in the Running state. *\/$/;"	m	struct:tskTaskControlBlock	file:
ulTaskSwitchedInTime	tasks.c	/^	PRIVILEGED_DATA static uint32_t ulTaskSwitchedInTime = 0UL;	\/*< Holds the value of a timer\/counter the last time a task was switched in. *\/$/;"	v	file:
ulTotalRunTime	tasks.c	/^	PRIVILEGED_DATA static uint32_t ulTotalRunTime = 0UL;		\/*< Holds the total amount of execution time as defined by the run time counter clock. *\/$/;"	v	file:
uxBasePriority	tasks.c	/^		UBaseType_t 	uxBasePriority;		\/*< The priority last assigned to the task - used by the priority inheritance mechanism. *\/$/;"	m	struct:tskTaskControlBlock	file:
uxCriticalNesting	tasks.c	/^		UBaseType_t 	uxCriticalNesting; 	\/*< Holds the critical section nesting depth for ports that do not maintain their own count in the port layer. *\/$/;"	m	struct:tskTaskControlBlock	file:
uxCurrentNumberOfTasks	tasks.c	/^PRIVILEGED_DATA static volatile UBaseType_t uxCurrentNumberOfTasks 	= ( UBaseType_t ) 0U;$/;"	v	file:
uxPendedTicks	tasks.c	/^PRIVILEGED_DATA static volatile UBaseType_t uxPendedTicks 			= ( UBaseType_t ) 0U;$/;"	v	file:
uxPriority	tasks.c	/^	UBaseType_t			uxPriority;			\/*< The priority of the task.  0 is the lowest priority. *\/$/;"	m	struct:tskTaskControlBlock	file:
uxSchedulerSuspended	tasks.c	/^PRIVILEGED_DATA static volatile UBaseType_t uxSchedulerSuspended	= ( UBaseType_t ) pdFALSE;$/;"	v	file:
uxTCBNumber	tasks.c	/^		UBaseType_t		uxTCBNumber;		\/*< Stores a number that increments each time a TCB is created.  It allows debuggers to determine when a task has been deleted and then recreated. *\/$/;"	m	struct:tskTaskControlBlock	file:
uxTaskGetNumberOfTasks	tasks.c	/^UBaseType_t uxTaskGetNumberOfTasks( void )$/;"	f
uxTaskGetStackHighWaterMark	tasks.c	/^	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )$/;"	f
uxTaskGetSystemState	tasks.c	/^	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )$/;"	f
uxTaskGetTaskNumber	tasks.c	/^	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )$/;"	f
uxTaskNumber	tasks.c	/^		UBaseType_t  	uxTaskNumber;		\/*< Stores a number specifically for use by third party trace code. *\/$/;"	m	struct:tskTaskControlBlock	file:
uxTaskNumber	tasks.c	/^PRIVILEGED_DATA static UBaseType_t uxTaskNumber 					= ( UBaseType_t ) 0U;$/;"	v	file:
uxTaskPriorityGet	tasks.c	/^	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )$/;"	f
uxTaskResetEventItemValue	tasks.c	/^TickType_t uxTaskResetEventItemValue( void )$/;"	f
uxTasksDeleted	tasks.c	/^	PRIVILEGED_DATA static volatile UBaseType_t uxTasksDeleted = ( UBaseType_t ) 0U;$/;"	v	file:
uxTopReadyPriority	tasks.c	/^PRIVILEGED_DATA static volatile UBaseType_t uxTopReadyPriority 		= tskIDLE_PRIORITY;$/;"	v	file:
vTaskAllocateMPURegions	tasks.c	/^	void vTaskAllocateMPURegions( TaskHandle_t xTaskToModify, const MemoryRegion_t * const xRegions )$/;"	f
vTaskDelay	tasks.c	/^	void vTaskDelay( const TickType_t xTicksToDelay )$/;"	f
vTaskDelayUntil	tasks.c	/^	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )$/;"	f
vTaskDelete	tasks.c	/^	void vTaskDelete( TaskHandle_t xTaskToDelete )$/;"	f
vTaskEndScheduler	tasks.c	/^void vTaskEndScheduler( void )$/;"	f
vTaskEnterCritical	tasks.c	/^	void vTaskEnterCritical( void )$/;"	f
vTaskExitCritical	tasks.c	/^	void vTaskExitCritical( void )$/;"	f
vTaskGetRunTimeStats	tasks.c	/^	void vTaskGetRunTimeStats( char *pcWriteBuffer )$/;"	f
vTaskList	tasks.c	/^	void vTaskList( char * pcWriteBuffer )$/;"	f
vTaskMissedYield	tasks.c	/^void vTaskMissedYield( void )$/;"	f
vTaskPlaceOnEventList	tasks.c	/^void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )$/;"	f
vTaskPlaceOnEventListRestricted	tasks.c	/^	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )$/;"	f
vTaskPlaceOnUnorderedEventList	tasks.c	/^void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )$/;"	f
vTaskPriorityDisinherit	tasks.c	/^	void vTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )$/;"	f
vTaskPriorityInherit	tasks.c	/^	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )$/;"	f
vTaskPrioritySet	tasks.c	/^	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )$/;"	f
vTaskResume	tasks.c	/^	void vTaskResume( TaskHandle_t xTaskToResume )$/;"	f
vTaskSetApplicationTaskTag	tasks.c	/^	void vTaskSetApplicationTaskTag( TaskHandle_t xTask, TaskHookFunction_t pxHookFunction )$/;"	f
vTaskSetTaskNumber	tasks.c	/^	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )$/;"	f
vTaskSetTimeOutState	tasks.c	/^void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )$/;"	f
vTaskStartScheduler	tasks.c	/^void vTaskStartScheduler( void )$/;"	f
vTaskStepTick	tasks.c	/^	void vTaskStepTick( const TickType_t xTicksToJump )$/;"	f
vTaskSuspend	tasks.c	/^	void vTaskSuspend( TaskHandle_t xTaskToSuspend )$/;"	f
vTaskSuspendAll	tasks.c	/^void vTaskSuspendAll( void )$/;"	f
vTaskSwitchContext	tasks.c	/^void vTaskSwitchContext( void )$/;"	f
xDelayedTaskList1	tasks.c	/^PRIVILEGED_DATA static List_t xDelayedTaskList1;						\/*< Delayed tasks. *\/$/;"	v	file:
xDelayedTaskList2	tasks.c	/^PRIVILEGED_DATA static List_t xDelayedTaskList2;						\/*< Delayed tasks (two lists are used - one for delays that have overflowed the current tick count. *\/$/;"	v	file:
xEventListItem	tasks.c	/^	ListItem_t			xEventListItem;		\/*< Used to reference a task from an event list. *\/$/;"	m	struct:tskTaskControlBlock	file:
xGenericListItem	tasks.c	/^	ListItem_t			xGenericListItem;	\/*< The list that the state list item of a task is reference from denotes the state of that task (Ready, Blocked, Suspended ). *\/$/;"	m	struct:tskTaskControlBlock	file:
xIdleTaskHandle	tasks.c	/^	PRIVILEGED_DATA static TaskHandle_t xIdleTaskHandle = NULL;			\/*< Holds the handle of the idle task.  The idle task is created automatically when the scheduler is started. *\/$/;"	v	file:
xMPUSettings	tasks.c	/^		xMPU_SETTINGS	xMPUSettings;		\/*< The MPU settings are defined as part of the port layer.  THIS MUST BE THE SECOND MEMBER OF THE TCB STRUCT. *\/$/;"	m	struct:tskTaskControlBlock	file:
xNewLib_reent	tasks.c	/^		struct 	_reent xNewLib_reent;$/;"	m	struct:tskTaskControlBlock	typeref:struct:tskTaskControlBlock::_reent	file:
xNextTaskUnblockTime	tasks.c	/^PRIVILEGED_DATA static volatile TickType_t xNextTaskUnblockTime		= portMAX_DELAY;$/;"	v	file:
xNumOfOverflows	tasks.c	/^PRIVILEGED_DATA static volatile BaseType_t xNumOfOverflows 			= ( BaseType_t ) 0;$/;"	v	file:
xPendingReadyList	tasks.c	/^PRIVILEGED_DATA static List_t xPendingReadyList;						\/*< Tasks that have been readied while the scheduler was suspended.  They will be moved to the ready list when the scheduler is resumed. *\/$/;"	v	file:
xSchedulerRunning	tasks.c	/^PRIVILEGED_DATA static volatile BaseType_t xSchedulerRunning 		= pdFALSE;$/;"	v	file:
xSuspendedTaskList	tasks.c	/^	PRIVILEGED_DATA static List_t xSuspendedTaskList;					\/*< Tasks that are currently suspended. *\/$/;"	v	file:
xTaskCallApplicationTaskHook	tasks.c	/^	BaseType_t xTaskCallApplicationTaskHook( TaskHandle_t xTask, void *pvParameter )$/;"	f
xTaskCheckForTimeOut	tasks.c	/^BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )$/;"	f
xTaskGenericCreate	tasks.c	/^BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	f
xTaskGetApplicationTaskTag	tasks.c	/^	TaskHookFunction_t xTaskGetApplicationTaskTag( TaskHandle_t xTask )$/;"	f
xTaskGetCurrentTaskHandle	tasks.c	/^	TaskHandle_t xTaskGetCurrentTaskHandle( void )$/;"	f
xTaskGetIdleTaskHandle	tasks.c	/^	TaskHandle_t xTaskGetIdleTaskHandle( void )$/;"	f
xTaskGetSchedulerState	tasks.c	/^	BaseType_t xTaskGetSchedulerState( void )$/;"	f
xTaskGetTickCount	tasks.c	/^TickType_t xTaskGetTickCount( void )$/;"	f
xTaskGetTickCountFromISR	tasks.c	/^TickType_t xTaskGetTickCountFromISR( void )$/;"	f
xTaskIncrementTick	tasks.c	/^BaseType_t xTaskIncrementTick( void )$/;"	f
xTaskRemoveFromEventList	tasks.c	/^BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )$/;"	f
xTaskRemoveFromUnorderedEventList	tasks.c	/^BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )$/;"	f
xTaskResumeAll	tasks.c	/^BaseType_t xTaskResumeAll( void )$/;"	f
xTaskResumeFromISR	tasks.c	/^	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )$/;"	f
xTasksWaitingTermination	tasks.c	/^	PRIVILEGED_DATA static List_t xTasksWaitingTermination;				\/*< Tasks that have been deleted - but their memory not yet freed. *\/$/;"	v	file:
xTickCount	tasks.c	/^PRIVILEGED_DATA static volatile TickType_t xTickCount 				= ( TickType_t ) 0U;$/;"	v	file:
xYieldPending	tasks.c	/^PRIVILEGED_DATA static volatile BaseType_t xYieldPending 			= pdFALSE;$/;"	v	file:
CallbackParameters_t	timers.c	/^} CallbackParameters_t;$/;"	t	typeref:struct:tmrCallbackParameters	file:
DaemonTaskMessage_t	timers.c	/^} DaemonTaskMessage_t;$/;"	t	typeref:struct:tmrTimerQueueMessage	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	timers.c	72;"	d	file:
MPU_WRAPPERS_INCLUDED_FROM_API_FILE	timers.c	87;"	d	file:
TimerParameter_t	timers.c	/^} TimerParameter_t;$/;"	t	typeref:struct:tmrTimerParameters	file:
Timer_t	timers.c	/^typedef xTIMER Timer_t;$/;"	t	file:
pcTimerName	timers.c	/^	const char				*pcTimerName;		\/*<< Text name.  This is not used by the kernel, it is included simply to make debugging easier. *\/ \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	m	struct:tmrTimerControl	file:
prvCheckForValidListAndQueue	timers.c	/^static void prvCheckForValidListAndQueue( void )$/;"	f	file:
prvGetNextExpireTime	timers.c	/^static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )$/;"	f	file:
prvInsertTimerInActiveList	timers.c	/^static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )$/;"	f	file:
prvProcessExpiredTimer	timers.c	/^static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )$/;"	f	file:
prvProcessReceivedCommands	timers.c	/^static void	prvProcessReceivedCommands( void )$/;"	f	file:
prvProcessTimerOrBlockTask	timers.c	/^static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )$/;"	f	file:
prvSampleTimeNow	timers.c	/^static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )$/;"	f	file:
prvSwitchTimerLists	timers.c	/^static void prvSwitchTimerLists( void )$/;"	f	file:
prvTimerTask	timers.c	/^static void prvTimerTask( void *pvParameters )$/;"	f	file:
pvParameter1	timers.c	/^	void *pvParameter1;						\/* << The value that will be used as the callback functions first parameter. *\/$/;"	m	struct:tmrCallbackParameters	file:
pvTimerGetTimerID	timers.c	/^void *pvTimerGetTimerID( const TimerHandle_t xTimer )$/;"	f
pvTimerID	timers.c	/^	void 					*pvTimerID;			\/*<< An ID to identify the timer.  This allows the timer to be identified when the same callback is used for multiple timers. *\/$/;"	m	struct:tmrTimerControl	file:
pxCallbackFunction	timers.c	/^	PendedFunction_t	pxCallbackFunction;	\/* << The callback function to execute. *\/$/;"	m	struct:tmrCallbackParameters	file:
pxCallbackFunction	timers.c	/^	TimerCallbackFunction_t	pxCallbackFunction;	\/*<< The function that will be called when the timer expires. *\/$/;"	m	struct:tmrTimerControl	file:
pxCurrentTimerList	timers.c	/^PRIVILEGED_DATA static List_t *pxCurrentTimerList;$/;"	v	file:
pxOverflowTimerList	timers.c	/^PRIVILEGED_DATA static List_t *pxOverflowTimerList;$/;"	v	file:
pxTimer	timers.c	/^	Timer_t *			pxTimer;			\/*<< The timer to which the command will be applied. *\/$/;"	m	struct:tmrTimerParameters	file:
tmrCallbackParameters	timers.c	/^typedef struct tmrCallbackParameters$/;"	s	file:
tmrNO_DELAY	timers.c	97;"	d	file:
tmrTimerControl	timers.c	/^typedef struct tmrTimerControl$/;"	s	file:
tmrTimerParameters	timers.c	/^typedef struct tmrTimerParameters$/;"	s	file:
tmrTimerQueueMessage	timers.c	/^typedef struct tmrTimerQueueMessage$/;"	s	file:
u	timers.c	/^	} u;$/;"	m	struct:tmrTimerQueueMessage	typeref:union:tmrTimerQueueMessage::__anon1	file:
ulParameter2	timers.c	/^	uint32_t ulParameter2;					\/* << The value that will be used as the callback functions second parameter. *\/$/;"	m	struct:tmrCallbackParameters	file:
uxAutoReload	timers.c	/^	UBaseType_t				uxAutoReload;		\/*<< Set to pdTRUE if the timer should be automatically restarted once expired.  Set to pdFALSE if the timer is, in effect, a one-shot timer. *\/$/;"	m	struct:tmrTimerControl	file:
uxTimerNumber	timers.c	/^		UBaseType_t			uxTimerNumber;		\/*<< An ID assigned by trace tools such as FreeRTOS+Trace *\/$/;"	m	struct:tmrTimerControl	file:
xActiveTimerList1	timers.c	/^PRIVILEGED_DATA static List_t xActiveTimerList1;$/;"	v	file:
xActiveTimerList2	timers.c	/^PRIVILEGED_DATA static List_t xActiveTimerList2;$/;"	v	file:
xCallbackParameters	timers.c	/^			CallbackParameters_t xCallbackParameters;$/;"	m	union:tmrTimerQueueMessage::__anon1	file:
xMessageID	timers.c	/^	BaseType_t			xMessageID;			\/*<< The command being sent to the timer service task. *\/$/;"	m	struct:tmrTimerQueueMessage	file:
xMessageValue	timers.c	/^	TickType_t			xMessageValue;		\/*<< An optional value used by a subset of commands, for example, when changing the period of a timer. *\/$/;"	m	struct:tmrTimerParameters	file:
xTIMER	timers.c	/^} xTIMER;$/;"	t	typeref:struct:tmrTimerControl	file:
xTimerCreate	timers.c	/^TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) \/*lint !e971 Unqualified char types are allowed for strings and single characters only. *\/$/;"	f
xTimerCreateTimerTask	timers.c	/^BaseType_t xTimerCreateTimerTask( void )$/;"	f
xTimerGenericCommand	timers.c	/^BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )$/;"	f
xTimerGetTimerDaemonTaskHandle	timers.c	/^	TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )$/;"	f
xTimerIsTimerActive	timers.c	/^BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )$/;"	f
xTimerListItem	timers.c	/^	ListItem_t				xTimerListItem;		\/*<< Standard linked list item as used by all kernel features for event management. *\/$/;"	m	struct:tmrTimerControl	file:
xTimerParameters	timers.c	/^		TimerParameter_t xTimerParameters;$/;"	m	union:tmrTimerQueueMessage::__anon1	file:
xTimerPendFunctionCall	timers.c	/^	BaseType_t xTimerPendFunctionCall( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, TickType_t xTicksToWait )$/;"	f
xTimerPendFunctionCallFromISR	timers.c	/^	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )$/;"	f
xTimerPeriodInTicks	timers.c	/^	TickType_t				xTimerPeriodInTicks;\/*<< How quickly and often the timer expires. *\/$/;"	m	struct:tmrTimerControl	file:
xTimerQueue	timers.c	/^PRIVILEGED_DATA static QueueHandle_t xTimerQueue = NULL;$/;"	v	file:
xTimerTaskHandle	timers.c	/^	PRIVILEGED_DATA static TaskHandle_t xTimerTaskHandle = NULL;$/;"	v	file:
