
lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009154  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011ac  080092f8  080092f8  0000a2f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4a4  0800a4a4  0000c1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a4a4  0800a4a4  0000b4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4ac  0800a4ac  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4ac  0800a4ac  0000b4ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a4b0  0800a4b0  0000b4b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800a4b4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000344  200001e0  0800a694  0000c1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000524  0800a694  0000c524  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f4a  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aab  00000000  00000000  0002015a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001288  00000000  00000000  00022c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e88  00000000  00000000  00023e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018714  00000000  00000000  00024d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015736  00000000  00000000  0003d42c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094efc  00000000  00000000  00052b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7a5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006064  00000000  00000000  000e7aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000edb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080092dc 	.word	0x080092dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080092dc 	.word	0x080092dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <accelerometer_init>:
#define ADXL345_DEVICE_ADDR (0x53 << 1)
#define ADXL345_REG_DEVID 0x00
#define ADXL345_REG_POWER_CTL 0x2D
#define ADXL345_REG_DATAX0 0x32

uint8_t accelerometer_init(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af04      	add	r7, sp, #16
    uint8_t device_id;

    // 1. Check if a device is present at the address.
    if (HAL_I2C_IsDeviceReady(&hi2c1, ADXL345_DEVICE_ADDR, 2, 100) != HAL_OK) {
 8000f8a:	2364      	movs	r3, #100	@ 0x64
 8000f8c:	2202      	movs	r2, #2
 8000f8e:	21a6      	movs	r1, #166	@ 0xa6
 8000f90:	481c      	ldr	r0, [pc, #112]	@ (8001004 <accelerometer_init+0x80>)
 8000f92:	f002 f9d9 	bl	8003348 <HAL_I2C_IsDeviceReady>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <accelerometer_init+0x1c>
        return ACCELEROMETER_ERROR_NO_DEVICE;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e02d      	b.n	8000ffc <accelerometer_init+0x78>
    }

    // 2. Try to read the Device ID register.
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, ADXL345_DEVICE_ADDR, ADXL345_REG_DEVID, 1, &device_id, 1, 100);
 8000fa0:	2364      	movs	r3, #100	@ 0x64
 8000fa2:	9302      	str	r3, [sp, #8]
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	1dbb      	adds	r3, r7, #6
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2301      	movs	r3, #1
 8000fae:	2200      	movs	r2, #0
 8000fb0:	21a6      	movs	r1, #166	@ 0xa6
 8000fb2:	4814      	ldr	r0, [pc, #80]	@ (8001004 <accelerometer_init+0x80>)
 8000fb4:	f001 ff96 	bl	8002ee4 <HAL_I2C_Mem_Read>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <accelerometer_init+0x42>
        return ACCELEROMETER_ERROR_READ_FAIL;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	e01a      	b.n	8000ffc <accelerometer_init+0x78>
    }

    // 3. Check if the device ID is the correct one for the ADXL345 (0xE5).
    if (device_id != 0xE5) {
 8000fc6:	79bb      	ldrb	r3, [r7, #6]
 8000fc8:	2be5      	cmp	r3, #229	@ 0xe5
 8000fca:	d001      	beq.n	8000fd0 <accelerometer_init+0x4c>
        return ACCELEROMETER_ERROR_WRONG_ID;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	e015      	b.n	8000ffc <accelerometer_init+0x78>
    }

    // 4. Set the POWER_CTL register to 0x08 to enable measurement mode.
    uint8_t power_ctl_data = 0x08;
 8000fd0:	2308      	movs	r3, #8
 8000fd2:	717b      	strb	r3, [r7, #5]
    status = HAL_I2C_Mem_Write(&hi2c1, ADXL345_DEVICE_ADDR, ADXL345_REG_POWER_CTL, 1, &power_ctl_data, 1, 100);
 8000fd4:	2364      	movs	r3, #100	@ 0x64
 8000fd6:	9302      	str	r3, [sp, #8]
 8000fd8:	2301      	movs	r3, #1
 8000fda:	9301      	str	r3, [sp, #4]
 8000fdc:	1d7b      	adds	r3, r7, #5
 8000fde:	9300      	str	r3, [sp, #0]
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	222d      	movs	r2, #45	@ 0x2d
 8000fe4:	21a6      	movs	r1, #166	@ 0xa6
 8000fe6:	4807      	ldr	r0, [pc, #28]	@ (8001004 <accelerometer_init+0x80>)
 8000fe8:	f001 fe82 	bl	8002cf0 <HAL_I2C_Mem_Write>
 8000fec:	4603      	mov	r3, r0
 8000fee:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 8000ff0:	79fb      	ldrb	r3, [r7, #7]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <accelerometer_init+0x76>
        return ACCELEROMETER_ERROR_WRITE_FAIL;
 8000ff6:	2304      	movs	r3, #4
 8000ff8:	e000      	b.n	8000ffc <accelerometer_init+0x78>
    }

    return ACCELEROMETER_OK;
 8000ffa:	2300      	movs	r3, #0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200001fc 	.word	0x200001fc

08001008 <accelerometer_read_XYZ>:


void accelerometer_read_XYZ(int16_t* x, int16_t* y, int16_t* z) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	@ 0x28
 800100c:	af04      	add	r7, sp, #16
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
    uint8_t data_rec[6];

    // Read 6 bytes of data starting from the DATAX0 register.
    HAL_I2C_Mem_Read(&hi2c1, ADXL345_DEVICE_ADDR, ADXL345_REG_DATAX0, 1, data_rec, 6, 100);
 8001014:	2364      	movs	r3, #100	@ 0x64
 8001016:	9302      	str	r3, [sp, #8]
 8001018:	2306      	movs	r3, #6
 800101a:	9301      	str	r3, [sp, #4]
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2301      	movs	r3, #1
 8001024:	2232      	movs	r2, #50	@ 0x32
 8001026:	21a6      	movs	r1, #166	@ 0xa6
 8001028:	4812      	ldr	r0, [pc, #72]	@ (8001074 <accelerometer_read_XYZ+0x6c>)
 800102a:	f001 ff5b 	bl	8002ee4 <HAL_I2C_Mem_Read>

    // Combine the two bytes for each axis.
    *x = (data_rec[1] << 8) | data_rec[0];
 800102e:	7c7b      	ldrb	r3, [r7, #17]
 8001030:	b21b      	sxth	r3, r3
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	b21a      	sxth	r2, r3
 8001036:	7c3b      	ldrb	r3, [r7, #16]
 8001038:	b21b      	sxth	r3, r3
 800103a:	4313      	orrs	r3, r2
 800103c:	b21a      	sxth	r2, r3
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	801a      	strh	r2, [r3, #0]
    *y = (data_rec[3] << 8) | data_rec[2];
 8001042:	7cfb      	ldrb	r3, [r7, #19]
 8001044:	b21b      	sxth	r3, r3
 8001046:	021b      	lsls	r3, r3, #8
 8001048:	b21a      	sxth	r2, r3
 800104a:	7cbb      	ldrb	r3, [r7, #18]
 800104c:	b21b      	sxth	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b21a      	sxth	r2, r3
 8001052:	68bb      	ldr	r3, [r7, #8]
 8001054:	801a      	strh	r2, [r3, #0]
    *z = (data_rec[5] << 8) | data_rec[4];
 8001056:	7d7b      	ldrb	r3, [r7, #21]
 8001058:	b21b      	sxth	r3, r3
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	b21a      	sxth	r2, r3
 800105e:	7d3b      	ldrb	r3, [r7, #20]
 8001060:	b21b      	sxth	r3, r3
 8001062:	4313      	orrs	r3, r2
 8001064:	b21a      	sxth	r2, r3
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	801a      	strh	r2, [r3, #0]
}
 800106a:	bf00      	nop
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	200001fc 	.word	0x200001fc

08001078 <display_writeCommand>:
#define min(a,b) ((a) < (b) ? (a) : (b))


extern SPI_HandleTypeDef hspi2;

void display_writeCommand(uint8_t cmd) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 0);
 8001082:	2200      	movs	r2, #0
 8001084:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001088:	4806      	ldr	r0, [pc, #24]	@ (80010a4 <display_writeCommand+0x2c>)
 800108a:	f001 fcd3 	bl	8002a34 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 800108e:	1df9      	adds	r1, r7, #7
 8001090:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001094:	2201      	movs	r2, #1
 8001096:	4804      	ldr	r0, [pc, #16]	@ (80010a8 <display_writeCommand+0x30>)
 8001098:	f003 fb19 	bl	80046ce <HAL_SPI_Transmit>
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40020400 	.word	0x40020400
 80010a8:	20000250 	.word	0x20000250

080010ac <display_writeData>:


void display_writeData(uint8_t* data, size_t len) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 80010b6:	2201      	movs	r2, #1
 80010b8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010bc:	4807      	ldr	r0, [pc, #28]	@ (80010dc <display_writeData+0x30>)
 80010be:	f001 fcb9 	bl	8002a34 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, data, len, HAL_MAX_DELAY);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4804      	ldr	r0, [pc, #16]	@ (80010e0 <display_writeData+0x34>)
 80010ce:	f003 fafe 	bl	80046ce <HAL_SPI_Transmit>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40020400 	.word	0x40020400
 80010e0:	20000250 	.word	0x20000250

080010e4 <display_reset>:


void display_reset(void) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Display_Res_GPIO_Port, Display_Res_Pin, 0);
 80010e8:	2200      	movs	r2, #0
 80010ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010ee:	4808      	ldr	r0, [pc, #32]	@ (8001110 <display_reset+0x2c>)
 80010f0:	f001 fca0 	bl	8002a34 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80010f4:	200a      	movs	r0, #10
 80010f6:	f001 f951 	bl	800239c <HAL_Delay>
    HAL_GPIO_WritePin(Display_Res_GPIO_Port, Display_Res_Pin, 1);
 80010fa:	2201      	movs	r2, #1
 80010fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001100:	4803      	ldr	r0, [pc, #12]	@ (8001110 <display_reset+0x2c>)
 8001102:	f001 fc97 	bl	8002a34 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001106:	2064      	movs	r0, #100	@ 0x64
 8001108:	f001 f948 	bl	800239c <HAL_Delay>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40020400 	.word	0x40020400

08001114 <display_setAddressWindow>:


void display_setAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8001114:	b590      	push	{r4, r7, lr}
 8001116:	b085      	sub	sp, #20
 8001118:	af00      	add	r7, sp, #0
 800111a:	4604      	mov	r4, r0
 800111c:	4608      	mov	r0, r1
 800111e:	4611      	mov	r1, r2
 8001120:	461a      	mov	r2, r3
 8001122:	4623      	mov	r3, r4
 8001124:	80fb      	strh	r3, [r7, #6]
 8001126:	4603      	mov	r3, r0
 8001128:	80bb      	strh	r3, [r7, #4]
 800112a:	460b      	mov	r3, r1
 800112c:	807b      	strh	r3, [r7, #2]
 800112e:	4613      	mov	r3, r2
 8001130:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];

    // Column Address Set
    display_writeCommand(ST7789_CASET);
 8001132:	202a      	movs	r0, #42	@ 0x2a
 8001134:	f7ff ffa0 	bl	8001078 <display_writeCommand>
    data[0] = (x0 >> 8) & 0xFF;
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	0a1b      	lsrs	r3, r3, #8
 800113c:	b29b      	uxth	r3, r3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	733b      	strb	r3, [r7, #12]
    data[1] = x0 & 0xFF;
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	b2db      	uxtb	r3, r3
 8001146:	737b      	strb	r3, [r7, #13]
    data[2] = (x1 >> 8) & 0xFF;
 8001148:	887b      	ldrh	r3, [r7, #2]
 800114a:	0a1b      	lsrs	r3, r3, #8
 800114c:	b29b      	uxth	r3, r3
 800114e:	b2db      	uxtb	r3, r3
 8001150:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 & 0xFF;
 8001152:	887b      	ldrh	r3, [r7, #2]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	73fb      	strb	r3, [r7, #15]
    display_writeData(data, 4);
 8001158:	f107 030c 	add.w	r3, r7, #12
 800115c:	2104      	movs	r1, #4
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff ffa4 	bl	80010ac <display_writeData>

    // Row Address Set
    display_writeCommand(ST7789_RASET);
 8001164:	202b      	movs	r0, #43	@ 0x2b
 8001166:	f7ff ff87 	bl	8001078 <display_writeCommand>
    data[0] = (y0 >> 8) & 0xFF;
 800116a:	88bb      	ldrh	r3, [r7, #4]
 800116c:	0a1b      	lsrs	r3, r3, #8
 800116e:	b29b      	uxth	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	733b      	strb	r3, [r7, #12]
    data[1] = y0 & 0xFF;
 8001174:	88bb      	ldrh	r3, [r7, #4]
 8001176:	b2db      	uxtb	r3, r3
 8001178:	737b      	strb	r3, [r7, #13]
    data[2] = (y1 >> 8) & 0xFF;
 800117a:	883b      	ldrh	r3, [r7, #0]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	b29b      	uxth	r3, r3
 8001180:	b2db      	uxtb	r3, r3
 8001182:	73bb      	strb	r3, [r7, #14]
    data[3] = y1 & 0xFF;
 8001184:	883b      	ldrh	r3, [r7, #0]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
    display_writeData(data, 4);
 800118a:	f107 030c 	add.w	r3, r7, #12
 800118e:	2104      	movs	r1, #4
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ff8b 	bl	80010ac <display_writeData>

    // Write to RAM
    display_writeCommand(ST7789_RAMWR);
 8001196:	202c      	movs	r0, #44	@ 0x2c
 8001198:	f7ff ff6e 	bl	8001078 <display_writeCommand>
}
 800119c:	bf00      	nop
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd90      	pop	{r4, r7, pc}

080011a4 <display_init>:


void display_init(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
	display_reset();
 80011aa:	f7ff ff9b 	bl	80010e4 <display_reset>

	display_writeCommand(ST7789_SWRESET); // 1: Software reset
 80011ae:	2001      	movs	r0, #1
 80011b0:	f7ff ff62 	bl	8001078 <display_writeCommand>
    HAL_Delay(150);
 80011b4:	2096      	movs	r0, #150	@ 0x96
 80011b6:	f001 f8f1 	bl	800239c <HAL_Delay>

    display_writeCommand(ST7789_SLPOUT); // 2: Out of sleep mode
 80011ba:	2011      	movs	r0, #17
 80011bc:	f7ff ff5c 	bl	8001078 <display_writeCommand>
    HAL_Delay(255);
 80011c0:	20ff      	movs	r0, #255	@ 0xff
 80011c2:	f001 f8eb 	bl	800239c <HAL_Delay>

    uint8_t data;
    data = 0x55; // 16 bits per pixel
 80011c6:	2355      	movs	r3, #85	@ 0x55
 80011c8:	71fb      	strb	r3, [r7, #7]
    display_writeCommand(ST7789_COLMOD); // 3: Set color mode
 80011ca:	203a      	movs	r0, #58	@ 0x3a
 80011cc:	f7ff ff54 	bl	8001078 <display_writeCommand>
    display_writeData(&data, 1);
 80011d0:	1dfb      	adds	r3, r7, #7
 80011d2:	2101      	movs	r1, #1
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff69 	bl	80010ac <display_writeData>
    HAL_Delay(10);
 80011da:	200a      	movs	r0, #10
 80011dc:	f001 f8de 	bl	800239c <HAL_Delay>

    data = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	71fb      	strb	r3, [r7, #7]
    display_writeCommand(ST7789_MADCTL); // 4: Memory access control
 80011e4:	2036      	movs	r0, #54	@ 0x36
 80011e6:	f7ff ff47 	bl	8001078 <display_writeCommand>
    display_writeData(&data, 1);
 80011ea:	1dfb      	adds	r3, r7, #7
 80011ec:	2101      	movs	r1, #1
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff5c 	bl	80010ac <display_writeData>

    display_writeCommand(ST7789_INVON); // 5: Invert display
 80011f4:	2021      	movs	r0, #33	@ 0x21
 80011f6:	f7ff ff3f 	bl	8001078 <display_writeCommand>
    HAL_Delay(10);
 80011fa:	200a      	movs	r0, #10
 80011fc:	f001 f8ce 	bl	800239c <HAL_Delay>

    display_writeCommand(ST7789_NORON); // 6: Normal display on
 8001200:	2013      	movs	r0, #19
 8001202:	f7ff ff39 	bl	8001078 <display_writeCommand>
    HAL_Delay(10);
 8001206:	200a      	movs	r0, #10
 8001208:	f001 f8c8 	bl	800239c <HAL_Delay>

    display_writeCommand(ST7789_DISPON); // 7: Main screen turn on
 800120c:	2029      	movs	r0, #41	@ 0x29
 800120e:	f7ff ff33 	bl	8001078 <display_writeCommand>
    HAL_Delay(255);
 8001212:	20ff      	movs	r0, #255	@ 0xff
 8001214:	f001 f8c2 	bl	800239c <HAL_Delay>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <display_fillScreen>:


void display_fillScreen(uint16_t color) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	80fb      	strh	r3, [r7, #6]
    display_setAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800122a:	23ef      	movs	r3, #239	@ 0xef
 800122c:	22ef      	movs	r2, #239	@ 0xef
 800122e:	2100      	movs	r1, #0
 8001230:	2000      	movs	r0, #0
 8001232:	f7ff ff6f 	bl	8001114 <display_setAddressWindow>

    uint8_t color_data[2] = {(color >> 8) & 0xFF, color & 0xFF};
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	0a1b      	lsrs	r3, r3, #8
 800123a:	b29b      	uxth	r3, r3
 800123c:	b2db      	uxtb	r3, r3
 800123e:	723b      	strb	r3, [r7, #8]
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	b2db      	uxtb	r3, r3
 8001244:	727b      	strb	r3, [r7, #9]

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800124c:	480c      	ldr	r0, [pc, #48]	@ (8001280 <display_fillScreen+0x60>)
 800124e:	f001 fbf1 	bl	8002a34 <HAL_GPIO_WritePin>

    for (uint32_t i = 0; i < ST7789_WIDTH * ST7789_HEIGHT; i++) {
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	e00a      	b.n	800126e <display_fillScreen+0x4e>
        HAL_SPI_Transmit(&hspi2, color_data, 2, HAL_MAX_DELAY);
 8001258:	f107 0108 	add.w	r1, r7, #8
 800125c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001260:	2202      	movs	r2, #2
 8001262:	4808      	ldr	r0, [pc, #32]	@ (8001284 <display_fillScreen+0x64>)
 8001264:	f003 fa33 	bl	80046ce <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < ST7789_WIDTH * ST7789_HEIGHT; i++) {
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	3301      	adds	r3, #1
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 8001274:	d3f0      	bcc.n	8001258 <display_fillScreen+0x38>
    }
}
 8001276:	bf00      	nop
 8001278:	bf00      	nop
 800127a:	3710      	adds	r7, #16
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40020400 	.word	0x40020400
 8001284:	20000250 	.word	0x20000250

08001288 <display_drawChar>:


void display_drawChar(uint16_t x, uint16_t y, char character, const Font* font, uint16_t foreground, uint16_t background) {
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b089      	sub	sp, #36	@ 0x24
 800128c:	af00      	add	r7, sp, #0
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	4603      	mov	r3, r0
 8001292:	81fb      	strh	r3, [r7, #14]
 8001294:	460b      	mov	r3, r1
 8001296:	81bb      	strh	r3, [r7, #12]
 8001298:	4613      	mov	r3, r2
 800129a:	72fb      	strb	r3, [r7, #11]
    if (character < font->min_character || character > font->max_character) {
 800129c:	7afb      	ldrb	r3, [r7, #11]
 800129e:	b29a      	uxth	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	889b      	ldrh	r3, [r3, #4]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d373      	bcc.n	8001390 <display_drawChar+0x108>
 80012a8:	7afb      	ldrb	r3, [r7, #11]
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	88db      	ldrh	r3, [r3, #6]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d86d      	bhi.n	8001390 <display_drawChar+0x108>
        return;
    }
    if ((x + font->width > ST7789_WIDTH) || (y + font->height > ST7789_HEIGHT)) {
 80012b4:	89fb      	ldrh	r3, [r7, #14]
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	8812      	ldrh	r2, [r2, #0]
 80012ba:	4413      	add	r3, r2
 80012bc:	2bf0      	cmp	r3, #240	@ 0xf0
 80012be:	dc69      	bgt.n	8001394 <display_drawChar+0x10c>
 80012c0:	89bb      	ldrh	r3, [r7, #12]
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	8852      	ldrh	r2, [r2, #2]
 80012c6:	4413      	add	r3, r2
 80012c8:	2bf0      	cmp	r3, #240	@ 0xf0
 80012ca:	dc63      	bgt.n	8001394 <display_drawChar+0x10c>
        return;
    }

    uint32_t offset = (character - font->min_character) * font->height;
 80012cc:	7afb      	ldrb	r3, [r7, #11]
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	8892      	ldrh	r2, [r2, #4]
 80012d2:	1a9b      	subs	r3, r3, r2
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	8852      	ldrh	r2, [r2, #2]
 80012d8:	fb02 f303 	mul.w	r3, r2, r3
 80012dc:	61bb      	str	r3, [r7, #24]

    // character bounding box
    display_setAddressWindow(x, y, x + font->width - 1, y + font->height - 1);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	881a      	ldrh	r2, [r3, #0]
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	4413      	add	r3, r2
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	3b01      	subs	r3, #1
 80012ea:	b29c      	uxth	r4, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	885a      	ldrh	r2, [r3, #2]
 80012f0:	89bb      	ldrh	r3, [r7, #12]
 80012f2:	4413      	add	r3, r2
 80012f4:	b29b      	uxth	r3, r3
 80012f6:	3b01      	subs	r3, #1
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	89b9      	ldrh	r1, [r7, #12]
 80012fc:	89f8      	ldrh	r0, [r7, #14]
 80012fe:	4622      	mov	r2, r4
 8001300:	f7ff ff08 	bl	8001114 <display_setAddressWindow>

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 8001304:	2201      	movs	r2, #1
 8001306:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800130a:	4824      	ldr	r0, [pc, #144]	@ (800139c <display_drawChar+0x114>)
 800130c:	f001 fb92 	bl	8002a34 <HAL_GPIO_WritePin>

    for (uint16_t i = 0; i < font->height; i++) {
 8001310:	2300      	movs	r3, #0
 8001312:	83fb      	strh	r3, [r7, #30]
 8001314:	e036      	b.n	8001384 <display_drawChar+0xfc>
        for (uint16_t j = 0; j < font->width; j++) {
 8001316:	2300      	movs	r3, #0
 8001318:	83bb      	strh	r3, [r7, #28]
 800131a:	e02b      	b.n	8001374 <display_drawChar+0xec>
        	uint16_t bit = font->data[offset + i] & (0x8000 >> j);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689a      	ldr	r2, [r3, #8]
 8001320:	8bf9      	ldrh	r1, [r7, #30]
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	440b      	add	r3, r1
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	4413      	add	r3, r2
 800132a:	881b      	ldrh	r3, [r3, #0]
 800132c:	b21a      	sxth	r2, r3
 800132e:	8bbb      	ldrh	r3, [r7, #28]
 8001330:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001334:	fa41 f303 	asr.w	r3, r1, r3
 8001338:	b21b      	sxth	r3, r3
 800133a:	4013      	ands	r3, r2
 800133c:	b21b      	sxth	r3, r3
 800133e:	82fb      	strh	r3, [r7, #22]
        	uint16_t color = bit ? foreground : background;
 8001340:	8afb      	ldrh	r3, [r7, #22]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <display_drawChar+0xc2>
 8001346:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001348:	e000      	b.n	800134c <display_drawChar+0xc4>
 800134a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800134c:	82bb      	strh	r3, [r7, #20]
        	uint8_t color_bytes[2] = { (color >> 8) & 0xFF, color & 0xFF };
 800134e:	8abb      	ldrh	r3, [r7, #20]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	b29b      	uxth	r3, r3
 8001354:	b2db      	uxtb	r3, r3
 8001356:	743b      	strb	r3, [r7, #16]
 8001358:	8abb      	ldrh	r3, [r7, #20]
 800135a:	b2db      	uxtb	r3, r3
 800135c:	747b      	strb	r3, [r7, #17]
            HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
 800135e:	f107 0110 	add.w	r1, r7, #16
 8001362:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001366:	2202      	movs	r2, #2
 8001368:	480d      	ldr	r0, [pc, #52]	@ (80013a0 <display_drawChar+0x118>)
 800136a:	f003 f9b0 	bl	80046ce <HAL_SPI_Transmit>
        for (uint16_t j = 0; j < font->width; j++) {
 800136e:	8bbb      	ldrh	r3, [r7, #28]
 8001370:	3301      	adds	r3, #1
 8001372:	83bb      	strh	r3, [r7, #28]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	8bba      	ldrh	r2, [r7, #28]
 800137a:	429a      	cmp	r2, r3
 800137c:	d3ce      	bcc.n	800131c <display_drawChar+0x94>
    for (uint16_t i = 0; i < font->height; i++) {
 800137e:	8bfb      	ldrh	r3, [r7, #30]
 8001380:	3301      	adds	r3, #1
 8001382:	83fb      	strh	r3, [r7, #30]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	885b      	ldrh	r3, [r3, #2]
 8001388:	8bfa      	ldrh	r2, [r7, #30]
 800138a:	429a      	cmp	r2, r3
 800138c:	d3c3      	bcc.n	8001316 <display_drawChar+0x8e>
 800138e:	e002      	b.n	8001396 <display_drawChar+0x10e>
        return;
 8001390:	bf00      	nop
 8001392:	e000      	b.n	8001396 <display_drawChar+0x10e>
        return;
 8001394:	bf00      	nop
        }
    }
}
 8001396:	3724      	adds	r7, #36	@ 0x24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}
 800139c:	40020400 	.word	0x40020400
 80013a0:	20000250 	.word	0x20000250

080013a4 <display_writeString>:
		HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
    }
}


void display_writeString(uint16_t x, uint16_t y, const char* str, const Font* font, uint16_t foreground, uint16_t background) {
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b089      	sub	sp, #36	@ 0x24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	60ba      	str	r2, [r7, #8]
 80013ac:	607b      	str	r3, [r7, #4]
 80013ae:	4603      	mov	r3, r0
 80013b0:	81fb      	strh	r3, [r7, #14]
 80013b2:	460b      	mov	r3, r1
 80013b4:	81bb      	strh	r3, [r7, #12]
    if (font == NULL || str == NULL) {
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d031      	beq.n	8001420 <display_writeString+0x7c>
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d02e      	beq.n	8001420 <display_writeString+0x7c>
        return;
    }

    uint16_t start_x = x;
 80013c2:	89fb      	ldrh	r3, [r7, #14]
 80013c4:	82bb      	strh	r3, [r7, #20]

    for (uint8_t i = 0; i < strlen(str); i++) {
 80013c6:	2300      	movs	r3, #0
 80013c8:	75fb      	strb	r3, [r7, #23]
 80013ca:	e021      	b.n	8001410 <display_writeString+0x6c>
        if (x + font->width > ST7789_WIDTH) {
 80013cc:	89fb      	ldrh	r3, [r7, #14]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	8812      	ldrh	r2, [r2, #0]
 80013d2:	4413      	add	r3, r2
 80013d4:	2bf0      	cmp	r3, #240	@ 0xf0
 80013d6:	dd06      	ble.n	80013e6 <display_writeString+0x42>
        	 // virtual \n
            y += font->height;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	885a      	ldrh	r2, [r3, #2]
 80013dc:	89bb      	ldrh	r3, [r7, #12]
 80013de:	4413      	add	r3, r2
 80013e0:	81bb      	strh	r3, [r7, #12]
            x = start_x;
 80013e2:	8abb      	ldrh	r3, [r7, #20]
 80013e4:	81fb      	strh	r3, [r7, #14]
        }

        display_drawChar(x, y, str[i], font, foreground, background);
 80013e6:	7dfb      	ldrb	r3, [r7, #23]
 80013e8:	68ba      	ldr	r2, [r7, #8]
 80013ea:	4413      	add	r3, r2
 80013ec:	781a      	ldrb	r2, [r3, #0]
 80013ee:	89b9      	ldrh	r1, [r7, #12]
 80013f0:	89f8      	ldrh	r0, [r7, #14]
 80013f2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80013f4:	9301      	str	r3, [sp, #4]
 80013f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f7ff ff44 	bl	8001288 <display_drawChar>
        x += font->width;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	881a      	ldrh	r2, [r3, #0]
 8001404:	89fb      	ldrh	r3, [r7, #14]
 8001406:	4413      	add	r3, r2
 8001408:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < strlen(str); i++) {
 800140a:	7dfb      	ldrb	r3, [r7, #23]
 800140c:	3301      	adds	r3, #1
 800140e:	75fb      	strb	r3, [r7, #23]
 8001410:	7dfc      	ldrb	r4, [r7, #23]
 8001412:	68b8      	ldr	r0, [r7, #8]
 8001414:	f7fe ff34 	bl	8000280 <strlen>
 8001418:	4603      	mov	r3, r0
 800141a:	429c      	cmp	r4, r3
 800141c:	d3d6      	bcc.n	80013cc <display_writeString+0x28>
 800141e:	e000      	b.n	8001422 <display_writeString+0x7e>
        return;
 8001420:	bf00      	nop
    }
}
 8001422:	371c      	adds	r7, #28
 8001424:	46bd      	mov	sp, r7
 8001426:	bd90      	pop	{r4, r7, pc}

08001428 <HC12_sendData>:

#define START_BYTE 0xAA
#define DEVICE_ID  0x42


void HC12_sendData(float x, float y, float z, float dist) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b08c      	sub	sp, #48	@ 0x30
 800142c:	af00      	add	r7, sp, #0
 800142e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001432:	edc7 0a02 	vstr	s1, [r7, #8]
 8001436:	ed87 1a01 	vstr	s2, [r7, #4]
 800143a:	edc7 1a00 	vstr	s3, [r7]
    DataPacket pkt;
    pkt.startByte = START_BYTE;
 800143e:	23aa      	movs	r3, #170	@ 0xaa
 8001440:	753b      	strb	r3, [r7, #20]
    pkt.deviceId  = DEVICE_ID;
 8001442:	2342      	movs	r3, #66	@ 0x42
 8001444:	757b      	strb	r3, [r7, #21]
    pkt.x = x;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f8c7 3016 	str.w	r3, [r7, #22]
    pkt.y = y;
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	f8c7 301a 	str.w	r3, [r7, #26]
    pkt.z = z;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f8c7 301e 	str.w	r3, [r7, #30]
    pkt.dist = dist;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	f8c7 3022 	str.w	r3, [r7, #34]	@ 0x22

    uint8_t *ptr = (uint8_t*)&pkt;
 800145e:	f107 0314 	add.w	r3, r7, #20
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
    pkt.checksum = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    for(int i = 0; i < sizeof(DataPacket) - 1; i++) {
 800146a:	2300      	movs	r3, #0
 800146c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800146e:	e00c      	b.n	800148a <HC12_sendData+0x62>
        pkt.checksum ^= ptr[i];
 8001470:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001476:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001478:	440b      	add	r3, r1
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4053      	eors	r3, r2
 800147e:	b2db      	uxtb	r3, r3
 8001480:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    for(int i = 0; i < sizeof(DataPacket) - 1; i++) {
 8001484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001486:	3301      	adds	r3, #1
 8001488:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800148a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148c:	2b11      	cmp	r3, #17
 800148e:	d9ef      	bls.n	8001470 <HC12_sendData+0x48>
    }

    HAL_UART_Transmit(&huart1, (uint8_t*)&pkt, sizeof(DataPacket), 100);
 8001490:	f107 0114 	add.w	r1, r7, #20
 8001494:	2364      	movs	r3, #100	@ 0x64
 8001496:	2213      	movs	r2, #19
 8001498:	4803      	ldr	r0, [pc, #12]	@ (80014a8 <HC12_sendData+0x80>)
 800149a:	f004 f8eb 	bl	8005674 <HAL_UART_Transmit>
}
 800149e:	bf00      	nop
 80014a0:	3730      	adds	r7, #48	@ 0x30
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	200002f0 	.word	0x200002f0

080014ac <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  if (file == 1){
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d106      	bne.n	80014cc <_write+0x20>
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	230a      	movs	r3, #10
 80014c4:	68b9      	ldr	r1, [r7, #8]
 80014c6:	4804      	ldr	r0, [pc, #16]	@ (80014d8 <_write+0x2c>)
 80014c8:	f004 f8d4 	bl	8005674 <HAL_UART_Transmit>
  }
  return len;
 80014cc:	687b      	ldr	r3, [r7, #4]
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000338 	.word	0x20000338

080014dc <print>:
void print (const char *format, ...){
 80014dc:	b40f      	push	{r0, r1, r2, r3}
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
        va_list args;
        va_start(args, format);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	607b      	str	r3, [r7, #4]
        vprintf(format, args);
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	6938      	ldr	r0, [r7, #16]
 80014ee:	f005 fec7 	bl	8007280 <viprintf>
        va_end(args);
        fflush(stdout);
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <print+0x30>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f005 fd85 	bl	8007008 <fflush>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001508:	b004      	add	sp, #16
 800150a:	4770      	bx	lr
 800150c:	20000024 	.word	0x20000024

08001510 <HAL_TIM_IC_CaptureCallback>:
float Distance  = 0;

#define TRIG_PIN GPIO_PIN_9
#define TRIG_PORT GPIOA

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7f1b      	ldrb	r3, [r3, #28]
 800151c:	2b01      	cmp	r3, #1
 800151e:	f040 8082 	bne.w	8001626 <HAL_TIM_IC_CaptureCallback+0x116>
		if (Is_First_Captured==0) {
 8001522:	4b45      	ldr	r3, [pc, #276]	@ (8001638 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d11a      	bne.n	8001560 <HAL_TIM_IC_CaptureCallback+0x50>
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800152a:	2100      	movs	r1, #0
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f003 fd99 	bl	8005064 <HAL_TIM_ReadCapturedValue>
 8001532:	4603      	mov	r3, r0
 8001534:	4a41      	ldr	r2, [pc, #260]	@ (800163c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001536:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;
 8001538:	4b3f      	ldr	r3, [pc, #252]	@ (8001638 <HAL_TIM_IC_CaptureCallback+0x128>)
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	6a1a      	ldr	r2, [r3, #32]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f022 020a 	bic.w	r2, r2, #10
 800154c:	621a      	str	r2, [r3, #32]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6a1a      	ldr	r2, [r3, #32]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f042 0202 	orr.w	r2, r2, #2
 800155c:	621a      	str	r2, [r3, #32]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 800155e:	e062      	b.n	8001626 <HAL_TIM_IC_CaptureCallback+0x116>
		else if (Is_First_Captured==1) {
 8001560:	4b35      	ldr	r3, [pc, #212]	@ (8001638 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b01      	cmp	r3, #1
 8001566:	d15e      	bne.n	8001626 <HAL_TIM_IC_CaptureCallback+0x116>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001568:	2100      	movs	r1, #0
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f003 fd7a 	bl	8005064 <HAL_TIM_ReadCapturedValue>
 8001570:	4603      	mov	r3, r0
 8001572:	4a33      	ldr	r2, [pc, #204]	@ (8001640 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001574:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2200      	movs	r2, #0
 800157c:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1) {
 800157e:	4b30      	ldr	r3, [pc, #192]	@ (8001640 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	4b2e      	ldr	r3, [pc, #184]	@ (800163c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d907      	bls.n	800159a <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 800158a:	4b2d      	ldr	r3, [pc, #180]	@ (8001640 <HAL_TIM_IC_CaptureCallback+0x130>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b2b      	ldr	r3, [pc, #172]	@ (800163c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	4a2b      	ldr	r2, [pc, #172]	@ (8001644 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001596:	6013      	str	r3, [r2, #0]
 8001598:	e00f      	b.n	80015ba <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2){
 800159a:	4b28      	ldr	r3, [pc, #160]	@ (800163c <HAL_TIM_IC_CaptureCallback+0x12c>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	4b28      	ldr	r3, [pc, #160]	@ (8001640 <HAL_TIM_IC_CaptureCallback+0x130>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d909      	bls.n	80015ba <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80015a6:	4b26      	ldr	r3, [pc, #152]	@ (8001640 <HAL_TIM_IC_CaptureCallback+0x130>)
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	4b24      	ldr	r3, [pc, #144]	@ (800163c <HAL_TIM_IC_CaptureCallback+0x12c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80015b4:	33ff      	adds	r3, #255	@ 0xff
 80015b6:	4a23      	ldr	r2, [pc, #140]	@ (8001644 <HAL_TIM_IC_CaptureCallback+0x134>)
 80015b8:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 80015ba:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <HAL_TIM_IC_CaptureCallback+0x134>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7fe ffa8 	bl	8000514 <__aeabi_ui2d>
 80015c4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001630 <HAL_TIM_IC_CaptureCallback+0x120>)
 80015c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ca:	f7ff f81d 	bl	8000608 <__aeabi_dmul>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4610      	mov	r0, r2
 80015d4:	4619      	mov	r1, r3
 80015d6:	f04f 0200 	mov.w	r2, #0
 80015da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015de:	f7ff f93d 	bl	800085c <__aeabi_ddiv>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	4610      	mov	r0, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f7ff fae5 	bl	8000bb8 <__aeabi_d2f>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4a15      	ldr	r2, [pc, #84]	@ (8001648 <HAL_TIM_IC_CaptureCallback+0x138>)
 80015f2:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 0;
 80015f4:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <HAL_TIM_IC_CaptureCallback+0x128>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6a1a      	ldr	r2, [r3, #32]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f022 020a 	bic.w	r2, r2, #10
 8001608:	621a      	str	r2, [r3, #32]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	6a12      	ldr	r2, [r2, #32]
 8001614:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8001616:	4b0d      	ldr	r3, [pc, #52]	@ (800164c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	68da      	ldr	r2, [r3, #12]
 800161c:	4b0b      	ldr	r3, [pc, #44]	@ (800164c <HAL_TIM_IC_CaptureCallback+0x13c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f022 0202 	bic.w	r2, r2, #2
 8001624:	60da      	str	r2, [r3, #12]
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	b020c49c 	.word	0xb020c49c
 8001634:	3fa16872 	.word	0x3fa16872
 8001638:	200003c8 	.word	0x200003c8
 800163c:	200003bc 	.word	0x200003bc
 8001640:	200003c0 	.word	0x200003c0
 8001644:	200003c4 	.word	0x200003c4
 8001648:	200003cc 	.word	0x200003cc
 800164c:	200002a8 	.word	0x200002a8

08001650 <delay>:

void delay(uint16_t time){
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800165a:	4b09      	ldr	r3, [pc, #36]	@ (8001680 <delay+0x30>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2200      	movs	r2, #0
 8001660:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < time);
 8001662:	bf00      	nop
 8001664:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <delay+0x30>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	429a      	cmp	r2, r3
 800166e:	d3f9      	bcc.n	8001664 <delay+0x14>
}
 8001670:	bf00      	nop
 8001672:	bf00      	nop
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	200002a8 	.word	0x200002a8

08001684 <HCSR04_Read>:

void HCSR04_Read (void){
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8001688:	2201      	movs	r2, #1
 800168a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800168e:	480b      	ldr	r0, [pc, #44]	@ (80016bc <HCSR04_Read+0x38>)
 8001690:	f001 f9d0 	bl	8002a34 <HAL_GPIO_WritePin>
	delay(10);
 8001694:	200a      	movs	r0, #10
 8001696:	f7ff ffdb 	bl	8001650 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016a0:	4806      	ldr	r0, [pc, #24]	@ (80016bc <HCSR04_Read+0x38>)
 80016a2:	f001 f9c7 	bl	8002a34 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80016a6:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <HCSR04_Read+0x3c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	68da      	ldr	r2, [r3, #12]
 80016ac:	4b04      	ldr	r3, [pc, #16]	@ (80016c0 <HCSR04_Read+0x3c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f042 0202 	orr.w	r2, r2, #2
 80016b4:	60da      	str	r2, [r3, #12]
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020000 	.word	0x40020000
 80016c0:	200002a8 	.word	0x200002a8

080016c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016c8:	b092      	sub	sp, #72	@ 0x48
 80016ca:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016cc:	f000 fdf4 	bl	80022b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d0:	f000 f948 	bl	8001964 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d4:	f000 fabc 	bl	8001c50 <MX_GPIO_Init>
  MX_SPI2_Init();
 80016d8:	f000 f9da 	bl	8001a90 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80016dc:	f000 fa8e 	bl	8001bfc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80016e0:	f000 f9a8 	bl	8001a34 <MX_I2C1_Init>
  MX_TIM1_Init();
 80016e4:	f000 fa0a 	bl	8001afc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80016e8:	f000 fa5e 	bl	8001ba8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_1);
 80016ec:	2100      	movs	r1, #0
 80016ee:	488b      	ldr	r0, [pc, #556]	@ (800191c <main+0x258>)
 80016f0:	f003 fa5e 	bl	8004bb0 <HAL_TIM_IC_Start>
  display_init();
 80016f4:	f7ff fd56 	bl	80011a4 <display_init>

  display_fillScreen(BLACK);
 80016f8:	2000      	movs	r0, #0
 80016fa:	f7ff fd91 	bl	8001220 <display_fillScreen>
  display_writeString(10, 10, "Initializing ADXL345...!", &Font11x18, WHITE, BLACK);
 80016fe:	2300      	movs	r3, #0
 8001700:	9301      	str	r3, [sp, #4]
 8001702:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4b85      	ldr	r3, [pc, #532]	@ (8001920 <main+0x25c>)
 800170a:	4a86      	ldr	r2, [pc, #536]	@ (8001924 <main+0x260>)
 800170c:	210a      	movs	r1, #10
 800170e:	200a      	movs	r0, #10
 8001710:	f7ff fe48 	bl	80013a4 <display_writeString>
  HAL_Delay(1000);
 8001714:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001718:	f000 fe40 	bl	800239c <HAL_Delay>

//  ultrassonic_sensor_init();
  print("Sensor init complete.\r\n");
 800171c:	4882      	ldr	r0, [pc, #520]	@ (8001928 <main+0x264>)
 800171e:	f7ff fedd 	bl	80014dc <print>

  uint8_t init_status = accelerometer_init();
 8001722:	f7ff fc2f 	bl	8000f84 <accelerometer_init>
 8001726:	4603      	mov	r3, r0
 8001728:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (init_status == ACCELEROMETER_OK) {
 800172c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001730:	2b00      	cmp	r3, #0
 8001732:	d119      	bne.n	8001768 <main+0xa4>
	  display_fillScreen(BLACK);
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff fd73 	bl	8001220 <display_fillScreen>
	  display_writeString(10, 10, "ADXL345 OK!", &Font11x18, GREEN, BLACK);
 800173a:	2300      	movs	r3, #0
 800173c:	9301      	str	r3, [sp, #4]
 800173e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	4b76      	ldr	r3, [pc, #472]	@ (8001920 <main+0x25c>)
 8001746:	4a79      	ldr	r2, [pc, #484]	@ (800192c <main+0x268>)
 8001748:	210a      	movs	r1, #10
 800174a:	200a      	movs	r0, #10
 800174c:	f7ff fe2a 	bl	80013a4 <display_writeString>

      // Halt the program on failure to keep the error message on screen
      while(1);
  }

  HAL_Delay(1000); // Wait a moment
 8001750:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001754:	f000 fe22 	bl	800239c <HAL_Delay>
  display_fillScreen(BLACK);
 8001758:	2000      	movs	r0, #0
 800175a:	f7ff fd61 	bl	8001220 <display_fillScreen>


  HAL_Delay(1000);
 800175e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001762:	f000 fe1b 	bl	800239c <HAL_Delay>
 8001766:	e016      	b.n	8001796 <main+0xd2>
	  display_fillScreen(BLACK);
 8001768:	2000      	movs	r0, #0
 800176a:	f7ff fd59 	bl	8001220 <display_fillScreen>
      sprintf(error_buffer, "ADXL345 Err: %d", init_status);
 800176e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001772:	463b      	mov	r3, r7
 8001774:	496e      	ldr	r1, [pc, #440]	@ (8001930 <main+0x26c>)
 8001776:	4618      	mov	r0, r3
 8001778:	f005 fd1c 	bl	80071b4 <siprintf>
      display_writeString(10, 10, error_buffer, &Font11x18, RED, BLACK);
 800177c:	463a      	mov	r2, r7
 800177e:	2300      	movs	r3, #0
 8001780:	9301      	str	r3, [sp, #4]
 8001782:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	4b65      	ldr	r3, [pc, #404]	@ (8001920 <main+0x25c>)
 800178a:	210a      	movs	r1, #10
 800178c:	200a      	movs	r0, #10
 800178e:	f7ff fe09 	bl	80013a4 <display_writeString>
      while(1);
 8001792:	bf00      	nop
 8001794:	e7fd      	b.n	8001792 <main+0xce>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // 1. Read the raw sensor data
	print("Yes\r\n");
 8001796:	4867      	ldr	r0, [pc, #412]	@ (8001934 <main+0x270>)
 8001798:	f7ff fea0 	bl	80014dc <print>
    accelerometer_read_XYZ(&x_raw, &y_raw, &z_raw);
 800179c:	4a66      	ldr	r2, [pc, #408]	@ (8001938 <main+0x274>)
 800179e:	4967      	ldr	r1, [pc, #412]	@ (800193c <main+0x278>)
 80017a0:	4867      	ldr	r0, [pc, #412]	@ (8001940 <main+0x27c>)
 80017a2:	f7ff fc31 	bl	8001008 <accelerometer_read_XYZ>
    HCSR04_Read();
 80017a6:	f7ff ff6d 	bl	8001684 <HCSR04_Read>

    // 2. Convert raw data to milli-g's (mg)
    float x_mg = x_raw * 4.0f;
 80017aa:	4b65      	ldr	r3, [pc, #404]	@ (8001940 <main+0x27c>)
 80017ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017b0:	ee07 3a90 	vmov	s15, r3
 80017b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80017bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017c0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float y_mg = y_raw * 4.0f;
 80017c4:	4b5d      	ldr	r3, [pc, #372]	@ (800193c <main+0x278>)
 80017c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ca:	ee07 3a90 	vmov	s15, r3
 80017ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d2:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80017d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017da:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float z_mg = z_raw * 4.0f;
 80017de:	4b56      	ldr	r3, [pc, #344]	@ (8001938 <main+0x274>)
 80017e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ec:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80017f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017f4:	edc7 7a08 	vstr	s15, [r7, #32]

    // 3. Format the data into strings to be displayed
    // Use "%.0f" to print the float with no decimal places
    sprintf(display_buffer, "X: %.0f mg ", x_mg);
 80017f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017fa:	f7fe fead 	bl	8000558 <__aeabi_f2d>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4950      	ldr	r1, [pc, #320]	@ (8001944 <main+0x280>)
 8001804:	4850      	ldr	r0, [pc, #320]	@ (8001948 <main+0x284>)
 8001806:	f005 fcd5 	bl	80071b4 <siprintf>
    display_writeString(40, 80, display_buffer, &Font11x18, WHITE, BLACK);
 800180a:	2300      	movs	r3, #0
 800180c:	9301      	str	r3, [sp, #4]
 800180e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	4b42      	ldr	r3, [pc, #264]	@ (8001920 <main+0x25c>)
 8001816:	4a4c      	ldr	r2, [pc, #304]	@ (8001948 <main+0x284>)
 8001818:	2150      	movs	r1, #80	@ 0x50
 800181a:	2028      	movs	r0, #40	@ 0x28
 800181c:	f7ff fdc2 	bl	80013a4 <display_writeString>

    sprintf(display_buffer, "Y: %.0f mg ", y_mg);
 8001820:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001822:	f7fe fe99 	bl	8000558 <__aeabi_f2d>
 8001826:	4602      	mov	r2, r0
 8001828:	460b      	mov	r3, r1
 800182a:	4948      	ldr	r1, [pc, #288]	@ (800194c <main+0x288>)
 800182c:	4846      	ldr	r0, [pc, #280]	@ (8001948 <main+0x284>)
 800182e:	f005 fcc1 	bl	80071b4 <siprintf>
    display_writeString(40, 110, display_buffer, &Font11x18, WHITE, BLACK);
 8001832:	2300      	movs	r3, #0
 8001834:	9301      	str	r3, [sp, #4]
 8001836:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	4b38      	ldr	r3, [pc, #224]	@ (8001920 <main+0x25c>)
 800183e:	4a42      	ldr	r2, [pc, #264]	@ (8001948 <main+0x284>)
 8001840:	216e      	movs	r1, #110	@ 0x6e
 8001842:	2028      	movs	r0, #40	@ 0x28
 8001844:	f7ff fdae 	bl	80013a4 <display_writeString>

    sprintf(display_buffer, "Z: %.0f mg ", z_mg);
 8001848:	6a38      	ldr	r0, [r7, #32]
 800184a:	f7fe fe85 	bl	8000558 <__aeabi_f2d>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	493f      	ldr	r1, [pc, #252]	@ (8001950 <main+0x28c>)
 8001854:	483c      	ldr	r0, [pc, #240]	@ (8001948 <main+0x284>)
 8001856:	f005 fcad 	bl	80071b4 <siprintf>
    display_writeString(40, 140, display_buffer, &Font11x18, z_mg < 500 ? RED : WHITE, BLACK);
 800185a:	edd7 7a08 	vldr	s15, [r7, #32]
 800185e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001954 <main+0x290>
 8001862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186a:	d502      	bpl.n	8001872 <main+0x1ae>
 800186c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001870:	e001      	b.n	8001876 <main+0x1b2>
 8001872:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001876:	2200      	movs	r2, #0
 8001878:	9201      	str	r2, [sp, #4]
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	4b28      	ldr	r3, [pc, #160]	@ (8001920 <main+0x25c>)
 800187e:	4a32      	ldr	r2, [pc, #200]	@ (8001948 <main+0x284>)
 8001880:	218c      	movs	r1, #140	@ 0x8c
 8001882:	2028      	movs	r0, #40	@ 0x28
 8001884:	f7ff fd8e 	bl	80013a4 <display_writeString>

//    ultrassonic_sensor_read();
//    float distance = ultrassonic_sensor_get_dist_cm();
    sprintf(display_buffer, "Distance: %.2f cm ", Distance);
 8001888:	4b33      	ldr	r3, [pc, #204]	@ (8001958 <main+0x294>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fe63 	bl	8000558 <__aeabi_f2d>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4931      	ldr	r1, [pc, #196]	@ (800195c <main+0x298>)
 8001898:	482b      	ldr	r0, [pc, #172]	@ (8001948 <main+0x284>)
 800189a:	f005 fc8b 	bl	80071b4 <siprintf>


    sprintf(display_buffer, "[XXX] %.2f,%.2f,%.2f,%.2f --------------------", x_mg,y_mg,z_mg,Distance);
 800189e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018a0:	f7fe fe5a 	bl	8000558 <__aeabi_f2d>
 80018a4:	4682      	mov	sl, r0
 80018a6:	468b      	mov	fp, r1
 80018a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80018aa:	f7fe fe55 	bl	8000558 <__aeabi_f2d>
 80018ae:	4604      	mov	r4, r0
 80018b0:	460d      	mov	r5, r1
 80018b2:	6a38      	ldr	r0, [r7, #32]
 80018b4:	f7fe fe50 	bl	8000558 <__aeabi_f2d>
 80018b8:	4680      	mov	r8, r0
 80018ba:	4689      	mov	r9, r1
 80018bc:	4b26      	ldr	r3, [pc, #152]	@ (8001958 <main+0x294>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe49 	bl	8000558 <__aeabi_f2d>
 80018c6:	4602      	mov	r2, r0
 80018c8:	460b      	mov	r3, r1
 80018ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80018ce:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80018d2:	e9cd 4500 	strd	r4, r5, [sp]
 80018d6:	4652      	mov	r2, sl
 80018d8:	465b      	mov	r3, fp
 80018da:	4921      	ldr	r1, [pc, #132]	@ (8001960 <main+0x29c>)
 80018dc:	481a      	ldr	r0, [pc, #104]	@ (8001948 <main+0x284>)
 80018de:	f005 fc69 	bl	80071b4 <siprintf>
    display_writeString(40, 170, display_buffer, &Font11x18, WHITE, BLACK);
 80018e2:	2300      	movs	r3, #0
 80018e4:	9301      	str	r3, [sp, #4]
 80018e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001920 <main+0x25c>)
 80018ee:	4a16      	ldr	r2, [pc, #88]	@ (8001948 <main+0x284>)
 80018f0:	21aa      	movs	r1, #170	@ 0xaa
 80018f2:	2028      	movs	r0, #40	@ 0x28
 80018f4:	f7ff fd56 	bl	80013a4 <display_writeString>
    HC12_sendData(x_mg, y_mg, z_mg, Distance);
 80018f8:	4b17      	ldr	r3, [pc, #92]	@ (8001958 <main+0x294>)
 80018fa:	edd3 7a00 	vldr	s15, [r3]
 80018fe:	eef0 1a67 	vmov.f32	s3, s15
 8001902:	ed97 1a08 	vldr	s2, [r7, #32]
 8001906:	edd7 0a09 	vldr	s1, [r7, #36]	@ 0x24
 800190a:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800190e:	f7ff fd8b 	bl	8001428 <HC12_sendData>


//    print("Distance: %d cm\r\n", distance);

    // 4. Wait before the next reading
    HAL_Delay(100);
 8001912:	2064      	movs	r0, #100	@ 0x64
 8001914:	f000 fd42 	bl	800239c <HAL_Delay>
  {
 8001918:	e73d      	b.n	8001796 <main+0xd2>
 800191a:	bf00      	nop
 800191c:	200002a8 	.word	0x200002a8
 8001920:	20000000 	.word	0x20000000
 8001924:	080092f8 	.word	0x080092f8
 8001928:	08009314 	.word	0x08009314
 800192c:	0800932c 	.word	0x0800932c
 8001930:	08009338 	.word	0x08009338
 8001934:	08009348 	.word	0x08009348
 8001938:	20000384 	.word	0x20000384
 800193c:	20000382 	.word	0x20000382
 8001940:	20000380 	.word	0x20000380
 8001944:	08009350 	.word	0x08009350
 8001948:	20000388 	.word	0x20000388
 800194c:	0800935c 	.word	0x0800935c
 8001950:	08009368 	.word	0x08009368
 8001954:	43fa0000 	.word	0x43fa0000
 8001958:	200003cc 	.word	0x200003cc
 800195c:	08009374 	.word	0x08009374
 8001960:	08009388 	.word	0x08009388

08001964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b094      	sub	sp, #80	@ 0x50
 8001968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800196a:	f107 0320 	add.w	r3, r7, #32
 800196e:	2230      	movs	r2, #48	@ 0x30
 8001970:	2100      	movs	r1, #0
 8001972:	4618      	mov	r0, r3
 8001974:	f005 fc8e 	bl	8007294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001988:	2300      	movs	r3, #0
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	4b27      	ldr	r3, [pc, #156]	@ (8001a2c <SystemClock_Config+0xc8>)
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	4a26      	ldr	r2, [pc, #152]	@ (8001a2c <SystemClock_Config+0xc8>)
 8001992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001996:	6413      	str	r3, [r2, #64]	@ 0x40
 8001998:	4b24      	ldr	r3, [pc, #144]	@ (8001a2c <SystemClock_Config+0xc8>)
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a0:	60bb      	str	r3, [r7, #8]
 80019a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019a4:	2300      	movs	r3, #0
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	4b21      	ldr	r3, [pc, #132]	@ (8001a30 <SystemClock_Config+0xcc>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a20      	ldr	r2, [pc, #128]	@ (8001a30 <SystemClock_Config+0xcc>)
 80019ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a30 <SystemClock_Config+0xcc>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019c0:	2301      	movs	r3, #1
 80019c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ca:	2302      	movs	r3, #2
 80019cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80019d4:	2319      	movs	r3, #25
 80019d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80019d8:	23c0      	movs	r3, #192	@ 0xc0
 80019da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019dc:	2302      	movs	r3, #2
 80019de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019e0:	2304      	movs	r3, #4
 80019e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e4:	f107 0320 	add.w	r3, r7, #32
 80019e8:	4618      	mov	r0, r3
 80019ea:	f002 f98f 	bl	8003d0c <HAL_RCC_OscConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019f4:	f000 f9a4 	bl	8001d40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019f8:	230f      	movs	r3, #15
 80019fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019fc:	2302      	movs	r3, #2
 80019fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a0e:	f107 030c 	add.w	r3, r7, #12
 8001a12:	2103      	movs	r1, #3
 8001a14:	4618      	mov	r0, r3
 8001a16:	f002 fbf1 	bl	80041fc <HAL_RCC_ClockConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a20:	f000 f98e 	bl	8001d40 <Error_Handler>
  }
}
 8001a24:	bf00      	nop
 8001a26:	3750      	adds	r7, #80	@ 0x50
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40007000 	.word	0x40007000

08001a34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a38:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a3a:	4a13      	ldr	r2, [pc, #76]	@ (8001a88 <MX_I2C1_Init+0x54>)
 8001a3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a3e:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a40:	4a12      	ldr	r2, [pc, #72]	@ (8001a8c <MX_I2C1_Init+0x58>)
 8001a42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a64:	4b07      	ldr	r3, [pc, #28]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a6a:	4b06      	ldr	r3, [pc, #24]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <MX_I2C1_Init+0x50>)
 8001a72:	f000 fff9 	bl	8002a68 <HAL_I2C_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a7c:	f000 f960 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200001fc 	.word	0x200001fc
 8001a88:	40005400 	.word	0x40005400
 8001a8c:	000186a0 	.word	0x000186a0

08001a90 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a94:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001a96:	4a18      	ldr	r2, [pc, #96]	@ (8001af8 <MX_SPI2_Init+0x68>)
 8001a98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a9a:	4b16      	ldr	r3, [pc, #88]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001a9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001aa0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001aa2:	4b14      	ldr	r3, [pc, #80]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001aae:	4b11      	ldr	r3, [pc, #68]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001aba:	4b0e      	ldr	r3, [pc, #56]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001abc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ac0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001ac4:	2208      	movs	r2, #8
 8001ac6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ace:	4b09      	ldr	r3, [pc, #36]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ad4:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001ada:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001adc:	220a      	movs	r2, #10
 8001ade:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ae0:	4804      	ldr	r0, [pc, #16]	@ (8001af4 <MX_SPI2_Init+0x64>)
 8001ae2:	f002 fd6b 	bl	80045bc <HAL_SPI_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001aec:	f000 f928 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20000250 	.word	0x20000250
 8001af8:	40003800 	.word	0x40003800

08001afc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b02:	f107 0310 	add.w	r3, r7, #16
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b18:	4b21      	ldr	r3, [pc, #132]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b1a:	4a22      	ldr	r2, [pc, #136]	@ (8001ba4 <MX_TIM1_Init+0xa8>)
 8001b1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 95;
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b20:	225f      	movs	r2, #95	@ 0x5f
 8001b22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b38:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001b44:	4816      	ldr	r0, [pc, #88]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b46:	f002 ffe3 	bl	8004b10 <HAL_TIM_IC_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b50:	f000 f8f6 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	4619      	mov	r1, r3
 8001b62:	480f      	ldr	r0, [pc, #60]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b64:	f003 fcb4 	bl	80054d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001b6e:	f000 f8e7 	bl	8001d40 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b72:	2300      	movs	r3, #0
 8001b74:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b76:	2301      	movs	r3, #1
 8001b78:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b82:	463b      	mov	r3, r7
 8001b84:	2200      	movs	r2, #0
 8001b86:	4619      	mov	r1, r3
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <MX_TIM1_Init+0xa4>)
 8001b8a:	f003 f9cf 	bl	8004f2c <HAL_TIM_IC_ConfigChannel>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001b94:	f000 f8d4 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b98:	bf00      	nop
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	200002a8 	.word	0x200002a8
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bac:	4b11      	ldr	r3, [pc, #68]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	@ (8001bf8 <MX_USART1_UART_Init+0x50>)
 8001bb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001bb2:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001bb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bcc:	4b09      	ldr	r3, [pc, #36]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bce:	220c      	movs	r2, #12
 8001bd0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd2:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd8:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bde:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <MX_USART1_UART_Init+0x4c>)
 8001be0:	f003 fcf8 	bl	80055d4 <HAL_UART_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bea:	f000 f8a9 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	200002f0 	.word	0x200002f0
 8001bf8:	40011000 	.word	0x40011000

08001bfc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <MX_USART2_UART_Init+0x50>)
 8001c04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c14:	4b0c      	ldr	r3, [pc, #48]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c20:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c22:	220c      	movs	r2, #12
 8001c24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c26:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c32:	4805      	ldr	r0, [pc, #20]	@ (8001c48 <MX_USART2_UART_Init+0x4c>)
 8001c34:	f003 fcce 	bl	80055d4 <HAL_UART_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c3e:	f000 f87f 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000338 	.word	0x20000338
 8001c4c:	40004400 	.word	0x40004400

08001c50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	@ 0x28
 8001c54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]
 8001c62:	60da      	str	r2, [r3, #12]
 8001c64:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	613b      	str	r3, [r7, #16]
 8001c6a:	4b32      	ldr	r3, [pc, #200]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a31      	ldr	r2, [pc, #196]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001c70:	f043 0304 	orr.w	r3, r3, #4
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b2f      	ldr	r3, [pc, #188]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0304 	and.w	r3, r3, #4
 8001c7e:	613b      	str	r3, [r7, #16]
 8001c80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	4a2a      	ldr	r2, [pc, #168]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c92:	4b28      	ldr	r3, [pc, #160]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9a:	60fb      	str	r3, [r7, #12]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	4a23      	ldr	r2, [pc, #140]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cae:	4b21      	ldr	r3, [pc, #132]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	4a1c      	ldr	r2, [pc, #112]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001cc4:	f043 0302 	orr.w	r3, r3, #2
 8001cc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cca:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <MX_GPIO_Init+0xe4>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	f003 0302 	and.w	r3, r3, #2
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_DC_Pin|Display_Res_Pin, GPIO_PIN_RESET);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8001cdc:	4816      	ldr	r0, [pc, #88]	@ (8001d38 <MX_GPIO_Init+0xe8>)
 8001cde:	f000 fea9 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ce8:	4814      	ldr	r0, [pc, #80]	@ (8001d3c <MX_GPIO_Init+0xec>)
 8001cea:	f000 fea3 	bl	8002a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Display_DC_Pin Display_Res_Pin */
  GPIO_InitStruct.Pin = Display_DC_Pin|Display_Res_Pin;
 8001cee:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8001cf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 0314 	add.w	r3, r7, #20
 8001d04:	4619      	mov	r1, r3
 8001d06:	480c      	ldr	r0, [pc, #48]	@ (8001d38 <MX_GPIO_Init+0xe8>)
 8001d08:	f000 fd10 	bl	800272c <HAL_GPIO_Init>

  /*Configure GPIO pin : US_Trig_Pin */
  GPIO_InitStruct.Pin = US_Trig_Pin;
 8001d0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d12:	2301      	movs	r3, #1
 8001d14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(US_Trig_GPIO_Port, &GPIO_InitStruct);
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4619      	mov	r1, r3
 8001d24:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <MX_GPIO_Init+0xec>)
 8001d26:	f000 fd01 	bl	800272c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d2a:	bf00      	nop
 8001d2c:	3728      	adds	r7, #40	@ 0x28
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40020400 	.word	0x40020400
 8001d3c:	40020000 	.word	0x40020000

08001d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <Error_Handler+0x8>

08001d4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d62:	4b0d      	ldr	r3, [pc, #52]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	4a08      	ldr	r2, [pc, #32]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800

08001d9c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08a      	sub	sp, #40	@ 0x28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a19      	ldr	r2, [pc, #100]	@ (8001e20 <HAL_I2C_MspInit+0x84>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d12b      	bne.n	8001e16 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	4b18      	ldr	r3, [pc, #96]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	4a17      	ldr	r2, [pc, #92]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dce:	4b15      	ldr	r3, [pc, #84]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dda:	23c0      	movs	r3, #192	@ 0xc0
 8001ddc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dde:	2312      	movs	r3, #18
 8001de0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de6:	2303      	movs	r3, #3
 8001de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001dea:	2304      	movs	r3, #4
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 0314 	add.w	r3, r7, #20
 8001df2:	4619      	mov	r1, r3
 8001df4:	480c      	ldr	r0, [pc, #48]	@ (8001e28 <HAL_I2C_MspInit+0x8c>)
 8001df6:	f000 fc99 	bl	800272c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	4a08      	ldr	r2, [pc, #32]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001e04:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_I2C_MspInit+0x88>)
 8001e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	@ 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40005400 	.word	0x40005400
 8001e24:	40023800 	.word	0x40023800
 8001e28:	40020400 	.word	0x40020400

08001e2c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b08a      	sub	sp, #40	@ 0x28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a19      	ldr	r2, [pc, #100]	@ (8001eb0 <HAL_SPI_MspInit+0x84>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d12c      	bne.n	8001ea8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
 8001e52:	4b18      	ldr	r3, [pc, #96]	@ (8001eb4 <HAL_SPI_MspInit+0x88>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e56:	4a17      	ldr	r2, [pc, #92]	@ (8001eb4 <HAL_SPI_MspInit+0x88>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e5e:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <HAL_SPI_MspInit+0x88>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	613b      	str	r3, [r7, #16]
 8001e68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <HAL_SPI_MspInit+0x88>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a10      	ldr	r2, [pc, #64]	@ (8001eb4 <HAL_SPI_MspInit+0x88>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <HAL_SPI_MspInit+0x88>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001e86:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e98:	2305      	movs	r3, #5
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4805      	ldr	r0, [pc, #20]	@ (8001eb8 <HAL_SPI_MspInit+0x8c>)
 8001ea4:	f000 fc42 	bl	800272c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001ea8:	bf00      	nop
 8001eaa:	3728      	adds	r7, #40	@ 0x28
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40003800 	.word	0x40003800
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40020400 	.word	0x40020400

08001ebc <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08a      	sub	sp, #40	@ 0x28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0314 	add.w	r3, r7, #20
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f50 <HAL_TIM_IC_MspInit+0x94>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d134      	bne.n	8001f48 <HAL_TIM_IC_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f54 <HAL_TIM_IC_MspInit+0x98>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ee6:	4a1b      	ldr	r2, [pc, #108]	@ (8001f54 <HAL_TIM_IC_MspInit+0x98>)
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eee:	4b19      	ldr	r3, [pc, #100]	@ (8001f54 <HAL_TIM_IC_MspInit+0x98>)
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	60fb      	str	r3, [r7, #12]
 8001efe:	4b15      	ldr	r3, [pc, #84]	@ (8001f54 <HAL_TIM_IC_MspInit+0x98>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	4a14      	ldr	r2, [pc, #80]	@ (8001f54 <HAL_TIM_IC_MspInit+0x98>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0a:	4b12      	ldr	r3, [pc, #72]	@ (8001f54 <HAL_TIM_IC_MspInit+0x98>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f24:	2300      	movs	r3, #0
 8001f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	4619      	mov	r1, r3
 8001f32:	4809      	ldr	r0, [pc, #36]	@ (8001f58 <HAL_TIM_IC_MspInit+0x9c>)
 8001f34:	f000 fbfa 	bl	800272c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001f38:	2200      	movs	r2, #0
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	201b      	movs	r0, #27
 8001f3e:	f000 fb2c 	bl	800259a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001f42:	201b      	movs	r0, #27
 8001f44:	f000 fb45 	bl	80025d2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f48:	bf00      	nop
 8001f4a:	3728      	adds	r7, #40	@ 0x28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40010000 	.word	0x40010000
 8001f54:	40023800 	.word	0x40023800
 8001f58:	40020000 	.word	0x40020000

08001f5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08c      	sub	sp, #48	@ 0x30
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
 8001f72:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a36      	ldr	r2, [pc, #216]	@ (8002054 <HAL_UART_MspInit+0xf8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d12d      	bne.n	8001fda <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	4b35      	ldr	r3, [pc, #212]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f86:	4a34      	ldr	r2, [pc, #208]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001f88:	f043 0310 	orr.w	r3, r3, #16
 8001f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8e:	4b32      	ldr	r3, [pc, #200]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	61bb      	str	r3, [r7, #24]
 8001f98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa2:	4a2d      	ldr	r2, [pc, #180]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001fa4:	f043 0301 	orr.w	r3, r3, #1
 8001fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001faa:	4b2b      	ldr	r3, [pc, #172]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8001fb6:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8001fba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fc8:	2307      	movs	r3, #7
 8001fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4822      	ldr	r0, [pc, #136]	@ (800205c <HAL_UART_MspInit+0x100>)
 8001fd4:	f000 fbaa 	bl	800272c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001fd8:	e038      	b.n	800204c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a20      	ldr	r2, [pc, #128]	@ (8002060 <HAL_UART_MspInit+0x104>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d133      	bne.n	800204c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fec:	4a1a      	ldr	r2, [pc, #104]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001fee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ff2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff4:	4b18      	ldr	r3, [pc, #96]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002000:	2300      	movs	r3, #0
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	4b14      	ldr	r3, [pc, #80]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8002006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002008:	4a13      	ldr	r2, [pc, #76]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002010:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <HAL_UART_MspInit+0xfc>)
 8002012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	60fb      	str	r3, [r7, #12]
 800201a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800201c:	230c      	movs	r3, #12
 800201e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002020:	2302      	movs	r3, #2
 8002022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002028:	2303      	movs	r3, #3
 800202a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800202c:	2307      	movs	r3, #7
 800202e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002030:	f107 031c 	add.w	r3, r7, #28
 8002034:	4619      	mov	r1, r3
 8002036:	4809      	ldr	r0, [pc, #36]	@ (800205c <HAL_UART_MspInit+0x100>)
 8002038:	f000 fb78 	bl	800272c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800203c:	2200      	movs	r2, #0
 800203e:	2100      	movs	r1, #0
 8002040:	2026      	movs	r0, #38	@ 0x26
 8002042:	f000 faaa 	bl	800259a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002046:	2026      	movs	r0, #38	@ 0x26
 8002048:	f000 fac3 	bl	80025d2 <HAL_NVIC_EnableIRQ>
}
 800204c:	bf00      	nop
 800204e:	3730      	adds	r7, #48	@ 0x30
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40011000 	.word	0x40011000
 8002058:	40023800 	.word	0x40023800
 800205c:	40020000 	.word	0x40020000
 8002060:	40004400 	.word	0x40004400

08002064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002068:	bf00      	nop
 800206a:	e7fd      	b.n	8002068 <NMI_Handler+0x4>

0800206c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002070:	bf00      	nop
 8002072:	e7fd      	b.n	8002070 <HardFault_Handler+0x4>

08002074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <MemManage_Handler+0x4>

0800207c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <BusFault_Handler+0x4>

08002084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <UsageFault_Handler+0x4>

0800208c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020ac:	bf00      	nop
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ba:	f000 f94f 	bl	800235c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80020c8:	4802      	ldr	r0, [pc, #8]	@ (80020d4 <TIM1_CC_IRQHandler+0x10>)
 80020ca:	f002 fe3f 	bl	8004d4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80020ce:	bf00      	nop
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	200002a8 	.word	0x200002a8

080020d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020dc:	4802      	ldr	r0, [pc, #8]	@ (80020e8 <USART2_IRQHandler+0x10>)
 80020de:	f003 fb55 	bl	800578c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000338 	.word	0x20000338

080020ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return 1;
 80020f0:	2301      	movs	r3, #1
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <_kill>:

int _kill(int pid, int sig)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002106:	f005 f917 	bl	8007338 <__errno>
 800210a:	4603      	mov	r3, r0
 800210c:	2216      	movs	r2, #22
 800210e:	601a      	str	r2, [r3, #0]
  return -1;
 8002110:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <_exit>:

void _exit (int status)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002124:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff ffe7 	bl	80020fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800212e:	bf00      	nop
 8002130:	e7fd      	b.n	800212e <_exit+0x12>

08002132 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b086      	sub	sp, #24
 8002136:	af00      	add	r7, sp, #0
 8002138:	60f8      	str	r0, [r7, #12]
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
 8002142:	e00a      	b.n	800215a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002144:	f3af 8000 	nop.w
 8002148:	4601      	mov	r1, r0
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	60ba      	str	r2, [r7, #8]
 8002150:	b2ca      	uxtb	r2, r1
 8002152:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	3301      	adds	r3, #1
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	697a      	ldr	r2, [r7, #20]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	429a      	cmp	r2, r3
 8002160:	dbf0      	blt.n	8002144 <_read+0x12>
  }

  return len;
 8002162:	687b      	ldr	r3, [r7, #4]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}

0800216c <_close>:
  }
  return len;
}

int _close(int file)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002178:	4618      	mov	r0, r3
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002194:	605a      	str	r2, [r3, #4]
  return 0;
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <_isatty>:

int _isatty(int file)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021ac:	2301      	movs	r3, #1
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr

080021ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ba:	b480      	push	{r7}
 80021bc:	b085      	sub	sp, #20
 80021be:	af00      	add	r7, sp, #0
 80021c0:	60f8      	str	r0, [r7, #12]
 80021c2:	60b9      	str	r1, [r7, #8]
 80021c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021dc:	4a14      	ldr	r2, [pc, #80]	@ (8002230 <_sbrk+0x5c>)
 80021de:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <_sbrk+0x60>)
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e8:	4b13      	ldr	r3, [pc, #76]	@ (8002238 <_sbrk+0x64>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d102      	bne.n	80021f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021f0:	4b11      	ldr	r3, [pc, #68]	@ (8002238 <_sbrk+0x64>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	@ (800223c <_sbrk+0x68>)
 80021f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f6:	4b10      	ldr	r3, [pc, #64]	@ (8002238 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	429a      	cmp	r2, r3
 8002202:	d207      	bcs.n	8002214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002204:	f005 f898 	bl	8007338 <__errno>
 8002208:	4603      	mov	r3, r0
 800220a:	220c      	movs	r2, #12
 800220c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002212:	e009      	b.n	8002228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002214:	4b08      	ldr	r3, [pc, #32]	@ (8002238 <_sbrk+0x64>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800221a:	4b07      	ldr	r3, [pc, #28]	@ (8002238 <_sbrk+0x64>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	4a05      	ldr	r2, [pc, #20]	@ (8002238 <_sbrk+0x64>)
 8002224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002226:	68fb      	ldr	r3, [r7, #12]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20020000 	.word	0x20020000
 8002234:	00000400 	.word	0x00000400
 8002238:	200003d0 	.word	0x200003d0
 800223c:	20000528 	.word	0x20000528

08002240 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002244:	4b06      	ldr	r3, [pc, #24]	@ (8002260 <SystemInit+0x20>)
 8002246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224a:	4a05      	ldr	r2, [pc, #20]	@ (8002260 <SystemInit+0x20>)
 800224c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	e000ed00 	.word	0xe000ed00

08002264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002264:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800229c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002268:	f7ff ffea 	bl	8002240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800226c:	480c      	ldr	r0, [pc, #48]	@ (80022a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800226e:	490d      	ldr	r1, [pc, #52]	@ (80022a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002270:	4a0d      	ldr	r2, [pc, #52]	@ (80022a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002274:	e002      	b.n	800227c <LoopCopyDataInit>

08002276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800227a:	3304      	adds	r3, #4

0800227c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800227c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800227e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002280:	d3f9      	bcc.n	8002276 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002282:	4a0a      	ldr	r2, [pc, #40]	@ (80022ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002284:	4c0a      	ldr	r4, [pc, #40]	@ (80022b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002288:	e001      	b.n	800228e <LoopFillZerobss>

0800228a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800228a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800228c:	3204      	adds	r2, #4

0800228e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800228e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002290:	d3fb      	bcc.n	800228a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002292:	f005 f857 	bl	8007344 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002296:	f7ff fa15 	bl	80016c4 <main>
  bx  lr    
 800229a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800229c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022a4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80022a8:	0800a4b4 	.word	0x0800a4b4
  ldr r2, =_sbss
 80022ac:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80022b0:	20000524 	.word	0x20000524

080022b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022b4:	e7fe      	b.n	80022b4 <ADC_IRQHandler>
	...

080022b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022bc:	4b0e      	ldr	r3, [pc, #56]	@ (80022f8 <HAL_Init+0x40>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0d      	ldr	r2, [pc, #52]	@ (80022f8 <HAL_Init+0x40>)
 80022c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022c8:	4b0b      	ldr	r3, [pc, #44]	@ (80022f8 <HAL_Init+0x40>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a0a      	ldr	r2, [pc, #40]	@ (80022f8 <HAL_Init+0x40>)
 80022ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022d4:	4b08      	ldr	r3, [pc, #32]	@ (80022f8 <HAL_Init+0x40>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a07      	ldr	r2, [pc, #28]	@ (80022f8 <HAL_Init+0x40>)
 80022da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022e0:	2003      	movs	r0, #3
 80022e2:	f000 f94f 	bl	8002584 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022e6:	200f      	movs	r0, #15
 80022e8:	f000 f808 	bl	80022fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022ec:	f7ff fd2e 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40023c00 	.word	0x40023c00

080022fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002304:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <HAL_InitTick+0x54>)
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <HAL_InitTick+0x58>)
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	4619      	mov	r1, r3
 800230e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002312:	fbb3 f3f1 	udiv	r3, r3, r1
 8002316:	fbb2 f3f3 	udiv	r3, r2, r3
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f967 	bl	80025ee <HAL_SYSTICK_Config>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e00e      	b.n	8002348 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2b0f      	cmp	r3, #15
 800232e:	d80a      	bhi.n	8002346 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002330:	2200      	movs	r2, #0
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002338:	f000 f92f 	bl	800259a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800233c:	4a06      	ldr	r2, [pc, #24]	@ (8002358 <HAL_InitTick+0x5c>)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002342:	2300      	movs	r3, #0
 8002344:	e000      	b.n	8002348 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
}
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	2000000c 	.word	0x2000000c
 8002354:	20000014 	.word	0x20000014
 8002358:	20000010 	.word	0x20000010

0800235c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <HAL_IncTick+0x20>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	461a      	mov	r2, r3
 8002366:	4b06      	ldr	r3, [pc, #24]	@ (8002380 <HAL_IncTick+0x24>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4413      	add	r3, r2
 800236c:	4a04      	ldr	r2, [pc, #16]	@ (8002380 <HAL_IncTick+0x24>)
 800236e:	6013      	str	r3, [r2, #0]
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	20000014 	.word	0x20000014
 8002380:	200003d4 	.word	0x200003d4

08002384 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  return uwTick;
 8002388:	4b03      	ldr	r3, [pc, #12]	@ (8002398 <HAL_GetTick+0x14>)
 800238a:	681b      	ldr	r3, [r3, #0]
}
 800238c:	4618      	mov	r0, r3
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	200003d4 	.word	0x200003d4

0800239c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023a4:	f7ff ffee 	bl	8002384 <HAL_GetTick>
 80023a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023b4:	d005      	beq.n	80023c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023b6:	4b0a      	ldr	r3, [pc, #40]	@ (80023e0 <HAL_Delay+0x44>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4413      	add	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023c2:	bf00      	nop
 80023c4:	f7ff ffde 	bl	8002384 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d8f7      	bhi.n	80023c4 <HAL_Delay+0x28>
  {
  }
}
 80023d4:	bf00      	nop
 80023d6:	bf00      	nop
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000014 	.word	0x20000014

080023e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002428 <__NVIC_SetPriorityGrouping+0x44>)
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002400:	4013      	ands	r3, r2
 8002402:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800240c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002410:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002414:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002416:	4a04      	ldr	r2, [pc, #16]	@ (8002428 <__NVIC_SetPriorityGrouping+0x44>)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	60d3      	str	r3, [r2, #12]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002430:	4b04      	ldr	r3, [pc, #16]	@ (8002444 <__NVIC_GetPriorityGrouping+0x18>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	0a1b      	lsrs	r3, r3, #8
 8002436:	f003 0307 	and.w	r3, r3, #7
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	4603      	mov	r3, r0
 8002450:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002456:	2b00      	cmp	r3, #0
 8002458:	db0b      	blt.n	8002472 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	f003 021f 	and.w	r2, r3, #31
 8002460:	4907      	ldr	r1, [pc, #28]	@ (8002480 <__NVIC_EnableIRQ+0x38>)
 8002462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2001      	movs	r0, #1
 800246a:	fa00 f202 	lsl.w	r2, r0, r2
 800246e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002472:	bf00      	nop
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	e000e100 	.word	0xe000e100

08002484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	6039      	str	r1, [r7, #0]
 800248e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	2b00      	cmp	r3, #0
 8002496:	db0a      	blt.n	80024ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	490c      	ldr	r1, [pc, #48]	@ (80024d0 <__NVIC_SetPriority+0x4c>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	0112      	lsls	r2, r2, #4
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024ac:	e00a      	b.n	80024c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	4908      	ldr	r1, [pc, #32]	@ (80024d4 <__NVIC_SetPriority+0x50>)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	3b04      	subs	r3, #4
 80024bc:	0112      	lsls	r2, r2, #4
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	440b      	add	r3, r1
 80024c2:	761a      	strb	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	e000e100 	.word	0xe000e100
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b089      	sub	sp, #36	@ 0x24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	f1c3 0307 	rsb	r3, r3, #7
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	bf28      	it	cs
 80024f6:	2304      	movcs	r3, #4
 80024f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3304      	adds	r3, #4
 80024fe:	2b06      	cmp	r3, #6
 8002500:	d902      	bls.n	8002508 <NVIC_EncodePriority+0x30>
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3b03      	subs	r3, #3
 8002506:	e000      	b.n	800250a <NVIC_EncodePriority+0x32>
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43da      	mvns	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	401a      	ands	r2, r3
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002520:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa01 f303 	lsl.w	r3, r1, r3
 800252a:	43d9      	mvns	r1, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	4313      	orrs	r3, r2
         );
}
 8002532:	4618      	mov	r0, r3
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
	...

08002540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3b01      	subs	r3, #1
 800254c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002550:	d301      	bcc.n	8002556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002552:	2301      	movs	r3, #1
 8002554:	e00f      	b.n	8002576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002556:	4a0a      	ldr	r2, [pc, #40]	@ (8002580 <SysTick_Config+0x40>)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	3b01      	subs	r3, #1
 800255c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800255e:	210f      	movs	r1, #15
 8002560:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002564:	f7ff ff8e 	bl	8002484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002568:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <SysTick_Config+0x40>)
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800256e:	4b04      	ldr	r3, [pc, #16]	@ (8002580 <SysTick_Config+0x40>)
 8002570:	2207      	movs	r2, #7
 8002572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	e000e010 	.word	0xe000e010

08002584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff ff29 	bl	80023e4 <__NVIC_SetPriorityGrouping>
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259a:	b580      	push	{r7, lr}
 800259c:	b086      	sub	sp, #24
 800259e:	af00      	add	r7, sp, #0
 80025a0:	4603      	mov	r3, r0
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025ac:	f7ff ff3e 	bl	800242c <__NVIC_GetPriorityGrouping>
 80025b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	68b9      	ldr	r1, [r7, #8]
 80025b6:	6978      	ldr	r0, [r7, #20]
 80025b8:	f7ff ff8e 	bl	80024d8 <NVIC_EncodePriority>
 80025bc:	4602      	mov	r2, r0
 80025be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025c2:	4611      	mov	r1, r2
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff ff5d 	bl	8002484 <__NVIC_SetPriority>
}
 80025ca:	bf00      	nop
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b082      	sub	sp, #8
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	4603      	mov	r3, r0
 80025da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff ff31 	bl	8002448 <__NVIC_EnableIRQ>
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b082      	sub	sp, #8
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff ffa2 	bl	8002540 <SysTick_Config>
 80025fc:	4603      	mov	r3, r0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b084      	sub	sp, #16
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002612:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002614:	f7ff feb6 	bl	8002384 <HAL_GetTick>
 8002618:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d008      	beq.n	8002638 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2280      	movs	r2, #128	@ 0x80
 800262a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e052      	b.n	80026de <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0216 	bic.w	r2, r2, #22
 8002646:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	695a      	ldr	r2, [r3, #20]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002656:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265c:	2b00      	cmp	r3, #0
 800265e:	d103      	bne.n	8002668 <HAL_DMA_Abort+0x62>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002664:	2b00      	cmp	r3, #0
 8002666:	d007      	beq.n	8002678 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0208 	bic.w	r2, r2, #8
 8002676:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0201 	bic.w	r2, r2, #1
 8002686:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002688:	e013      	b.n	80026b2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800268a:	f7ff fe7b 	bl	8002384 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b05      	cmp	r3, #5
 8002696:	d90c      	bls.n	80026b2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2220      	movs	r2, #32
 800269c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2203      	movs	r2, #3
 80026a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e015      	b.n	80026de <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1e4      	bne.n	800268a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c4:	223f      	movs	r2, #63	@ 0x3f
 80026c6:	409a      	lsls	r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026e6:	b480      	push	{r7}
 80026e8:	b083      	sub	sp, #12
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d004      	beq.n	8002704 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2280      	movs	r2, #128	@ 0x80
 80026fe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e00c      	b.n	800271e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2205      	movs	r2, #5
 8002708:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
	...

0800272c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800272c:	b480      	push	{r7}
 800272e:	b089      	sub	sp, #36	@ 0x24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800273a:	2300      	movs	r3, #0
 800273c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800273e:	2300      	movs	r3, #0
 8002740:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002742:	2300      	movs	r3, #0
 8002744:	61fb      	str	r3, [r7, #28]
 8002746:	e159      	b.n	80029fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002748:	2201      	movs	r2, #1
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4013      	ands	r3, r2
 800275a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	429a      	cmp	r2, r3
 8002762:	f040 8148 	bne.w	80029f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	2b01      	cmp	r3, #1
 8002770:	d005      	beq.n	800277e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800277a:	2b02      	cmp	r3, #2
 800277c:	d130      	bne.n	80027e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	2203      	movs	r2, #3
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	43db      	mvns	r3, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4013      	ands	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68da      	ldr	r2, [r3, #12]
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	005b      	lsls	r3, r3, #1
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027b4:	2201      	movs	r2, #1
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	43db      	mvns	r3, r3
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	4013      	ands	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	091b      	lsrs	r3, r3, #4
 80027ca:	f003 0201 	and.w	r2, r3, #1
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0303 	and.w	r3, r3, #3
 80027e8:	2b03      	cmp	r3, #3
 80027ea:	d017      	beq.n	800281c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	2203      	movs	r2, #3
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43db      	mvns	r3, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4013      	ands	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4313      	orrs	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0303 	and.w	r3, r3, #3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d123      	bne.n	8002870 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	08da      	lsrs	r2, r3, #3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3208      	adds	r2, #8
 8002830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002834:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	220f      	movs	r2, #15
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	4013      	ands	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	691a      	ldr	r2, [r3, #16]
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4313      	orrs	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	08da      	lsrs	r2, r3, #3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	3208      	adds	r2, #8
 800286a:	69b9      	ldr	r1, [r7, #24]
 800286c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	2203      	movs	r2, #3
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 0203 	and.w	r2, r3, #3
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4313      	orrs	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	f000 80a2 	beq.w	80029f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	4b57      	ldr	r3, [pc, #348]	@ (8002a14 <HAL_GPIO_Init+0x2e8>)
 80028b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ba:	4a56      	ldr	r2, [pc, #344]	@ (8002a14 <HAL_GPIO_Init+0x2e8>)
 80028bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028c2:	4b54      	ldr	r3, [pc, #336]	@ (8002a14 <HAL_GPIO_Init+0x2e8>)
 80028c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028ce:	4a52      	ldr	r2, [pc, #328]	@ (8002a18 <HAL_GPIO_Init+0x2ec>)
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	089b      	lsrs	r3, r3, #2
 80028d4:	3302      	adds	r3, #2
 80028d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	220f      	movs	r2, #15
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43db      	mvns	r3, r3
 80028ec:	69ba      	ldr	r2, [r7, #24]
 80028ee:	4013      	ands	r3, r2
 80028f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a49      	ldr	r2, [pc, #292]	@ (8002a1c <HAL_GPIO_Init+0x2f0>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d019      	beq.n	800292e <HAL_GPIO_Init+0x202>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a48      	ldr	r2, [pc, #288]	@ (8002a20 <HAL_GPIO_Init+0x2f4>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_GPIO_Init+0x1fe>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a47      	ldr	r2, [pc, #284]	@ (8002a24 <HAL_GPIO_Init+0x2f8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d00d      	beq.n	8002926 <HAL_GPIO_Init+0x1fa>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a46      	ldr	r2, [pc, #280]	@ (8002a28 <HAL_GPIO_Init+0x2fc>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d007      	beq.n	8002922 <HAL_GPIO_Init+0x1f6>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a45      	ldr	r2, [pc, #276]	@ (8002a2c <HAL_GPIO_Init+0x300>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d101      	bne.n	800291e <HAL_GPIO_Init+0x1f2>
 800291a:	2304      	movs	r3, #4
 800291c:	e008      	b.n	8002930 <HAL_GPIO_Init+0x204>
 800291e:	2307      	movs	r3, #7
 8002920:	e006      	b.n	8002930 <HAL_GPIO_Init+0x204>
 8002922:	2303      	movs	r3, #3
 8002924:	e004      	b.n	8002930 <HAL_GPIO_Init+0x204>
 8002926:	2302      	movs	r3, #2
 8002928:	e002      	b.n	8002930 <HAL_GPIO_Init+0x204>
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <HAL_GPIO_Init+0x204>
 800292e:	2300      	movs	r3, #0
 8002930:	69fa      	ldr	r2, [r7, #28]
 8002932:	f002 0203 	and.w	r2, r2, #3
 8002936:	0092      	lsls	r2, r2, #2
 8002938:	4093      	lsls	r3, r2
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002940:	4935      	ldr	r1, [pc, #212]	@ (8002a18 <HAL_GPIO_Init+0x2ec>)
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	089b      	lsrs	r3, r3, #2
 8002946:	3302      	adds	r3, #2
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800294e:	4b38      	ldr	r3, [pc, #224]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	43db      	mvns	r3, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4013      	ands	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002972:	4a2f      	ldr	r2, [pc, #188]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002978:	4b2d      	ldr	r3, [pc, #180]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800299c:	4a24      	ldr	r2, [pc, #144]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029a2:	4b23      	ldr	r3, [pc, #140]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4013      	ands	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029cc:	4b18      	ldr	r3, [pc, #96]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4013      	ands	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002a30 <HAL_GPIO_Init+0x304>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	3301      	adds	r3, #1
 80029fa:	61fb      	str	r3, [r7, #28]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	2b0f      	cmp	r3, #15
 8002a00:	f67f aea2 	bls.w	8002748 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a04:	bf00      	nop
 8002a06:	bf00      	nop
 8002a08:	3724      	adds	r7, #36	@ 0x24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023800 	.word	0x40023800
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	40020000 	.word	0x40020000
 8002a20:	40020400 	.word	0x40020400
 8002a24:	40020800 	.word	0x40020800
 8002a28:	40020c00 	.word	0x40020c00
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	40013c00 	.word	0x40013c00

08002a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]
 8002a40:	4613      	mov	r3, r2
 8002a42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a44:	787b      	ldrb	r3, [r7, #1]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4a:	887a      	ldrh	r2, [r7, #2]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a50:	e003      	b.n	8002a5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a52:	887b      	ldrh	r3, [r7, #2]
 8002a54:	041a      	lsls	r2, r3, #16
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	619a      	str	r2, [r3, #24]
}
 8002a5a:	bf00      	nop
 8002a5c:	370c      	adds	r7, #12
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr
	...

08002a68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d101      	bne.n	8002a7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e12b      	b.n	8002cd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d106      	bne.n	8002a94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7ff f984 	bl	8001d9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2224      	movs	r2, #36	@ 0x24
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0201 	bic.w	r2, r2, #1
 8002aaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002aca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002acc:	f001 fd4e 	bl	800456c <HAL_RCC_GetPCLK1Freq>
 8002ad0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	4a81      	ldr	r2, [pc, #516]	@ (8002cdc <HAL_I2C_Init+0x274>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d807      	bhi.n	8002aec <HAL_I2C_Init+0x84>
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4a80      	ldr	r2, [pc, #512]	@ (8002ce0 <HAL_I2C_Init+0x278>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	bf94      	ite	ls
 8002ae4:	2301      	movls	r3, #1
 8002ae6:	2300      	movhi	r3, #0
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	e006      	b.n	8002afa <HAL_I2C_Init+0x92>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4a7d      	ldr	r2, [pc, #500]	@ (8002ce4 <HAL_I2C_Init+0x27c>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	bf94      	ite	ls
 8002af4:	2301      	movls	r3, #1
 8002af6:	2300      	movhi	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e0e7      	b.n	8002cd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	4a78      	ldr	r2, [pc, #480]	@ (8002ce8 <HAL_I2C_Init+0x280>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	0c9b      	lsrs	r3, r3, #18
 8002b0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	4a6a      	ldr	r2, [pc, #424]	@ (8002cdc <HAL_I2C_Init+0x274>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d802      	bhi.n	8002b3c <HAL_I2C_Init+0xd4>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	e009      	b.n	8002b50 <HAL_I2C_Init+0xe8>
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	4a69      	ldr	r2, [pc, #420]	@ (8002cec <HAL_I2C_Init+0x284>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	099b      	lsrs	r3, r3, #6
 8002b4e:	3301      	adds	r3, #1
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6812      	ldr	r2, [r2, #0]
 8002b54:	430b      	orrs	r3, r1
 8002b56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	495c      	ldr	r1, [pc, #368]	@ (8002cdc <HAL_I2C_Init+0x274>)
 8002b6c:	428b      	cmp	r3, r1
 8002b6e:	d819      	bhi.n	8002ba4 <HAL_I2C_Init+0x13c>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1e59      	subs	r1, r3, #1
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b7e:	1c59      	adds	r1, r3, #1
 8002b80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b84:	400b      	ands	r3, r1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00a      	beq.n	8002ba0 <HAL_I2C_Init+0x138>
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	1e59      	subs	r1, r3, #1
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b98:	3301      	adds	r3, #1
 8002b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9e:	e051      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002ba0:	2304      	movs	r3, #4
 8002ba2:	e04f      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d111      	bne.n	8002bd0 <HAL_I2C_Init+0x168>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	1e58      	subs	r0, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	440b      	add	r3, r1
 8002bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	bf0c      	ite	eq
 8002bc8:	2301      	moveq	r3, #1
 8002bca:	2300      	movne	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	e012      	b.n	8002bf6 <HAL_I2C_Init+0x18e>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	1e58      	subs	r0, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6859      	ldr	r1, [r3, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	0099      	lsls	r1, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002be6:	3301      	adds	r3, #1
 8002be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <HAL_I2C_Init+0x196>
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e022      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10e      	bne.n	8002c24 <HAL_I2C_Init+0x1bc>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1e58      	subs	r0, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6859      	ldr	r1, [r3, #4]
 8002c0e:	460b      	mov	r3, r1
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	440b      	add	r3, r1
 8002c14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c18:	3301      	adds	r3, #1
 8002c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c22:	e00f      	b.n	8002c44 <HAL_I2C_Init+0x1dc>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	1e58      	subs	r0, r3, #1
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6859      	ldr	r1, [r3, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	0099      	lsls	r1, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	6809      	ldr	r1, [r1, #0]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	69da      	ldr	r2, [r3, #28]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	430a      	orrs	r2, r1
 8002c66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6911      	ldr	r1, [r2, #16]
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	68d2      	ldr	r2, [r2, #12]
 8002c7e:	4311      	orrs	r1, r2
 8002c80:	687a      	ldr	r2, [r7, #4]
 8002c82:	6812      	ldr	r2, [r2, #0]
 8002c84:	430b      	orrs	r3, r1
 8002c86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	431a      	orrs	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f042 0201 	orr.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2220      	movs	r2, #32
 8002cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	000186a0 	.word	0x000186a0
 8002ce0:	001e847f 	.word	0x001e847f
 8002ce4:	003d08ff 	.word	0x003d08ff
 8002ce8:	431bde83 	.word	0x431bde83
 8002cec:	10624dd3 	.word	0x10624dd3

08002cf0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b088      	sub	sp, #32
 8002cf4:	af02      	add	r7, sp, #8
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	4608      	mov	r0, r1
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4603      	mov	r3, r0
 8002d00:	817b      	strh	r3, [r7, #10]
 8002d02:	460b      	mov	r3, r1
 8002d04:	813b      	strh	r3, [r7, #8]
 8002d06:	4613      	mov	r3, r2
 8002d08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d0a:	f7ff fb3b 	bl	8002384 <HAL_GetTick>
 8002d0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b20      	cmp	r3, #32
 8002d1a:	f040 80d9 	bne.w	8002ed0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	2319      	movs	r3, #25
 8002d24:	2201      	movs	r2, #1
 8002d26:	496d      	ldr	r1, [pc, #436]	@ (8002edc <HAL_I2C_Mem_Write+0x1ec>)
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 fdb9 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d34:	2302      	movs	r3, #2
 8002d36:	e0cc      	b.n	8002ed2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_I2C_Mem_Write+0x56>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e0c5      	b.n	8002ed2 <HAL_I2C_Mem_Write+0x1e2>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d007      	beq.n	8002d6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2221      	movs	r2, #33	@ 0x21
 8002d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2240      	movs	r2, #64	@ 0x40
 8002d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6a3a      	ldr	r2, [r7, #32]
 8002d96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da2:	b29a      	uxth	r2, r3
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4a4d      	ldr	r2, [pc, #308]	@ (8002ee0 <HAL_I2C_Mem_Write+0x1f0>)
 8002dac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002dae:	88f8      	ldrh	r0, [r7, #6]
 8002db0:	893a      	ldrh	r2, [r7, #8]
 8002db2:	8979      	ldrh	r1, [r7, #10]
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	9301      	str	r3, [sp, #4]
 8002db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f000 fbf0 	bl	80035a4 <I2C_RequestMemoryWrite>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d052      	beq.n	8002e70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e081      	b.n	8002ed2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 fe7e 	bl	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00d      	beq.n	8002dfa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	d107      	bne.n	8002df6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e06b      	b.n	8002ed2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfe:	781a      	ldrb	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	1c5a      	adds	r2, r3, #1
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	3b01      	subs	r3, #1
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d11b      	bne.n	8002e70 <HAL_I2C_Mem_Write+0x180>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d017      	beq.n	8002e70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e44:	781a      	ldrb	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e50:	1c5a      	adds	r2, r3, #1
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	3b01      	subs	r3, #1
 8002e6a:	b29a      	uxth	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1aa      	bne.n	8002dce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 fe71 	bl	8003b64 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00d      	beq.n	8002ea4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	2b04      	cmp	r3, #4
 8002e8e:	d107      	bne.n	8002ea0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e016      	b.n	8002ed2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e000      	b.n	8002ed2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ed0:	2302      	movs	r3, #2
  }
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	00100002 	.word	0x00100002
 8002ee0:	ffff0000 	.word	0xffff0000

08002ee4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08c      	sub	sp, #48	@ 0x30
 8002ee8:	af02      	add	r7, sp, #8
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	4608      	mov	r0, r1
 8002eee:	4611      	mov	r1, r2
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	817b      	strh	r3, [r7, #10]
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	813b      	strh	r3, [r7, #8]
 8002efa:	4613      	mov	r3, r2
 8002efc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002efe:	f7ff fa41 	bl	8002384 <HAL_GetTick>
 8002f02:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	f040 8214 	bne.w	800333a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f14:	9300      	str	r3, [sp, #0]
 8002f16:	2319      	movs	r3, #25
 8002f18:	2201      	movs	r2, #1
 8002f1a:	497b      	ldr	r1, [pc, #492]	@ (8003108 <HAL_I2C_Mem_Read+0x224>)
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 fcbf 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002f28:	2302      	movs	r3, #2
 8002f2a:	e207      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d101      	bne.n	8002f3a <HAL_I2C_Mem_Read+0x56>
 8002f36:	2302      	movs	r3, #2
 8002f38:	e200      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d007      	beq.n	8002f60 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0201 	orr.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2222      	movs	r2, #34	@ 0x22
 8002f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2240      	movs	r2, #64	@ 0x40
 8002f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2200      	movs	r2, #0
 8002f84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002f90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4a5b      	ldr	r2, [pc, #364]	@ (800310c <HAL_I2C_Mem_Read+0x228>)
 8002fa0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fa2:	88f8      	ldrh	r0, [r7, #6]
 8002fa4:	893a      	ldrh	r2, [r7, #8]
 8002fa6:	8979      	ldrh	r1, [r7, #10]
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002faa:	9301      	str	r3, [sp, #4]
 8002fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 fb8c 	bl	80036d0 <I2C_RequestMemoryRead>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e1bc      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d113      	bne.n	8002ff2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	623b      	str	r3, [r7, #32]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	623b      	str	r3, [r7, #32]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	623b      	str	r3, [r7, #32]
 8002fde:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	e190      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d11b      	bne.n	8003032 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003008:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300a:	2300      	movs	r3, #0
 800300c:	61fb      	str	r3, [r7, #28]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	61fb      	str	r3, [r7, #28]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	61fb      	str	r3, [r7, #28]
 800301e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	e170      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003036:	2b02      	cmp	r3, #2
 8003038:	d11b      	bne.n	8003072 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003048:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003058:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305a:	2300      	movs	r3, #0
 800305c:	61bb      	str	r3, [r7, #24]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	61bb      	str	r3, [r7, #24]
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	e150      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003072:	2300      	movs	r3, #0
 8003074:	617b      	str	r3, [r7, #20]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	617b      	str	r3, [r7, #20]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	617b      	str	r3, [r7, #20]
 8003086:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003088:	e144      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800308e:	2b03      	cmp	r3, #3
 8003090:	f200 80f1 	bhi.w	8003276 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003098:	2b01      	cmp	r3, #1
 800309a:	d123      	bne.n	80030e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800309e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fda7 	bl	8003bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e145      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	691a      	ldr	r2, [r3, #16]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	1c5a      	adds	r2, r3, #1
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d8:	b29b      	uxth	r3, r3
 80030da:	3b01      	subs	r3, #1
 80030dc:	b29a      	uxth	r2, r3
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030e2:	e117      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d14e      	bne.n	800318a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ee:	9300      	str	r3, [sp, #0]
 80030f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f2:	2200      	movs	r2, #0
 80030f4:	4906      	ldr	r1, [pc, #24]	@ (8003110 <HAL_I2C_Mem_Read+0x22c>)
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f000 fbd2 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d008      	beq.n	8003114 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e11a      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
 8003106:	bf00      	nop
 8003108:	00100002 	.word	0x00100002
 800310c:	ffff0000 	.word	0xffff0000
 8003110:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003122:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	691a      	ldr	r2, [r3, #16]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003140:	3b01      	subs	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800314c:	b29b      	uxth	r3, r3
 800314e:	3b01      	subs	r3, #1
 8003150:	b29a      	uxth	r2, r3
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003172:	3b01      	subs	r3, #1
 8003174:	b29a      	uxth	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317e:	b29b      	uxth	r3, r3
 8003180:	3b01      	subs	r3, #1
 8003182:	b29a      	uxth	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003188:	e0c4      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800318a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003190:	2200      	movs	r2, #0
 8003192:	496c      	ldr	r1, [pc, #432]	@ (8003344 <HAL_I2C_Mem_Read+0x460>)
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f000 fb83 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e0cb      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	691a      	ldr	r2, [r3, #16]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031be:	b2d2      	uxtb	r2, r2
 80031c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	1c5a      	adds	r2, r3, #1
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d0:	3b01      	subs	r3, #1
 80031d2:	b29a      	uxth	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031dc:	b29b      	uxth	r3, r3
 80031de:	3b01      	subs	r3, #1
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ec:	2200      	movs	r2, #0
 80031ee:	4955      	ldr	r1, [pc, #340]	@ (8003344 <HAL_I2C_Mem_Read+0x460>)
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f000 fb55 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e09d      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800320e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003222:	1c5a      	adds	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322c:	3b01      	subs	r3, #1
 800322e:	b29a      	uxth	r2, r3
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003238:	b29b      	uxth	r3, r3
 800323a:	3b01      	subs	r3, #1
 800323c:	b29a      	uxth	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003254:	1c5a      	adds	r2, r3, #1
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325e:	3b01      	subs	r3, #1
 8003260:	b29a      	uxth	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003274:	e04e      	b.n	8003314 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003278:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 fcba 	bl	8003bf4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e058      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	691a      	ldr	r2, [r3, #16]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003294:	b2d2      	uxtb	r2, r2
 8003296:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d124      	bne.n	8003314 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	d107      	bne.n	80032e2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032e0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f4:	1c5a      	adds	r2, r3, #1
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	b29a      	uxth	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003318:	2b00      	cmp	r3, #0
 800331a:	f47f aeb6 	bne.w	800308a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2220      	movs	r2, #32
 8003322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	e000      	b.n	800333c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800333a:	2302      	movs	r3, #2
  }
}
 800333c:	4618      	mov	r0, r3
 800333e:	3728      	adds	r7, #40	@ 0x28
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	00010004 	.word	0x00010004

08003348 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08a      	sub	sp, #40	@ 0x28
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	607a      	str	r2, [r7, #4]
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	460b      	mov	r3, r1
 8003356:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003358:	f7ff f814 	bl	8002384 <HAL_GetTick>
 800335c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b20      	cmp	r3, #32
 800336c:	f040 8111 	bne.w	8003592 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	9300      	str	r3, [sp, #0]
 8003374:	2319      	movs	r3, #25
 8003376:	2201      	movs	r2, #1
 8003378:	4988      	ldr	r1, [pc, #544]	@ (800359c <HAL_I2C_IsDeviceReady+0x254>)
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 fa90 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003386:	2302      	movs	r3, #2
 8003388:	e104      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003390:	2b01      	cmp	r3, #1
 8003392:	d101      	bne.n	8003398 <HAL_I2C_IsDeviceReady+0x50>
 8003394:	2302      	movs	r3, #2
 8003396:	e0fd      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0301 	and.w	r3, r3, #1
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d007      	beq.n	80033be <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f042 0201 	orr.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2224      	movs	r2, #36	@ 0x24
 80033d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2200      	movs	r2, #0
 80033da:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4a70      	ldr	r2, [pc, #448]	@ (80035a0 <HAL_I2C_IsDeviceReady+0x258>)
 80033e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033f0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 fa4e 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00d      	beq.n	8003426 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003414:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003418:	d103      	bne.n	8003422 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003420:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0b6      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003426:	897b      	ldrh	r3, [r7, #10]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	461a      	mov	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003434:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003436:	f7fe ffa5 	bl	8002384 <HAL_GetTick>
 800343a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b02      	cmp	r3, #2
 8003448:	bf0c      	ite	eq
 800344a:	2301      	moveq	r3, #1
 800344c:	2300      	movne	r3, #0
 800344e:	b2db      	uxtb	r3, r3
 8003450:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800345c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003460:	bf0c      	ite	eq
 8003462:	2301      	moveq	r3, #1
 8003464:	2300      	movne	r3, #0
 8003466:	b2db      	uxtb	r3, r3
 8003468:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800346a:	e025      	b.n	80034b8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800346c:	f7fe ff8a 	bl	8002384 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	683a      	ldr	r2, [r7, #0]
 8003478:	429a      	cmp	r2, r3
 800347a:	d302      	bcc.n	8003482 <HAL_I2C_IsDeviceReady+0x13a>
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d103      	bne.n	800348a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	22a0      	movs	r2, #160	@ 0xa0
 8003486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b02      	cmp	r3, #2
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034ae:	bf0c      	ite	eq
 80034b0:	2301      	moveq	r3, #1
 80034b2:	2300      	movne	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2ba0      	cmp	r3, #160	@ 0xa0
 80034c2:	d005      	beq.n	80034d0 <HAL_I2C_IsDeviceReady+0x188>
 80034c4:	7dfb      	ldrb	r3, [r7, #23]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d102      	bne.n	80034d0 <HAL_I2C_IsDeviceReady+0x188>
 80034ca:	7dbb      	ldrb	r3, [r7, #22]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0cd      	beq.n	800346c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2220      	movs	r2, #32
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d129      	bne.n	800353a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034f4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f6:	2300      	movs	r3, #0
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	613b      	str	r3, [r7, #16]
 800350a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	2319      	movs	r3, #25
 8003512:	2201      	movs	r2, #1
 8003514:	4921      	ldr	r1, [pc, #132]	@ (800359c <HAL_I2C_IsDeviceReady+0x254>)
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f9c2 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e036      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2220      	movs	r2, #32
 800352a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003536:	2300      	movs	r3, #0
 8003538:	e02c      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003548:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003552:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	2319      	movs	r3, #25
 800355a:	2201      	movs	r2, #1
 800355c:	490f      	ldr	r1, [pc, #60]	@ (800359c <HAL_I2C_IsDeviceReady+0x254>)
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 f99e 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e012      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	3301      	adds	r3, #1
 8003572:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	429a      	cmp	r2, r3
 800357a:	f4ff af32 	bcc.w	80033e2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2220      	movs	r2, #32
 8003582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003592:	2302      	movs	r3, #2
  }
}
 8003594:	4618      	mov	r0, r3
 8003596:	3720      	adds	r7, #32
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	00100002 	.word	0x00100002
 80035a0:	ffff0000 	.word	0xffff0000

080035a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	4608      	mov	r0, r1
 80035ae:	4611      	mov	r1, r2
 80035b0:	461a      	mov	r2, r3
 80035b2:	4603      	mov	r3, r0
 80035b4:	817b      	strh	r3, [r7, #10]
 80035b6:	460b      	mov	r3, r1
 80035b8:	813b      	strh	r3, [r7, #8]
 80035ba:	4613      	mov	r3, r2
 80035bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 f960 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00d      	beq.n	8003602 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f4:	d103      	bne.n	80035fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035fe:	2303      	movs	r3, #3
 8003600:	e05f      	b.n	80036c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003602:	897b      	ldrh	r3, [r7, #10]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	461a      	mov	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003610:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003614:	6a3a      	ldr	r2, [r7, #32]
 8003616:	492d      	ldr	r1, [pc, #180]	@ (80036cc <I2C_RequestMemoryWrite+0x128>)
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f9bb 	bl	8003994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e04c      	b.n	80036c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003628:	2300      	movs	r3, #0
 800362a:	617b      	str	r3, [r7, #20]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	617b      	str	r3, [r7, #20]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	617b      	str	r3, [r7, #20]
 800363c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800363e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003640:	6a39      	ldr	r1, [r7, #32]
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 fa46 	bl	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00d      	beq.n	800366a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	2b04      	cmp	r3, #4
 8003654:	d107      	bne.n	8003666 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003664:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e02b      	b.n	80036c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d105      	bne.n	800367c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003670:	893b      	ldrh	r3, [r7, #8]
 8003672:	b2da      	uxtb	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	611a      	str	r2, [r3, #16]
 800367a:	e021      	b.n	80036c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800367c:	893b      	ldrh	r3, [r7, #8]
 800367e:	0a1b      	lsrs	r3, r3, #8
 8003680:	b29b      	uxth	r3, r3
 8003682:	b2da      	uxtb	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800368a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800368c:	6a39      	ldr	r1, [r7, #32]
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f000 fa20 	bl	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00d      	beq.n	80036b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	2b04      	cmp	r3, #4
 80036a0:	d107      	bne.n	80036b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e005      	b.n	80036c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036b6:	893b      	ldrh	r3, [r7, #8]
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3718      	adds	r7, #24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	00010002 	.word	0x00010002

080036d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b088      	sub	sp, #32
 80036d4:	af02      	add	r7, sp, #8
 80036d6:	60f8      	str	r0, [r7, #12]
 80036d8:	4608      	mov	r0, r1
 80036da:	4611      	mov	r1, r2
 80036dc:	461a      	mov	r2, r3
 80036de:	4603      	mov	r3, r0
 80036e0:	817b      	strh	r3, [r7, #10]
 80036e2:	460b      	mov	r3, r1
 80036e4:	813b      	strh	r3, [r7, #8]
 80036e6:	4613      	mov	r3, r2
 80036e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80036f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003708:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800370a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	6a3b      	ldr	r3, [r7, #32]
 8003710:	2200      	movs	r2, #0
 8003712:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003716:	68f8      	ldr	r0, [r7, #12]
 8003718:	f000 f8c2 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00d      	beq.n	800373e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003730:	d103      	bne.n	800373a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003738:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e0aa      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800373e:	897b      	ldrh	r3, [r7, #10]
 8003740:	b2db      	uxtb	r3, r3
 8003742:	461a      	mov	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800374c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800374e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003750:	6a3a      	ldr	r2, [r7, #32]
 8003752:	4952      	ldr	r1, [pc, #328]	@ (800389c <I2C_RequestMemoryRead+0x1cc>)
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 f91d 	bl	8003994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e097      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003764:	2300      	movs	r3, #0
 8003766:	617b      	str	r3, [r7, #20]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	617b      	str	r3, [r7, #20]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	617b      	str	r3, [r7, #20]
 8003778:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800377a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800377c:	6a39      	ldr	r1, [r7, #32]
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 f9a8 	bl	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00d      	beq.n	80037a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	2b04      	cmp	r3, #4
 8003790:	d107      	bne.n	80037a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e076      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037a6:	88fb      	ldrh	r3, [r7, #6]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d105      	bne.n	80037b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037ac:	893b      	ldrh	r3, [r7, #8]
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	611a      	str	r2, [r3, #16]
 80037b6:	e021      	b.n	80037fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037b8:	893b      	ldrh	r3, [r7, #8]
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	b29b      	uxth	r3, r3
 80037be:	b2da      	uxtb	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037c8:	6a39      	ldr	r1, [r7, #32]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f982 	bl	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00d      	beq.n	80037f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d107      	bne.n	80037ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e050      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037f2:	893b      	ldrh	r3, [r7, #8]
 80037f4:	b2da      	uxtb	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037fe:	6a39      	ldr	r1, [r7, #32]
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f967 	bl	8003ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00d      	beq.n	8003828 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003810:	2b04      	cmp	r3, #4
 8003812:	d107      	bne.n	8003824 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003822:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e035      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003836:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383a:	9300      	str	r3, [sp, #0]
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	2200      	movs	r2, #0
 8003840:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 f82b 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00d      	beq.n	800386c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800385e:	d103      	bne.n	8003868 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003866:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e013      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800386c:	897b      	ldrh	r3, [r7, #10]
 800386e:	b2db      	uxtb	r3, r3
 8003870:	f043 0301 	orr.w	r3, r3, #1
 8003874:	b2da      	uxtb	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800387c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387e:	6a3a      	ldr	r2, [r7, #32]
 8003880:	4906      	ldr	r1, [pc, #24]	@ (800389c <I2C_RequestMemoryRead+0x1cc>)
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 f886 	bl	8003994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e000      	b.n	8003894 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	00010002 	.word	0x00010002

080038a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	603b      	str	r3, [r7, #0]
 80038ac:	4613      	mov	r3, r2
 80038ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038b0:	e048      	b.n	8003944 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038b8:	d044      	beq.n	8003944 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ba:	f7fe fd63 	bl	8002384 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d302      	bcc.n	80038d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d139      	bne.n	8003944 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	0c1b      	lsrs	r3, r3, #16
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d10d      	bne.n	80038f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	43da      	mvns	r2, r3
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	4013      	ands	r3, r2
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	bf0c      	ite	eq
 80038ec:	2301      	moveq	r3, #1
 80038ee:	2300      	movne	r3, #0
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	461a      	mov	r2, r3
 80038f4:	e00c      	b.n	8003910 <I2C_WaitOnFlagUntilTimeout+0x70>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	43da      	mvns	r2, r3
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	4013      	ands	r3, r2
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	79fb      	ldrb	r3, [r7, #7]
 8003912:	429a      	cmp	r2, r3
 8003914:	d116      	bne.n	8003944 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003930:	f043 0220 	orr.w	r2, r3, #32
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e023      	b.n	800398c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	0c1b      	lsrs	r3, r3, #16
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d10d      	bne.n	800396a <I2C_WaitOnFlagUntilTimeout+0xca>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	43da      	mvns	r2, r3
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	4013      	ands	r3, r2
 800395a:	b29b      	uxth	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	bf0c      	ite	eq
 8003960:	2301      	moveq	r3, #1
 8003962:	2300      	movne	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	461a      	mov	r2, r3
 8003968:	e00c      	b.n	8003984 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	43da      	mvns	r2, r3
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	4013      	ands	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf0c      	ite	eq
 800397c:	2301      	moveq	r3, #1
 800397e:	2300      	movne	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	461a      	mov	r2, r3
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	429a      	cmp	r2, r3
 8003988:	d093      	beq.n	80038b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
 80039a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039a2:	e071      	b.n	8003a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b2:	d123      	bne.n	80039fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2220      	movs	r2, #32
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e8:	f043 0204 	orr.w	r2, r3, #4
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e067      	b.n	8003acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a02:	d041      	beq.n	8003a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a04:	f7fe fcbe 	bl	8002384 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d302      	bcc.n	8003a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d136      	bne.n	8003a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	0c1b      	lsrs	r3, r3, #16
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d10c      	bne.n	8003a3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	43da      	mvns	r2, r3
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	4013      	ands	r3, r2
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	bf14      	ite	ne
 8003a36:	2301      	movne	r3, #1
 8003a38:	2300      	moveq	r3, #0
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	e00b      	b.n	8003a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	43da      	mvns	r2, r3
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	bf14      	ite	ne
 8003a50:	2301      	movne	r3, #1
 8003a52:	2300      	moveq	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d016      	beq.n	8003a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a74:	f043 0220 	orr.w	r2, r3, #32
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e021      	b.n	8003acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	0c1b      	lsrs	r3, r3, #16
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d10c      	bne.n	8003aac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	43da      	mvns	r2, r3
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	bf14      	ite	ne
 8003aa4:	2301      	movne	r3, #1
 8003aa6:	2300      	moveq	r3, #0
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	e00b      	b.n	8003ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	43da      	mvns	r2, r3
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	bf14      	ite	ne
 8003abe:	2301      	movne	r3, #1
 8003ac0:	2300      	moveq	r3, #0
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f47f af6d 	bne.w	80039a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003aca:	2300      	movs	r3, #0
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ae0:	e034      	b.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f8e3 	bl	8003cae <I2C_IsAcknowledgeFailed>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e034      	b.n	8003b5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003af8:	d028      	beq.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afa:	f7fe fc43 	bl	8002384 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d302      	bcc.n	8003b10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d11d      	bne.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b1a:	2b80      	cmp	r3, #128	@ 0x80
 8003b1c:	d016      	beq.n	8003b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b38:	f043 0220 	orr.w	r2, r3, #32
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e007      	b.n	8003b5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b80      	cmp	r3, #128	@ 0x80
 8003b58:	d1c3      	bne.n	8003ae2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b70:	e034      	b.n	8003bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f89b 	bl	8003cae <I2C_IsAcknowledgeFailed>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e034      	b.n	8003bec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b88:	d028      	beq.n	8003bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b8a:	f7fe fbfb 	bl	8002384 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	68ba      	ldr	r2, [r7, #8]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d302      	bcc.n	8003ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d11d      	bne.n	8003bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	d016      	beq.n	8003bdc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2220      	movs	r2, #32
 8003bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc8:	f043 0220 	orr.w	r2, r3, #32
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e007      	b.n	8003bec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	f003 0304 	and.w	r3, r3, #4
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d1c3      	bne.n	8003b72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c00:	e049      	b.n	8003c96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	695b      	ldr	r3, [r3, #20]
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2b10      	cmp	r3, #16
 8003c0e:	d119      	bne.n	8003c44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0210 	mvn.w	r2, #16
 8003c18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2220      	movs	r2, #32
 8003c24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e030      	b.n	8003ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c44:	f7fe fb9e 	bl	8002384 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	68ba      	ldr	r2, [r7, #8]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d302      	bcc.n	8003c5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d11d      	bne.n	8003c96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c64:	2b40      	cmp	r3, #64	@ 0x40
 8003c66:	d016      	beq.n	8003c96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2220      	movs	r2, #32
 8003c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f043 0220 	orr.w	r2, r3, #32
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e007      	b.n	8003ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca0:	2b40      	cmp	r3, #64	@ 0x40
 8003ca2:	d1ae      	bne.n	8003c02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3710      	adds	r7, #16
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cae:	b480      	push	{r7}
 8003cb0:	b083      	sub	sp, #12
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cc4:	d11b      	bne.n	8003cfe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	f043 0204 	orr.w	r2, r3, #4
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e000      	b.n	8003d00 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e267      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0301 	and.w	r3, r3, #1
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d075      	beq.n	8003e16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d2a:	4b88      	ldr	r3, [pc, #544]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f003 030c 	and.w	r3, r3, #12
 8003d32:	2b04      	cmp	r3, #4
 8003d34:	d00c      	beq.n	8003d50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d36:	4b85      	ldr	r3, [pc, #532]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003d3e:	2b08      	cmp	r3, #8
 8003d40:	d112      	bne.n	8003d68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d42:	4b82      	ldr	r3, [pc, #520]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d4e:	d10b      	bne.n	8003d68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d50:	4b7e      	ldr	r3, [pc, #504]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d05b      	beq.n	8003e14 <HAL_RCC_OscConfig+0x108>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d157      	bne.n	8003e14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e242      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d70:	d106      	bne.n	8003d80 <HAL_RCC_OscConfig+0x74>
 8003d72:	4b76      	ldr	r3, [pc, #472]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a75      	ldr	r2, [pc, #468]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	e01d      	b.n	8003dbc <HAL_RCC_OscConfig+0xb0>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d88:	d10c      	bne.n	8003da4 <HAL_RCC_OscConfig+0x98>
 8003d8a:	4b70      	ldr	r3, [pc, #448]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a6f      	ldr	r2, [pc, #444]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	4b6d      	ldr	r3, [pc, #436]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a6c      	ldr	r2, [pc, #432]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da0:	6013      	str	r3, [r2, #0]
 8003da2:	e00b      	b.n	8003dbc <HAL_RCC_OscConfig+0xb0>
 8003da4:	4b69      	ldr	r3, [pc, #420]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a68      	ldr	r2, [pc, #416]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	4b66      	ldr	r3, [pc, #408]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a65      	ldr	r2, [pc, #404]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003db6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d013      	beq.n	8003dec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc4:	f7fe fade 	bl	8002384 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dcc:	f7fe fada 	bl	8002384 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b64      	cmp	r3, #100	@ 0x64
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e207      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dde:	4b5b      	ldr	r3, [pc, #364]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0f0      	beq.n	8003dcc <HAL_RCC_OscConfig+0xc0>
 8003dea:	e014      	b.n	8003e16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dec:	f7fe faca 	bl	8002384 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df4:	f7fe fac6 	bl	8002384 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b64      	cmp	r3, #100	@ 0x64
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e1f3      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e06:	4b51      	ldr	r3, [pc, #324]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0xe8>
 8003e12:	e000      	b.n	8003e16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d063      	beq.n	8003eea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e22:	4b4a      	ldr	r3, [pc, #296]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f003 030c 	and.w	r3, r3, #12
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00b      	beq.n	8003e46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e2e:	4b47      	ldr	r3, [pc, #284]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003e36:	2b08      	cmp	r3, #8
 8003e38:	d11c      	bne.n	8003e74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e3a:	4b44      	ldr	r3, [pc, #272]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d116      	bne.n	8003e74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e46:	4b41      	ldr	r3, [pc, #260]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0302 	and.w	r3, r3, #2
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d005      	beq.n	8003e5e <HAL_RCC_OscConfig+0x152>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d001      	beq.n	8003e5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e1c7      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	4937      	ldr	r1, [pc, #220]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e72:	e03a      	b.n	8003eea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d020      	beq.n	8003ebe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e7c:	4b34      	ldr	r3, [pc, #208]	@ (8003f50 <HAL_RCC_OscConfig+0x244>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e82:	f7fe fa7f 	bl	8002384 <HAL_GetTick>
 8003e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e88:	e008      	b.n	8003e9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e8a:	f7fe fa7b 	bl	8002384 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d901      	bls.n	8003e9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e1a8      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e9c:	4b2b      	ldr	r3, [pc, #172]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d0f0      	beq.n	8003e8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea8:	4b28      	ldr	r3, [pc, #160]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	4925      	ldr	r1, [pc, #148]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	600b      	str	r3, [r1, #0]
 8003ebc:	e015      	b.n	8003eea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ebe:	4b24      	ldr	r3, [pc, #144]	@ (8003f50 <HAL_RCC_OscConfig+0x244>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec4:	f7fe fa5e 	bl	8002384 <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eca:	e008      	b.n	8003ede <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ecc:	f7fe fa5a 	bl	8002384 <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d901      	bls.n	8003ede <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003eda:	2303      	movs	r3, #3
 8003edc:	e187      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ede:	4b1b      	ldr	r3, [pc, #108]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1f0      	bne.n	8003ecc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 0308 	and.w	r3, r3, #8
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d036      	beq.n	8003f64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d016      	beq.n	8003f2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003efe:	4b15      	ldr	r3, [pc, #84]	@ (8003f54 <HAL_RCC_OscConfig+0x248>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f04:	f7fe fa3e 	bl	8002384 <HAL_GetTick>
 8003f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f0a:	e008      	b.n	8003f1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f0c:	f7fe fa3a 	bl	8002384 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d901      	bls.n	8003f1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f1a:	2303      	movs	r3, #3
 8003f1c:	e167      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f4c <HAL_RCC_OscConfig+0x240>)
 8003f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f22:	f003 0302 	and.w	r3, r3, #2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0f0      	beq.n	8003f0c <HAL_RCC_OscConfig+0x200>
 8003f2a:	e01b      	b.n	8003f64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f2c:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <HAL_RCC_OscConfig+0x248>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f32:	f7fe fa27 	bl	8002384 <HAL_GetTick>
 8003f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f38:	e00e      	b.n	8003f58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f3a:	f7fe fa23 	bl	8002384 <HAL_GetTick>
 8003f3e:	4602      	mov	r2, r0
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d907      	bls.n	8003f58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e150      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
 8003f4c:	40023800 	.word	0x40023800
 8003f50:	42470000 	.word	0x42470000
 8003f54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f58:	4b88      	ldr	r3, [pc, #544]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1ea      	bne.n	8003f3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0304 	and.w	r3, r3, #4
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 8097 	beq.w	80040a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f72:	2300      	movs	r3, #0
 8003f74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f76:	4b81      	ldr	r3, [pc, #516]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10f      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f82:	2300      	movs	r3, #0
 8003f84:	60bb      	str	r3, [r7, #8]
 8003f86:	4b7d      	ldr	r3, [pc, #500]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f8a:	4a7c      	ldr	r2, [pc, #496]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003f8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f92:	4b7a      	ldr	r3, [pc, #488]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f9a:	60bb      	str	r3, [r7, #8]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa2:	4b77      	ldr	r3, [pc, #476]	@ (8004180 <HAL_RCC_OscConfig+0x474>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d118      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fae:	4b74      	ldr	r3, [pc, #464]	@ (8004180 <HAL_RCC_OscConfig+0x474>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a73      	ldr	r2, [pc, #460]	@ (8004180 <HAL_RCC_OscConfig+0x474>)
 8003fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fba:	f7fe f9e3 	bl	8002384 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fc2:	f7fe f9df 	bl	8002384 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e10c      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd4:	4b6a      	ldr	r3, [pc, #424]	@ (8004180 <HAL_RCC_OscConfig+0x474>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0f0      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d106      	bne.n	8003ff6 <HAL_RCC_OscConfig+0x2ea>
 8003fe8:	4b64      	ldr	r3, [pc, #400]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fec:	4a63      	ldr	r2, [pc, #396]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8003fee:	f043 0301 	orr.w	r3, r3, #1
 8003ff2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff4:	e01c      	b.n	8004030 <HAL_RCC_OscConfig+0x324>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b05      	cmp	r3, #5
 8003ffc:	d10c      	bne.n	8004018 <HAL_RCC_OscConfig+0x30c>
 8003ffe:	4b5f      	ldr	r3, [pc, #380]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004002:	4a5e      	ldr	r2, [pc, #376]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004004:	f043 0304 	orr.w	r3, r3, #4
 8004008:	6713      	str	r3, [r2, #112]	@ 0x70
 800400a:	4b5c      	ldr	r3, [pc, #368]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 800400c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400e:	4a5b      	ldr	r2, [pc, #364]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004010:	f043 0301 	orr.w	r3, r3, #1
 8004014:	6713      	str	r3, [r2, #112]	@ 0x70
 8004016:	e00b      	b.n	8004030 <HAL_RCC_OscConfig+0x324>
 8004018:	4b58      	ldr	r3, [pc, #352]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 800401a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800401c:	4a57      	ldr	r2, [pc, #348]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 800401e:	f023 0301 	bic.w	r3, r3, #1
 8004022:	6713      	str	r3, [r2, #112]	@ 0x70
 8004024:	4b55      	ldr	r3, [pc, #340]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004028:	4a54      	ldr	r2, [pc, #336]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 800402a:	f023 0304 	bic.w	r3, r3, #4
 800402e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d015      	beq.n	8004064 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004038:	f7fe f9a4 	bl	8002384 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800403e:	e00a      	b.n	8004056 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004040:	f7fe f9a0 	bl	8002384 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800404e:	4293      	cmp	r3, r2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e0cb      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004056:	4b49      	ldr	r3, [pc, #292]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0ee      	beq.n	8004040 <HAL_RCC_OscConfig+0x334>
 8004062:	e014      	b.n	800408e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004064:	f7fe f98e 	bl	8002384 <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800406a:	e00a      	b.n	8004082 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406c:	f7fe f98a 	bl	8002384 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800407a:	4293      	cmp	r3, r2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e0b5      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004082:	4b3e      	ldr	r3, [pc, #248]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1ee      	bne.n	800406c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800408e:	7dfb      	ldrb	r3, [r7, #23]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d105      	bne.n	80040a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004094:	4b39      	ldr	r3, [pc, #228]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	4a38      	ldr	r2, [pc, #224]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 800409a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800409e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 80a1 	beq.w	80041ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040aa:	4b34      	ldr	r3, [pc, #208]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 030c 	and.w	r3, r3, #12
 80040b2:	2b08      	cmp	r3, #8
 80040b4:	d05c      	beq.n	8004170 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d141      	bne.n	8004142 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040be:	4b31      	ldr	r3, [pc, #196]	@ (8004184 <HAL_RCC_OscConfig+0x478>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c4:	f7fe f95e 	bl	8002384 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040cc:	f7fe f95a 	bl	8002384 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e087      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040de:	4b27      	ldr	r3, [pc, #156]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	69da      	ldr	r2, [r3, #28]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f8:	019b      	lsls	r3, r3, #6
 80040fa:	431a      	orrs	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004100:	085b      	lsrs	r3, r3, #1
 8004102:	3b01      	subs	r3, #1
 8004104:	041b      	lsls	r3, r3, #16
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800410c:	061b      	lsls	r3, r3, #24
 800410e:	491b      	ldr	r1, [pc, #108]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004110:	4313      	orrs	r3, r2
 8004112:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004114:	4b1b      	ldr	r3, [pc, #108]	@ (8004184 <HAL_RCC_OscConfig+0x478>)
 8004116:	2201      	movs	r2, #1
 8004118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411a:	f7fe f933 	bl	8002384 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004122:	f7fe f92f 	bl	8002384 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e05c      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004134:	4b11      	ldr	r3, [pc, #68]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0f0      	beq.n	8004122 <HAL_RCC_OscConfig+0x416>
 8004140:	e054      	b.n	80041ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004142:	4b10      	ldr	r3, [pc, #64]	@ (8004184 <HAL_RCC_OscConfig+0x478>)
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004148:	f7fe f91c 	bl	8002384 <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414e:	e008      	b.n	8004162 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004150:	f7fe f918 	bl	8002384 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e045      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004162:	4b06      	ldr	r3, [pc, #24]	@ (800417c <HAL_RCC_OscConfig+0x470>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f0      	bne.n	8004150 <HAL_RCC_OscConfig+0x444>
 800416e:	e03d      	b.n	80041ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d107      	bne.n	8004188 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e038      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
 800417c:	40023800 	.word	0x40023800
 8004180:	40007000 	.word	0x40007000
 8004184:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004188:	4b1b      	ldr	r3, [pc, #108]	@ (80041f8 <HAL_RCC_OscConfig+0x4ec>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d028      	beq.n	80041e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d121      	bne.n	80041e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d11a      	bne.n	80041e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041b8:	4013      	ands	r3, r2
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d111      	bne.n	80041e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ce:	085b      	lsrs	r3, r3, #1
 80041d0:	3b01      	subs	r3, #1
 80041d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d107      	bne.n	80041e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d001      	beq.n	80041ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e000      	b.n	80041ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	bf00      	nop
 80041f8:	40023800 	.word	0x40023800

080041fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e0cc      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004210:	4b68      	ldr	r3, [pc, #416]	@ (80043b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	429a      	cmp	r2, r3
 800421c:	d90c      	bls.n	8004238 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421e:	4b65      	ldr	r3, [pc, #404]	@ (80043b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	b2d2      	uxtb	r2, r2
 8004224:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004226:	4b63      	ldr	r3, [pc, #396]	@ (80043b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	429a      	cmp	r2, r3
 8004232:	d001      	beq.n	8004238 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004234:	2301      	movs	r3, #1
 8004236:	e0b8      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d020      	beq.n	8004286 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	d005      	beq.n	800425c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004250:	4b59      	ldr	r3, [pc, #356]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	4a58      	ldr	r2, [pc, #352]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800425a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d005      	beq.n	8004274 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004268:	4b53      	ldr	r3, [pc, #332]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	4a52      	ldr	r2, [pc, #328]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800426e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004272:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004274:	4b50      	ldr	r3, [pc, #320]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	494d      	ldr	r1, [pc, #308]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004282:	4313      	orrs	r3, r2
 8004284:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d044      	beq.n	800431c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d107      	bne.n	80042aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800429a:	4b47      	ldr	r3, [pc, #284]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d119      	bne.n	80042da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e07f      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d003      	beq.n	80042ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042b6:	2b03      	cmp	r3, #3
 80042b8:	d107      	bne.n	80042ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ba:	4b3f      	ldr	r3, [pc, #252]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d109      	bne.n	80042da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e06f      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042ca:	4b3b      	ldr	r3, [pc, #236]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e067      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042da:	4b37      	ldr	r3, [pc, #220]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f023 0203 	bic.w	r2, r3, #3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	4934      	ldr	r1, [pc, #208]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 80042e8:	4313      	orrs	r3, r2
 80042ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042ec:	f7fe f84a 	bl	8002384 <HAL_GetTick>
 80042f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f2:	e00a      	b.n	800430a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f4:	f7fe f846 	bl	8002384 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004302:	4293      	cmp	r3, r2
 8004304:	d901      	bls.n	800430a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e04f      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800430a:	4b2b      	ldr	r3, [pc, #172]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 020c 	and.w	r2, r3, #12
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	429a      	cmp	r2, r3
 800431a:	d1eb      	bne.n	80042f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800431c:	4b25      	ldr	r3, [pc, #148]	@ (80043b4 <HAL_RCC_ClockConfig+0x1b8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d20c      	bcs.n	8004344 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b22      	ldr	r3, [pc, #136]	@ (80043b4 <HAL_RCC_ClockConfig+0x1b8>)
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004332:	4b20      	ldr	r3, [pc, #128]	@ (80043b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d001      	beq.n	8004344 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e032      	b.n	80043aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0304 	and.w	r3, r3, #4
 800434c:	2b00      	cmp	r3, #0
 800434e:	d008      	beq.n	8004362 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004350:	4b19      	ldr	r3, [pc, #100]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	4916      	ldr	r1, [pc, #88]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	4313      	orrs	r3, r2
 8004360:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d009      	beq.n	8004382 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800436e:	4b12      	ldr	r3, [pc, #72]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	490e      	ldr	r1, [pc, #56]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800437e:	4313      	orrs	r3, r2
 8004380:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004382:	f000 f821 	bl	80043c8 <HAL_RCC_GetSysClockFreq>
 8004386:	4602      	mov	r2, r0
 8004388:	4b0b      	ldr	r3, [pc, #44]	@ (80043b8 <HAL_RCC_ClockConfig+0x1bc>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	091b      	lsrs	r3, r3, #4
 800438e:	f003 030f 	and.w	r3, r3, #15
 8004392:	490a      	ldr	r1, [pc, #40]	@ (80043bc <HAL_RCC_ClockConfig+0x1c0>)
 8004394:	5ccb      	ldrb	r3, [r1, r3]
 8004396:	fa22 f303 	lsr.w	r3, r2, r3
 800439a:	4a09      	ldr	r2, [pc, #36]	@ (80043c0 <HAL_RCC_ClockConfig+0x1c4>)
 800439c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800439e:	4b09      	ldr	r3, [pc, #36]	@ (80043c4 <HAL_RCC_ClockConfig+0x1c8>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fd ffaa 	bl	80022fc <HAL_InitTick>

  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40023c00 	.word	0x40023c00
 80043b8:	40023800 	.word	0x40023800
 80043bc:	0800a114 	.word	0x0800a114
 80043c0:	2000000c 	.word	0x2000000c
 80043c4:	20000010 	.word	0x20000010

080043c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043cc:	b090      	sub	sp, #64	@ 0x40
 80043ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80043d0:	2300      	movs	r3, #0
 80043d2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80043dc:	2300      	movs	r3, #0
 80043de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043e0:	4b59      	ldr	r3, [pc, #356]	@ (8004548 <HAL_RCC_GetSysClockFreq+0x180>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 030c 	and.w	r3, r3, #12
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d00d      	beq.n	8004408 <HAL_RCC_GetSysClockFreq+0x40>
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	f200 80a1 	bhi.w	8004534 <HAL_RCC_GetSysClockFreq+0x16c>
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d002      	beq.n	80043fc <HAL_RCC_GetSysClockFreq+0x34>
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	d003      	beq.n	8004402 <HAL_RCC_GetSysClockFreq+0x3a>
 80043fa:	e09b      	b.n	8004534 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043fc:	4b53      	ldr	r3, [pc, #332]	@ (800454c <HAL_RCC_GetSysClockFreq+0x184>)
 80043fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004400:	e09b      	b.n	800453a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004402:	4b53      	ldr	r3, [pc, #332]	@ (8004550 <HAL_RCC_GetSysClockFreq+0x188>)
 8004404:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004406:	e098      	b.n	800453a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004408:	4b4f      	ldr	r3, [pc, #316]	@ (8004548 <HAL_RCC_GetSysClockFreq+0x180>)
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004410:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004412:	4b4d      	ldr	r3, [pc, #308]	@ (8004548 <HAL_RCC_GetSysClockFreq+0x180>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d028      	beq.n	8004470 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800441e:	4b4a      	ldr	r3, [pc, #296]	@ (8004548 <HAL_RCC_GetSysClockFreq+0x180>)
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	099b      	lsrs	r3, r3, #6
 8004424:	2200      	movs	r2, #0
 8004426:	623b      	str	r3, [r7, #32]
 8004428:	627a      	str	r2, [r7, #36]	@ 0x24
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004430:	2100      	movs	r1, #0
 8004432:	4b47      	ldr	r3, [pc, #284]	@ (8004550 <HAL_RCC_GetSysClockFreq+0x188>)
 8004434:	fb03 f201 	mul.w	r2, r3, r1
 8004438:	2300      	movs	r3, #0
 800443a:	fb00 f303 	mul.w	r3, r0, r3
 800443e:	4413      	add	r3, r2
 8004440:	4a43      	ldr	r2, [pc, #268]	@ (8004550 <HAL_RCC_GetSysClockFreq+0x188>)
 8004442:	fba0 1202 	umull	r1, r2, r0, r2
 8004446:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004448:	460a      	mov	r2, r1
 800444a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800444c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800444e:	4413      	add	r3, r2
 8004450:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004454:	2200      	movs	r2, #0
 8004456:	61bb      	str	r3, [r7, #24]
 8004458:	61fa      	str	r2, [r7, #28]
 800445a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800445e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004462:	f7fc fbf9 	bl	8000c58 <__aeabi_uldivmod>
 8004466:	4602      	mov	r2, r0
 8004468:	460b      	mov	r3, r1
 800446a:	4613      	mov	r3, r2
 800446c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800446e:	e053      	b.n	8004518 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004470:	4b35      	ldr	r3, [pc, #212]	@ (8004548 <HAL_RCC_GetSysClockFreq+0x180>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	099b      	lsrs	r3, r3, #6
 8004476:	2200      	movs	r2, #0
 8004478:	613b      	str	r3, [r7, #16]
 800447a:	617a      	str	r2, [r7, #20]
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004482:	f04f 0b00 	mov.w	fp, #0
 8004486:	4652      	mov	r2, sl
 8004488:	465b      	mov	r3, fp
 800448a:	f04f 0000 	mov.w	r0, #0
 800448e:	f04f 0100 	mov.w	r1, #0
 8004492:	0159      	lsls	r1, r3, #5
 8004494:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004498:	0150      	lsls	r0, r2, #5
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	ebb2 080a 	subs.w	r8, r2, sl
 80044a2:	eb63 090b 	sbc.w	r9, r3, fp
 80044a6:	f04f 0200 	mov.w	r2, #0
 80044aa:	f04f 0300 	mov.w	r3, #0
 80044ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80044b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80044b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80044ba:	ebb2 0408 	subs.w	r4, r2, r8
 80044be:	eb63 0509 	sbc.w	r5, r3, r9
 80044c2:	f04f 0200 	mov.w	r2, #0
 80044c6:	f04f 0300 	mov.w	r3, #0
 80044ca:	00eb      	lsls	r3, r5, #3
 80044cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044d0:	00e2      	lsls	r2, r4, #3
 80044d2:	4614      	mov	r4, r2
 80044d4:	461d      	mov	r5, r3
 80044d6:	eb14 030a 	adds.w	r3, r4, sl
 80044da:	603b      	str	r3, [r7, #0]
 80044dc:	eb45 030b 	adc.w	r3, r5, fp
 80044e0:	607b      	str	r3, [r7, #4]
 80044e2:	f04f 0200 	mov.w	r2, #0
 80044e6:	f04f 0300 	mov.w	r3, #0
 80044ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044ee:	4629      	mov	r1, r5
 80044f0:	028b      	lsls	r3, r1, #10
 80044f2:	4621      	mov	r1, r4
 80044f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044f8:	4621      	mov	r1, r4
 80044fa:	028a      	lsls	r2, r1, #10
 80044fc:	4610      	mov	r0, r2
 80044fe:	4619      	mov	r1, r3
 8004500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004502:	2200      	movs	r2, #0
 8004504:	60bb      	str	r3, [r7, #8]
 8004506:	60fa      	str	r2, [r7, #12]
 8004508:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800450c:	f7fc fba4 	bl	8000c58 <__aeabi_uldivmod>
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4613      	mov	r3, r2
 8004516:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004518:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <HAL_RCC_GetSysClockFreq+0x180>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	3301      	adds	r3, #1
 8004524:	005b      	lsls	r3, r3, #1
 8004526:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004528:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800452a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004530:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004532:	e002      	b.n	800453a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004534:	4b05      	ldr	r3, [pc, #20]	@ (800454c <HAL_RCC_GetSysClockFreq+0x184>)
 8004536:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004538:	bf00      	nop
    }
  }
  return sysclockfreq;
 800453a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800453c:	4618      	mov	r0, r3
 800453e:	3740      	adds	r7, #64	@ 0x40
 8004540:	46bd      	mov	sp, r7
 8004542:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004546:	bf00      	nop
 8004548:	40023800 	.word	0x40023800
 800454c:	00f42400 	.word	0x00f42400
 8004550:	017d7840 	.word	0x017d7840

08004554 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004558:	4b03      	ldr	r3, [pc, #12]	@ (8004568 <HAL_RCC_GetHCLKFreq+0x14>)
 800455a:	681b      	ldr	r3, [r3, #0]
}
 800455c:	4618      	mov	r0, r3
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	2000000c 	.word	0x2000000c

0800456c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004570:	f7ff fff0 	bl	8004554 <HAL_RCC_GetHCLKFreq>
 8004574:	4602      	mov	r2, r0
 8004576:	4b05      	ldr	r3, [pc, #20]	@ (800458c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	0a9b      	lsrs	r3, r3, #10
 800457c:	f003 0307 	and.w	r3, r3, #7
 8004580:	4903      	ldr	r1, [pc, #12]	@ (8004590 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004582:	5ccb      	ldrb	r3, [r1, r3]
 8004584:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004588:	4618      	mov	r0, r3
 800458a:	bd80      	pop	{r7, pc}
 800458c:	40023800 	.word	0x40023800
 8004590:	0800a124 	.word	0x0800a124

08004594 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004598:	f7ff ffdc 	bl	8004554 <HAL_RCC_GetHCLKFreq>
 800459c:	4602      	mov	r2, r0
 800459e:	4b05      	ldr	r3, [pc, #20]	@ (80045b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	0b5b      	lsrs	r3, r3, #13
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	4903      	ldr	r1, [pc, #12]	@ (80045b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80045aa:	5ccb      	ldrb	r3, [r1, r3]
 80045ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	40023800 	.word	0x40023800
 80045b8:	0800a124 	.word	0x0800a124

080045bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e07b      	b.n	80046c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d108      	bne.n	80045e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045de:	d009      	beq.n	80045f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	61da      	str	r2, [r3, #28]
 80045e6:	e005      	b.n	80045f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fd fc0c 	bl	8001e2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800462a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800463c:	431a      	orrs	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004646:	431a      	orrs	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	431a      	orrs	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004678:	ea42 0103 	orr.w	r1, r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004680:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	0c1b      	lsrs	r3, r3, #16
 8004692:	f003 0104 	and.w	r1, r3, #4
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469a:	f003 0210 	and.w	r2, r3, #16
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69da      	ldr	r2, [r3, #28]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b088      	sub	sp, #32
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	60f8      	str	r0, [r7, #12]
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	603b      	str	r3, [r7, #0]
 80046da:	4613      	mov	r3, r2
 80046dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046de:	f7fd fe51 	bl	8002384 <HAL_GetTick>
 80046e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80046e4:	88fb      	ldrh	r3, [r7, #6]
 80046e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d001      	beq.n	80046f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80046f4:	2302      	movs	r3, #2
 80046f6:	e12a      	b.n	800494e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <HAL_SPI_Transmit+0x36>
 80046fe:	88fb      	ldrh	r3, [r7, #6]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e122      	b.n	800494e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800470e:	2b01      	cmp	r3, #1
 8004710:	d101      	bne.n	8004716 <HAL_SPI_Transmit+0x48>
 8004712:	2302      	movs	r3, #2
 8004714:	e11b      	b.n	800494e <HAL_SPI_Transmit+0x280>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2203      	movs	r2, #3
 8004722:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	68ba      	ldr	r2, [r7, #8]
 8004730:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	88fa      	ldrh	r2, [r7, #6]
 8004736:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	88fa      	ldrh	r2, [r7, #6]
 800473c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004764:	d10f      	bne.n	8004786 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004774:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004784:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004790:	2b40      	cmp	r3, #64	@ 0x40
 8004792:	d007      	beq.n	80047a4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047ac:	d152      	bne.n	8004854 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <HAL_SPI_Transmit+0xee>
 80047b6:	8b7b      	ldrh	r3, [r7, #26]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d145      	bne.n	8004848 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c0:	881a      	ldrh	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047cc:	1c9a      	adds	r2, r3, #2
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047e0:	e032      	b.n	8004848 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d112      	bne.n	8004816 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f4:	881a      	ldrh	r2, [r3, #0]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004800:	1c9a      	adds	r2, r3, #2
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800480a:	b29b      	uxth	r3, r3
 800480c:	3b01      	subs	r3, #1
 800480e:	b29a      	uxth	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004814:	e018      	b.n	8004848 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004816:	f7fd fdb5 	bl	8002384 <HAL_GetTick>
 800481a:	4602      	mov	r2, r0
 800481c:	69fb      	ldr	r3, [r7, #28]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	429a      	cmp	r2, r3
 8004824:	d803      	bhi.n	800482e <HAL_SPI_Transmit+0x160>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800482c:	d102      	bne.n	8004834 <HAL_SPI_Transmit+0x166>
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d109      	bne.n	8004848 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e082      	b.n	800494e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800484c:	b29b      	uxth	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d1c7      	bne.n	80047e2 <HAL_SPI_Transmit+0x114>
 8004852:	e053      	b.n	80048fc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d002      	beq.n	8004862 <HAL_SPI_Transmit+0x194>
 800485c:	8b7b      	ldrh	r3, [r7, #26]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d147      	bne.n	80048f2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	330c      	adds	r3, #12
 800486c:	7812      	ldrb	r2, [r2, #0]
 800486e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004874:	1c5a      	adds	r2, r3, #1
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004888:	e033      	b.n	80048f2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b02      	cmp	r3, #2
 8004896:	d113      	bne.n	80048c0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	330c      	adds	r3, #12
 80048a2:	7812      	ldrb	r2, [r2, #0]
 80048a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048aa:	1c5a      	adds	r2, r3, #1
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048be:	e018      	b.n	80048f2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048c0:	f7fd fd60 	bl	8002384 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d803      	bhi.n	80048d8 <HAL_SPI_Transmit+0x20a>
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048d6:	d102      	bne.n	80048de <HAL_SPI_Transmit+0x210>
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d109      	bne.n	80048f2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80048ee:	2303      	movs	r3, #3
 80048f0:	e02d      	b.n	800494e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1c6      	bne.n	800488a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	6839      	ldr	r1, [r7, #0]
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f000 f8b1 	bl	8004a68 <SPI_EndRxTxTransaction>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10a      	bne.n	8004930 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800491a:	2300      	movs	r3, #0
 800491c:	617b      	str	r3, [r7, #20]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	617b      	str	r3, [r7, #20]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	617b      	str	r3, [r7, #20]
 800492e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004944:	2b00      	cmp	r3, #0
 8004946:	d001      	beq.n	800494c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e000      	b.n	800494e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800494c:	2300      	movs	r3, #0
  }
}
 800494e:	4618      	mov	r0, r3
 8004950:	3720      	adds	r7, #32
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b088      	sub	sp, #32
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004968:	f7fd fd0c 	bl	8002384 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004970:	1a9b      	subs	r3, r3, r2
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	4413      	add	r3, r2
 8004976:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004978:	f7fd fd04 	bl	8002384 <HAL_GetTick>
 800497c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800497e:	4b39      	ldr	r3, [pc, #228]	@ (8004a64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	015b      	lsls	r3, r3, #5
 8004984:	0d1b      	lsrs	r3, r3, #20
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	fb02 f303 	mul.w	r3, r2, r3
 800498c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800498e:	e055      	b.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004996:	d051      	beq.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004998:	f7fd fcf4 	bl	8002384 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	69fa      	ldr	r2, [r7, #28]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d902      	bls.n	80049ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d13d      	bne.n	8004a2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80049bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049c6:	d111      	bne.n	80049ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049d0:	d004      	beq.n	80049dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049da:	d107      	bne.n	80049ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f4:	d10f      	bne.n	8004a16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e018      	b.n	8004a5c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004a30:	2300      	movs	r3, #0
 8004a32:	61fb      	str	r3, [r7, #28]
 8004a34:	e002      	b.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d19a      	bne.n	8004990 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3720      	adds	r7, #32
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	2000000c 	.word	0x2000000c

08004a68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b088      	sub	sp, #32
 8004a6c:	af02      	add	r7, sp, #8
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	2102      	movs	r1, #2
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f7ff ff6a 	bl	8004958 <SPI_WaitFlagStateUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d007      	beq.n	8004a9a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a8e:	f043 0220 	orr.w	r2, r3, #32
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e032      	b.n	8004b00 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8004b08 <SPI_EndRxTxTransaction+0xa0>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004b0c <SPI_EndRxTxTransaction+0xa4>)
 8004aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa4:	0d5b      	lsrs	r3, r3, #21
 8004aa6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004aaa:	fb02 f303 	mul.w	r3, r2, r3
 8004aae:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ab8:	d112      	bne.n	8004ae0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	9300      	str	r3, [sp, #0]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2180      	movs	r1, #128	@ 0x80
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f7ff ff47 	bl	8004958 <SPI_WaitFlagStateUntilTimeout>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d016      	beq.n	8004afe <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad4:	f043 0220 	orr.w	r2, r3, #32
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e00f      	b.n	8004b00 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004af6:	2b80      	cmp	r3, #128	@ 0x80
 8004af8:	d0f2      	beq.n	8004ae0 <SPI_EndRxTxTransaction+0x78>
 8004afa:	e000      	b.n	8004afe <SPI_EndRxTxTransaction+0x96>
        break;
 8004afc:	bf00      	nop
  }

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3718      	adds	r7, #24
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	2000000c 	.word	0x2000000c
 8004b0c:	165e9f81 	.word	0x165e9f81

08004b10 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e041      	b.n	8004ba6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d106      	bne.n	8004b3c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7fd f9c0 	bl	8001ebc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	4610      	mov	r0, r2
 8004b50:	f000 faf4 	bl	800513c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
	...

08004bb0 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d104      	bne.n	8004bca <HAL_TIM_IC_Start+0x1a>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	e013      	b.n	8004bf2 <HAL_TIM_IC_Start+0x42>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b04      	cmp	r3, #4
 8004bce:	d104      	bne.n	8004bda <HAL_TIM_IC_Start+0x2a>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	e00b      	b.n	8004bf2 <HAL_TIM_IC_Start+0x42>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b08      	cmp	r3, #8
 8004bde:	d104      	bne.n	8004bea <HAL_TIM_IC_Start+0x3a>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	e003      	b.n	8004bf2 <HAL_TIM_IC_Start+0x42>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d104      	bne.n	8004c04 <HAL_TIM_IC_Start+0x54>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	e013      	b.n	8004c2c <HAL_TIM_IC_Start+0x7c>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d104      	bne.n	8004c14 <HAL_TIM_IC_Start+0x64>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	e00b      	b.n	8004c2c <HAL_TIM_IC_Start+0x7c>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	2b08      	cmp	r3, #8
 8004c18:	d104      	bne.n	8004c24 <HAL_TIM_IC_Start+0x74>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	e003      	b.n	8004c2c <HAL_TIM_IC_Start+0x7c>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d102      	bne.n	8004c3a <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c34:	7bbb      	ldrb	r3, [r7, #14]
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d001      	beq.n	8004c3e <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e077      	b.n	8004d2e <HAL_TIM_IC_Start+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d104      	bne.n	8004c4e <HAL_TIM_IC_Start+0x9e>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c4c:	e013      	b.n	8004c76 <HAL_TIM_IC_Start+0xc6>
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	2b04      	cmp	r3, #4
 8004c52:	d104      	bne.n	8004c5e <HAL_TIM_IC_Start+0xae>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2202      	movs	r2, #2
 8004c58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c5c:	e00b      	b.n	8004c76 <HAL_TIM_IC_Start+0xc6>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d104      	bne.n	8004c6e <HAL_TIM_IC_Start+0xbe>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2202      	movs	r2, #2
 8004c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c6c:	e003      	b.n	8004c76 <HAL_TIM_IC_Start+0xc6>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2202      	movs	r2, #2
 8004c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d104      	bne.n	8004c86 <HAL_TIM_IC_Start+0xd6>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c84:	e013      	b.n	8004cae <HAL_TIM_IC_Start+0xfe>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d104      	bne.n	8004c96 <HAL_TIM_IC_Start+0xe6>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c94:	e00b      	b.n	8004cae <HAL_TIM_IC_Start+0xfe>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d104      	bne.n	8004ca6 <HAL_TIM_IC_Start+0xf6>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ca4:	e003      	b.n	8004cae <HAL_TIM_IC_Start+0xfe>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	6839      	ldr	r1, [r7, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fbe4 	bl	8005484 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d38 <HAL_TIM_IC_Start+0x188>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d018      	beq.n	8004cf8 <HAL_TIM_IC_Start+0x148>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cce:	d013      	beq.n	8004cf8 <HAL_TIM_IC_Start+0x148>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a19      	ldr	r2, [pc, #100]	@ (8004d3c <HAL_TIM_IC_Start+0x18c>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d00e      	beq.n	8004cf8 <HAL_TIM_IC_Start+0x148>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a18      	ldr	r2, [pc, #96]	@ (8004d40 <HAL_TIM_IC_Start+0x190>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d009      	beq.n	8004cf8 <HAL_TIM_IC_Start+0x148>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a16      	ldr	r2, [pc, #88]	@ (8004d44 <HAL_TIM_IC_Start+0x194>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d004      	beq.n	8004cf8 <HAL_TIM_IC_Start+0x148>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a15      	ldr	r2, [pc, #84]	@ (8004d48 <HAL_TIM_IC_Start+0x198>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d111      	bne.n	8004d1c <HAL_TIM_IC_Start+0x16c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	2b06      	cmp	r3, #6
 8004d08:	d010      	beq.n	8004d2c <HAL_TIM_IC_Start+0x17c>
    {
      __HAL_TIM_ENABLE(htim);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f042 0201 	orr.w	r2, r2, #1
 8004d18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d1a:	e007      	b.n	8004d2c <HAL_TIM_IC_Start+0x17c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0201 	orr.w	r2, r2, #1
 8004d2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	40010000 	.word	0x40010000
 8004d3c:	40000400 	.word	0x40000400
 8004d40:	40000800 	.word	0x40000800
 8004d44:	40000c00 	.word	0x40000c00
 8004d48:	40014000 	.word	0x40014000

08004d4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d020      	beq.n	8004db0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d01b      	beq.n	8004db0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f06f 0202 	mvn.w	r2, #2
 8004d80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	f003 0303 	and.w	r3, r3, #3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d003      	beq.n	8004d9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7fc fbba 	bl	8001510 <HAL_TIM_IC_CaptureCallback>
 8004d9c:	e005      	b.n	8004daa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f000 f9ae 	bl	8005100 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f000 f9b5 	bl	8005114 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f003 0304 	and.w	r3, r3, #4
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d020      	beq.n	8004dfc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f003 0304 	and.w	r3, r3, #4
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d01b      	beq.n	8004dfc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f06f 0204 	mvn.w	r2, #4
 8004dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2202      	movs	r2, #2
 8004dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d003      	beq.n	8004dea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f7fc fb94 	bl	8001510 <HAL_TIM_IC_CaptureCallback>
 8004de8:	e005      	b.n	8004df6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f988 	bl	8005100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f98f 	bl	8005114 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	f003 0308 	and.w	r3, r3, #8
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d020      	beq.n	8004e48 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f003 0308 	and.w	r3, r3, #8
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d01b      	beq.n	8004e48 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f06f 0208 	mvn.w	r2, #8
 8004e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2204      	movs	r2, #4
 8004e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fc fb6e 	bl	8001510 <HAL_TIM_IC_CaptureCallback>
 8004e34:	e005      	b.n	8004e42 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f962 	bl	8005100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f969 	bl	8005114 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	f003 0310 	and.w	r3, r3, #16
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d020      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d01b      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f06f 0210 	mvn.w	r2, #16
 8004e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2208      	movs	r2, #8
 8004e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d003      	beq.n	8004e82 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7fc fb48 	bl	8001510 <HAL_TIM_IC_CaptureCallback>
 8004e80:	e005      	b.n	8004e8e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f93c 	bl	8005100 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f943 	bl	8005114 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00c      	beq.n	8004eb8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d007      	beq.n	8004eb8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0201 	mvn.w	r2, #1
 8004eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f91a 	bl	80050ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00c      	beq.n	8004edc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d007      	beq.n	8004edc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 fb72 	bl	80055c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00c      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d007      	beq.n	8004f00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f914 	bl	8005128 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	f003 0320 	and.w	r3, r3, #32
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00c      	beq.n	8004f24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f003 0320 	and.w	r3, r3, #32
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d007      	beq.n	8004f24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0220 	mvn.w	r2, #32
 8004f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 fb44 	bl	80055ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f24:	bf00      	nop
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d101      	bne.n	8004f4a <HAL_TIM_IC_ConfigChannel+0x1e>
 8004f46:	2302      	movs	r3, #2
 8004f48:	e088      	b.n	800505c <HAL_TIM_IC_ConfigChannel+0x130>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d11b      	bne.n	8004f90 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004f68:	f000 f96e 	bl	8005248 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699a      	ldr	r2, [r3, #24]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 020c 	bic.w	r2, r2, #12
 8004f7a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6999      	ldr	r1, [r3, #24]
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	689a      	ldr	r2, [r3, #8]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	619a      	str	r2, [r3, #24]
 8004f8e:	e060      	b.n	8005052 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b04      	cmp	r3, #4
 8004f94:	d11c      	bne.n	8004fd0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004fa6:	f000 f9b7 	bl	8005318 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	699a      	ldr	r2, [r3, #24]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004fb8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	6999      	ldr	r1, [r3, #24]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	021a      	lsls	r2, r3, #8
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	619a      	str	r2, [r3, #24]
 8004fce:	e040      	b.n	8005052 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b08      	cmp	r3, #8
 8004fd4:	d11b      	bne.n	800500e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004fe6:	f000 f9d4 	bl	8005392 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69da      	ldr	r2, [r3, #28]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 020c 	bic.w	r2, r2, #12
 8004ff8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	69d9      	ldr	r1, [r3, #28]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	689a      	ldr	r2, [r3, #8]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	61da      	str	r2, [r3, #28]
 800500c:	e021      	b.n	8005052 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b0c      	cmp	r3, #12
 8005012:	d11c      	bne.n	800504e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005024:	f000 f9f1 	bl	800540a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	69da      	ldr	r2, [r3, #28]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005036:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	69d9      	ldr	r1, [r3, #28]
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	021a      	lsls	r2, r3, #8
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	61da      	str	r2, [r3, #28]
 800504c:	e001      	b.n	8005052 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800505a:	7dfb      	ldrb	r3, [r7, #23]
}
 800505c:	4618      	mov	r0, r3
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}

08005064 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
 800506c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	2b0c      	cmp	r3, #12
 8005076:	d831      	bhi.n	80050dc <HAL_TIM_ReadCapturedValue+0x78>
 8005078:	a201      	add	r2, pc, #4	@ (adr r2, 8005080 <HAL_TIM_ReadCapturedValue+0x1c>)
 800507a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507e:	bf00      	nop
 8005080:	080050b5 	.word	0x080050b5
 8005084:	080050dd 	.word	0x080050dd
 8005088:	080050dd 	.word	0x080050dd
 800508c:	080050dd 	.word	0x080050dd
 8005090:	080050bf 	.word	0x080050bf
 8005094:	080050dd 	.word	0x080050dd
 8005098:	080050dd 	.word	0x080050dd
 800509c:	080050dd 	.word	0x080050dd
 80050a0:	080050c9 	.word	0x080050c9
 80050a4:	080050dd 	.word	0x080050dd
 80050a8:	080050dd 	.word	0x080050dd
 80050ac:	080050dd 	.word	0x080050dd
 80050b0:	080050d3 	.word	0x080050d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ba:	60fb      	str	r3, [r7, #12]

      break;
 80050bc:	e00f      	b.n	80050de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c4:	60fb      	str	r3, [r7, #12]

      break;
 80050c6:	e00a      	b.n	80050de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050ce:	60fb      	str	r3, [r7, #12]

      break;
 80050d0:	e005      	b.n	80050de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	60fb      	str	r3, [r7, #12]

      break;
 80050da:	e000      	b.n	80050de <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80050dc:	bf00      	nop
  }

  return tmpreg;
 80050de:	68fb      	ldr	r3, [r7, #12]
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3714      	adds	r7, #20
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4a37      	ldr	r2, [pc, #220]	@ (800522c <TIM_Base_SetConfig+0xf0>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d00f      	beq.n	8005174 <TIM_Base_SetConfig+0x38>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800515a:	d00b      	beq.n	8005174 <TIM_Base_SetConfig+0x38>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a34      	ldr	r2, [pc, #208]	@ (8005230 <TIM_Base_SetConfig+0xf4>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d007      	beq.n	8005174 <TIM_Base_SetConfig+0x38>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a33      	ldr	r2, [pc, #204]	@ (8005234 <TIM_Base_SetConfig+0xf8>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d003      	beq.n	8005174 <TIM_Base_SetConfig+0x38>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a32      	ldr	r2, [pc, #200]	@ (8005238 <TIM_Base_SetConfig+0xfc>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d108      	bne.n	8005186 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800517a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a28      	ldr	r2, [pc, #160]	@ (800522c <TIM_Base_SetConfig+0xf0>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d01b      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005194:	d017      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a25      	ldr	r2, [pc, #148]	@ (8005230 <TIM_Base_SetConfig+0xf4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d013      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a24      	ldr	r2, [pc, #144]	@ (8005234 <TIM_Base_SetConfig+0xf8>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00f      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a23      	ldr	r2, [pc, #140]	@ (8005238 <TIM_Base_SetConfig+0xfc>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d00b      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a22      	ldr	r2, [pc, #136]	@ (800523c <TIM_Base_SetConfig+0x100>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d007      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a21      	ldr	r2, [pc, #132]	@ (8005240 <TIM_Base_SetConfig+0x104>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d003      	beq.n	80051c6 <TIM_Base_SetConfig+0x8a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a20      	ldr	r2, [pc, #128]	@ (8005244 <TIM_Base_SetConfig+0x108>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d108      	bne.n	80051d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a0c      	ldr	r2, [pc, #48]	@ (800522c <TIM_Base_SetConfig+0xf0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d103      	bne.n	8005206 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	691a      	ldr	r2, [r3, #16]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f043 0204 	orr.w	r2, r3, #4
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	601a      	str	r2, [r3, #0]
}
 800521e:	bf00      	nop
 8005220:	3714      	adds	r7, #20
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	40010000 	.word	0x40010000
 8005230:	40000400 	.word	0x40000400
 8005234:	40000800 	.word	0x40000800
 8005238:	40000c00 	.word	0x40000c00
 800523c:	40014000 	.word	0x40014000
 8005240:	40014400 	.word	0x40014400
 8005244:	40014800 	.word	0x40014800

08005248 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005248:	b480      	push	{r7}
 800524a:	b087      	sub	sp, #28
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	f023 0201 	bic.w	r2, r3, #1
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	699b      	ldr	r3, [r3, #24]
 800526c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	4a24      	ldr	r2, [pc, #144]	@ (8005304 <TIM_TI1_SetConfig+0xbc>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d013      	beq.n	800529e <TIM_TI1_SetConfig+0x56>
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800527c:	d00f      	beq.n	800529e <TIM_TI1_SetConfig+0x56>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4a21      	ldr	r2, [pc, #132]	@ (8005308 <TIM_TI1_SetConfig+0xc0>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00b      	beq.n	800529e <TIM_TI1_SetConfig+0x56>
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	4a20      	ldr	r2, [pc, #128]	@ (800530c <TIM_TI1_SetConfig+0xc4>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d007      	beq.n	800529e <TIM_TI1_SetConfig+0x56>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4a1f      	ldr	r2, [pc, #124]	@ (8005310 <TIM_TI1_SetConfig+0xc8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d003      	beq.n	800529e <TIM_TI1_SetConfig+0x56>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4a1e      	ldr	r2, [pc, #120]	@ (8005314 <TIM_TI1_SetConfig+0xcc>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d101      	bne.n	80052a2 <TIM_TI1_SetConfig+0x5a>
 800529e:	2301      	movs	r3, #1
 80052a0:	e000      	b.n	80052a4 <TIM_TI1_SetConfig+0x5c>
 80052a2:	2300      	movs	r3, #0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d008      	beq.n	80052ba <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f023 0303 	bic.w	r3, r3, #3
 80052ae:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80052b0:	697a      	ldr	r2, [r7, #20]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	617b      	str	r3, [r7, #20]
 80052b8:	e003      	b.n	80052c2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	f043 0301 	orr.w	r3, r3, #1
 80052c0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	011b      	lsls	r3, r3, #4
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f023 030a 	bic.w	r3, r3, #10
 80052dc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	f003 030a 	and.w	r3, r3, #10
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	621a      	str	r2, [r3, #32]
}
 80052f6:	bf00      	nop
 80052f8:	371c      	adds	r7, #28
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	40010000 	.word	0x40010000
 8005308:	40000400 	.word	0x40000400
 800530c:	40000800 	.word	0x40000800
 8005310:	40000c00 	.word	0x40000c00
 8005314:	40014000 	.word	0x40014000

08005318 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005318:	b480      	push	{r7}
 800531a:	b087      	sub	sp, #28
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
 8005324:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	f023 0210 	bic.w	r2, r3, #16
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005344:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	021b      	lsls	r3, r3, #8
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	4313      	orrs	r3, r2
 800534e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	031b      	lsls	r3, r3, #12
 800535c:	b29b      	uxth	r3, r3
 800535e:	693a      	ldr	r2, [r7, #16]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800536a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	011b      	lsls	r3, r3, #4
 8005370:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	4313      	orrs	r3, r2
 8005378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	621a      	str	r2, [r3, #32]
}
 8005386:	bf00      	nop
 8005388:	371c      	adds	r7, #28
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005392:	b480      	push	{r7}
 8005394:	b087      	sub	sp, #28
 8005396:	af00      	add	r7, sp, #0
 8005398:	60f8      	str	r0, [r7, #12]
 800539a:	60b9      	str	r1, [r7, #8]
 800539c:	607a      	str	r2, [r7, #4]
 800539e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	f023 0303 	bic.w	r3, r3, #3
 80053be:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053ce:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	011b      	lsls	r3, r3, #4
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	4313      	orrs	r3, r2
 80053da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80053e2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	021b      	lsls	r3, r3, #8
 80053e8:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80053ec:	697a      	ldr	r2, [r7, #20]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	621a      	str	r2, [r3, #32]
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800540a:	b480      	push	{r7}
 800540c:	b087      	sub	sp, #28
 800540e:	af00      	add	r7, sp, #0
 8005410:	60f8      	str	r0, [r7, #12]
 8005412:	60b9      	str	r1, [r7, #8]
 8005414:	607a      	str	r2, [r7, #4]
 8005416:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	6a1b      	ldr	r3, [r3, #32]
 800541c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005436:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	021b      	lsls	r3, r3, #8
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	4313      	orrs	r3, r2
 8005440:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005448:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	031b      	lsls	r3, r3, #12
 800544e:	b29b      	uxth	r3, r3
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	4313      	orrs	r3, r2
 8005454:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800545c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	031b      	lsls	r3, r3, #12
 8005462:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	4313      	orrs	r3, r2
 800546a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	621a      	str	r2, [r3, #32]
}
 8005478:	bf00      	nop
 800547a:	371c      	adds	r7, #28
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr

08005484 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	f003 031f 	and.w	r3, r3, #31
 8005496:	2201      	movs	r2, #1
 8005498:	fa02 f303 	lsl.w	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6a1a      	ldr	r2, [r3, #32]
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	43db      	mvns	r3, r3
 80054a6:	401a      	ands	r2, r3
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6a1a      	ldr	r2, [r3, #32]
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f003 031f 	and.w	r3, r3, #31
 80054b6:	6879      	ldr	r1, [r7, #4]
 80054b8:	fa01 f303 	lsl.w	r3, r1, r3
 80054bc:	431a      	orrs	r2, r3
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	621a      	str	r2, [r3, #32]
}
 80054c2:	bf00      	nop
 80054c4:	371c      	adds	r7, #28
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
	...

080054d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d101      	bne.n	80054e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054e4:	2302      	movs	r3, #2
 80054e6:	e050      	b.n	800558a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2202      	movs	r2, #2
 80054f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800550e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4313      	orrs	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a1c      	ldr	r2, [pc, #112]	@ (8005598 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d018      	beq.n	800555e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005534:	d013      	beq.n	800555e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a18      	ldr	r2, [pc, #96]	@ (800559c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d00e      	beq.n	800555e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a16      	ldr	r2, [pc, #88]	@ (80055a0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d009      	beq.n	800555e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a15      	ldr	r2, [pc, #84]	@ (80055a4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a13      	ldr	r2, [pc, #76]	@ (80055a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d10c      	bne.n	8005578 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005564:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	68ba      	ldr	r2, [r7, #8]
 800556c:	4313      	orrs	r3, r2
 800556e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40010000 	.word	0x40010000
 800559c:	40000400 	.word	0x40000400
 80055a0:	40000800 	.word	0x40000800
 80055a4:	40000c00 	.word	0x40000c00
 80055a8:	40014000 	.word	0x40014000

080055ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c8:	bf00      	nop
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e042      	b.n	800566c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d106      	bne.n	8005600 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fc fcae 	bl	8001f5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2224      	movs	r2, #36	@ 0x24
 8005604:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68da      	ldr	r2, [r3, #12]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005616:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fd7f 	bl	800611c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	691a      	ldr	r2, [r3, #16]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800562c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	695a      	ldr	r2, [r3, #20]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800563c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68da      	ldr	r2, [r3, #12]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800564c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b08a      	sub	sp, #40	@ 0x28
 8005678:	af02      	add	r7, sp, #8
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	603b      	str	r3, [r7, #0]
 8005680:	4613      	mov	r3, r2
 8005682:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b20      	cmp	r3, #32
 8005692:	d175      	bne.n	8005780 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_UART_Transmit+0x2c>
 800569a:	88fb      	ldrh	r3, [r7, #6]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e06e      	b.n	8005782 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2221      	movs	r2, #33	@ 0x21
 80056ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056b2:	f7fc fe67 	bl	8002384 <HAL_GetTick>
 80056b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	88fa      	ldrh	r2, [r7, #6]
 80056bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	88fa      	ldrh	r2, [r7, #6]
 80056c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056cc:	d108      	bne.n	80056e0 <HAL_UART_Transmit+0x6c>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d104      	bne.n	80056e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056d6:	2300      	movs	r3, #0
 80056d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	61bb      	str	r3, [r7, #24]
 80056de:	e003      	b.n	80056e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056e4:	2300      	movs	r3, #0
 80056e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056e8:	e02e      	b.n	8005748 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2200      	movs	r2, #0
 80056f2:	2180      	movs	r1, #128	@ 0x80
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 fb1d 	bl	8005d34 <UART_WaitOnFlagUntilTimeout>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d005      	beq.n	800570c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e03a      	b.n	8005782 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d10b      	bne.n	800572a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	881b      	ldrh	r3, [r3, #0]
 8005716:	461a      	mov	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005720:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	3302      	adds	r3, #2
 8005726:	61bb      	str	r3, [r7, #24]
 8005728:	e007      	b.n	800573a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	781a      	ldrb	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	3301      	adds	r3, #1
 8005738:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800573e:	b29b      	uxth	r3, r3
 8005740:	3b01      	subs	r3, #1
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800574c:	b29b      	uxth	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1cb      	bne.n	80056ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	9300      	str	r3, [sp, #0]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	2200      	movs	r2, #0
 800575a:	2140      	movs	r1, #64	@ 0x40
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 fae9 	bl	8005d34 <UART_WaitOnFlagUntilTimeout>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d005      	beq.n	8005774 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2220      	movs	r2, #32
 800576c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e006      	b.n	8005782 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800577c:	2300      	movs	r3, #0
 800577e:	e000      	b.n	8005782 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005780:	2302      	movs	r3, #2
  }
}
 8005782:	4618      	mov	r0, r3
 8005784:	3720      	adds	r7, #32
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
	...

0800578c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b0ba      	sub	sp, #232	@ 0xe8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80057ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10f      	bne.n	80057f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d009      	beq.n	80057f2 <HAL_UART_IRQHandler+0x66>
 80057de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e2:	f003 0320 	and.w	r3, r3, #32
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fbd7 	bl	8005f9e <UART_Receive_IT>
      return;
 80057f0:	e273      	b.n	8005cda <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 80de 	beq.w	80059b8 <HAL_UART_IRQHandler+0x22c>
 80057fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	d106      	bne.n	8005816 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800580c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 80d1 	beq.w	80059b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00b      	beq.n	800583a <HAL_UART_IRQHandler+0xae>
 8005822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005826:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800582a:	2b00      	cmp	r3, #0
 800582c:	d005      	beq.n	800583a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005832:	f043 0201 	orr.w	r2, r3, #1
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800583a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800583e:	f003 0304 	and.w	r3, r3, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00b      	beq.n	800585e <HAL_UART_IRQHandler+0xd2>
 8005846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005856:	f043 0202 	orr.w	r2, r3, #2
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800585e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00b      	beq.n	8005882 <HAL_UART_IRQHandler+0xf6>
 800586a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d005      	beq.n	8005882 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800587a:	f043 0204 	orr.w	r2, r3, #4
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	2b00      	cmp	r3, #0
 800588c:	d011      	beq.n	80058b2 <HAL_UART_IRQHandler+0x126>
 800588e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b00      	cmp	r3, #0
 8005898:	d105      	bne.n	80058a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800589a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d005      	beq.n	80058b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058aa:	f043 0208 	orr.w	r2, r3, #8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 820a 	beq.w	8005cd0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d008      	beq.n	80058da <HAL_UART_IRQHandler+0x14e>
 80058c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d002      	beq.n	80058da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 fb62 	bl	8005f9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e4:	2b40      	cmp	r3, #64	@ 0x40
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f6:	f003 0308 	and.w	r3, r3, #8
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d103      	bne.n	8005906 <HAL_UART_IRQHandler+0x17a>
 80058fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005902:	2b00      	cmp	r3, #0
 8005904:	d04f      	beq.n	80059a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 fa6d 	bl	8005de6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005916:	2b40      	cmp	r3, #64	@ 0x40
 8005918:	d141      	bne.n	800599e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	3314      	adds	r3, #20
 8005920:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005930:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005934:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005938:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3314      	adds	r3, #20
 8005942:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005946:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800594a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005952:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005956:	e841 2300 	strex	r3, r2, [r1]
 800595a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800595e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1d9      	bne.n	800591a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800596a:	2b00      	cmp	r3, #0
 800596c:	d013      	beq.n	8005996 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005972:	4a8a      	ldr	r2, [pc, #552]	@ (8005b9c <HAL_UART_IRQHandler+0x410>)
 8005974:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800597a:	4618      	mov	r0, r3
 800597c:	f7fc feb3 	bl	80026e6 <HAL_DMA_Abort_IT>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d016      	beq.n	80059b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800598a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005990:	4610      	mov	r0, r2
 8005992:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005994:	e00e      	b.n	80059b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f9b6 	bl	8005d08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800599c:	e00a      	b.n	80059b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f9b2 	bl	8005d08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a4:	e006      	b.n	80059b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f9ae 	bl	8005d08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80059b2:	e18d      	b.n	8005cd0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b4:	bf00      	nop
    return;
 80059b6:	e18b      	b.n	8005cd0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059bc:	2b01      	cmp	r3, #1
 80059be:	f040 8167 	bne.w	8005c90 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c6:	f003 0310 	and.w	r3, r3, #16
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 8160 	beq.w	8005c90 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80059d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059d4:	f003 0310 	and.w	r3, r3, #16
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 8159 	beq.w	8005c90 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059de:	2300      	movs	r3, #0
 80059e0:	60bb      	str	r3, [r7, #8]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60bb      	str	r3, [r7, #8]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	60bb      	str	r3, [r7, #8]
 80059f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059fe:	2b40      	cmp	r3, #64	@ 0x40
 8005a00:	f040 80ce 	bne.w	8005ba0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 80a9 	beq.w	8005b6c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a22:	429a      	cmp	r2, r3
 8005a24:	f080 80a2 	bcs.w	8005b6c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005a2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a3a:	f000 8088 	beq.w	8005b4e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	330c      	adds	r3, #12
 8005a44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005a54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005a58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	330c      	adds	r3, #12
 8005a66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005a6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1d9      	bne.n	8005a3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3314      	adds	r3, #20
 8005a90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a94:	e853 3f00 	ldrex	r3, [r3]
 8005a98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a9c:	f023 0301 	bic.w	r3, r3, #1
 8005aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	3314      	adds	r3, #20
 8005aaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005aae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ab2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ab6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ac0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e1      	bne.n	8005a8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3314      	adds	r3, #20
 8005acc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ad6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ad8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005adc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3314      	adds	r3, #20
 8005ae6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005aea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005aec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005af0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005af2:	e841 2300 	strex	r3, r2, [r1]
 8005af6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1e3      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2220      	movs	r2, #32
 8005b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	330c      	adds	r3, #12
 8005b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b16:	e853 3f00 	ldrex	r3, [r3]
 8005b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b1e:	f023 0310 	bic.w	r3, r3, #16
 8005b22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005b30:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005b32:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b36:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e3      	bne.n	8005b0c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7fc fd5c 	bl	8002606 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2202      	movs	r2, #2
 8005b52:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	4619      	mov	r1, r3
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f8d9 	bl	8005d1c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005b6a:	e0b3      	b.n	8005cd4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b70:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b74:	429a      	cmp	r2, r3
 8005b76:	f040 80ad 	bne.w	8005cd4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b84:	f040 80a6 	bne.w	8005cd4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b92:	4619      	mov	r1, r3
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f8c1 	bl	8005d1c <HAL_UARTEx_RxEventCallback>
      return;
 8005b9a:	e09b      	b.n	8005cd4 <HAL_UART_IRQHandler+0x548>
 8005b9c:	08005ead 	.word	0x08005ead
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 808e 	beq.w	8005cd8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005bbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8089 	beq.w	8005cd8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	330c      	adds	r3, #12
 8005bcc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd0:	e853 3f00 	ldrex	r3, [r3]
 8005bd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bdc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	330c      	adds	r3, #12
 8005be6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005bea:	647a      	str	r2, [r7, #68]	@ 0x44
 8005bec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bf0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bf2:	e841 2300 	strex	r3, r2, [r1]
 8005bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1e3      	bne.n	8005bc6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	3314      	adds	r3, #20
 8005c04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c08:	e853 3f00 	ldrex	r3, [r3]
 8005c0c:	623b      	str	r3, [r7, #32]
   return(result);
 8005c0e:	6a3b      	ldr	r3, [r7, #32]
 8005c10:	f023 0301 	bic.w	r3, r3, #1
 8005c14:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	3314      	adds	r3, #20
 8005c1e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005c22:	633a      	str	r2, [r7, #48]	@ 0x30
 8005c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c2a:	e841 2300 	strex	r3, r2, [r1]
 8005c2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1e3      	bne.n	8005bfe <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	330c      	adds	r3, #12
 8005c4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0310 	bic.w	r3, r3, #16
 8005c5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	330c      	adds	r3, #12
 8005c64:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005c68:	61fa      	str	r2, [r7, #28]
 8005c6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	69b9      	ldr	r1, [r7, #24]
 8005c6e:	69fa      	ldr	r2, [r7, #28]
 8005c70:	e841 2300 	strex	r3, r2, [r1]
 8005c74:	617b      	str	r3, [r7, #20]
   return(result);
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d1e3      	bne.n	8005c44 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c82:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c86:	4619      	mov	r1, r3
 8005c88:	6878      	ldr	r0, [r7, #4]
 8005c8a:	f000 f847 	bl	8005d1c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c8e:	e023      	b.n	8005cd8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d009      	beq.n	8005cb0 <HAL_UART_IRQHandler+0x524>
 8005c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ca0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d003      	beq.n	8005cb0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f910 	bl	8005ece <UART_Transmit_IT>
    return;
 8005cae:	e014      	b.n	8005cda <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00e      	beq.n	8005cda <HAL_UART_IRQHandler+0x54e>
 8005cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d008      	beq.n	8005cda <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f950 	bl	8005f6e <UART_EndTransmit_IT>
    return;
 8005cce:	e004      	b.n	8005cda <HAL_UART_IRQHandler+0x54e>
    return;
 8005cd0:	bf00      	nop
 8005cd2:	e002      	b.n	8005cda <HAL_UART_IRQHandler+0x54e>
      return;
 8005cd4:	bf00      	nop
 8005cd6:	e000      	b.n	8005cda <HAL_UART_IRQHandler+0x54e>
      return;
 8005cd8:	bf00      	nop
  }
}
 8005cda:	37e8      	adds	r7, #232	@ 0xe8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ce8:	bf00      	nop
 8005cea:	370c      	adds	r7, #12
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	460b      	mov	r3, r1
 8005d26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	603b      	str	r3, [r7, #0]
 8005d40:	4613      	mov	r3, r2
 8005d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d44:	e03b      	b.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d46:	6a3b      	ldr	r3, [r7, #32]
 8005d48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d4c:	d037      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d4e:	f7fc fb19 	bl	8002384 <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	6a3a      	ldr	r2, [r7, #32]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d302      	bcc.n	8005d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d101      	bne.n	8005d68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e03a      	b.n	8005dde <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d023      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	2b80      	cmp	r3, #128	@ 0x80
 8005d7a:	d020      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x8a>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	2b40      	cmp	r3, #64	@ 0x40
 8005d80:	d01d      	beq.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0308 	and.w	r3, r3, #8
 8005d8c:	2b08      	cmp	r3, #8
 8005d8e:	d116      	bne.n	8005dbe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005d90:	2300      	movs	r3, #0
 8005d92:	617b      	str	r3, [r7, #20]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	617b      	str	r3, [r7, #20]
 8005da4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f81d 	bl	8005de6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2208      	movs	r2, #8
 8005db0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e00f      	b.n	8005dde <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	bf0c      	ite	eq
 8005dce:	2301      	moveq	r3, #1
 8005dd0:	2300      	movne	r3, #0
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	79fb      	ldrb	r3, [r7, #7]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d0b4      	beq.n	8005d46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3718      	adds	r7, #24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b095      	sub	sp, #84	@ 0x54
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	330c      	adds	r3, #12
 8005df4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005df8:	e853 3f00 	ldrex	r3, [r3]
 8005dfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	330c      	adds	r3, #12
 8005e0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005e0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e16:	e841 2300 	strex	r3, r2, [r1]
 8005e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1e5      	bne.n	8005dee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3314      	adds	r3, #20
 8005e28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	e853 3f00 	ldrex	r3, [r3]
 8005e30:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	f023 0301 	bic.w	r3, r3, #1
 8005e38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	3314      	adds	r3, #20
 8005e40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e4a:	e841 2300 	strex	r3, r2, [r1]
 8005e4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1e5      	bne.n	8005e22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d119      	bne.n	8005e92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	330c      	adds	r3, #12
 8005e64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	e853 3f00 	ldrex	r3, [r3]
 8005e6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	f023 0310 	bic.w	r3, r3, #16
 8005e74:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	330c      	adds	r3, #12
 8005e7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e7e:	61ba      	str	r2, [r7, #24]
 8005e80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e82:	6979      	ldr	r1, [r7, #20]
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	e841 2300 	strex	r3, r2, [r1]
 8005e8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d1e5      	bne.n	8005e5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ea0:	bf00      	nop
 8005ea2:	3754      	adds	r7, #84	@ 0x54
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f7ff ff21 	bl	8005d08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ec6:	bf00      	nop
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}

08005ece <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	b085      	sub	sp, #20
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b21      	cmp	r3, #33	@ 0x21
 8005ee0:	d13e      	bne.n	8005f60 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eea:	d114      	bne.n	8005f16 <UART_Transmit_IT+0x48>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d110      	bne.n	8005f16 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f08:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	1c9a      	adds	r2, r3, #2
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	621a      	str	r2, [r3, #32]
 8005f14:	e008      	b.n	8005f28 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	1c59      	adds	r1, r3, #1
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6211      	str	r1, [r2, #32]
 8005f20:	781a      	ldrb	r2, [r3, #0]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	4619      	mov	r1, r3
 8005f36:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d10f      	bne.n	8005f5c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68da      	ldr	r2, [r3, #12]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e000      	b.n	8005f62 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f60:	2302      	movs	r3, #2
  }
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr

08005f6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b082      	sub	sp, #8
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2220      	movs	r2, #32
 8005f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7ff fea6 	bl	8005ce0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f94:	2300      	movs	r3, #0
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3708      	adds	r7, #8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b08c      	sub	sp, #48	@ 0x30
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	2b22      	cmp	r3, #34	@ 0x22
 8005fb8:	f040 80aa 	bne.w	8006110 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fc4:	d115      	bne.n	8005ff2 <UART_Receive_IT+0x54>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d111      	bne.n	8005ff2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fea:	1c9a      	adds	r2, r3, #2
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ff0:	e024      	b.n	800603c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006000:	d007      	beq.n	8006012 <UART_Receive_IT+0x74>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d10a      	bne.n	8006020 <UART_Receive_IT+0x82>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	b2da      	uxtb	r2, r3
 800601a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601c:	701a      	strb	r2, [r3, #0]
 800601e:	e008      	b.n	8006032 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	b2db      	uxtb	r3, r3
 8006028:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800602c:	b2da      	uxtb	r2, r3
 800602e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006030:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006036:	1c5a      	adds	r2, r3, #1
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006040:	b29b      	uxth	r3, r3
 8006042:	3b01      	subs	r3, #1
 8006044:	b29b      	uxth	r3, r3
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	4619      	mov	r1, r3
 800604a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800604c:	2b00      	cmp	r3, #0
 800604e:	d15d      	bne.n	800610c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68da      	ldr	r2, [r3, #12]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 0220 	bic.w	r2, r2, #32
 800605e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800606e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	695a      	ldr	r2, [r3, #20]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f022 0201 	bic.w	r2, r2, #1
 800607e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2220      	movs	r2, #32
 8006084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2200      	movs	r2, #0
 800608c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006092:	2b01      	cmp	r3, #1
 8006094:	d135      	bne.n	8006102 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	330c      	adds	r3, #12
 80060a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	e853 3f00 	ldrex	r3, [r3]
 80060aa:	613b      	str	r3, [r7, #16]
   return(result);
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	f023 0310 	bic.w	r3, r3, #16
 80060b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	330c      	adds	r3, #12
 80060ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060bc:	623a      	str	r2, [r7, #32]
 80060be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	69f9      	ldr	r1, [r7, #28]
 80060c2:	6a3a      	ldr	r2, [r7, #32]
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e5      	bne.n	800609c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0310 	and.w	r3, r3, #16
 80060da:	2b10      	cmp	r3, #16
 80060dc:	d10a      	bne.n	80060f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060de:	2300      	movs	r3, #0
 80060e0:	60fb      	str	r3, [r7, #12]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	60fb      	str	r3, [r7, #12]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	60fb      	str	r3, [r7, #12]
 80060f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060f8:	4619      	mov	r1, r3
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f7ff fe0e 	bl	8005d1c <HAL_UARTEx_RxEventCallback>
 8006100:	e002      	b.n	8006108 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7ff fdf6 	bl	8005cf4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	e002      	b.n	8006112 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800610c:	2300      	movs	r3, #0
 800610e:	e000      	b.n	8006112 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006110:	2302      	movs	r3, #2
  }
}
 8006112:	4618      	mov	r0, r3
 8006114:	3730      	adds	r7, #48	@ 0x30
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
	...

0800611c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800611c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006120:	b0c0      	sub	sp, #256	@ 0x100
 8006122:	af00      	add	r7, sp, #0
 8006124:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006138:	68d9      	ldr	r1, [r3, #12]
 800613a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	ea40 0301 	orr.w	r3, r0, r1
 8006144:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
 8006154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006158:	695b      	ldr	r3, [r3, #20]
 800615a:	431a      	orrs	r2, r3
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006174:	f021 010c 	bic.w	r1, r1, #12
 8006178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006182:	430b      	orrs	r3, r1
 8006184:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	695b      	ldr	r3, [r3, #20]
 800618e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006196:	6999      	ldr	r1, [r3, #24]
 8006198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	ea40 0301 	orr.w	r3, r0, r1
 80061a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80061a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4b8f      	ldr	r3, [pc, #572]	@ (80063e8 <UART_SetConfig+0x2cc>)
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d005      	beq.n	80061bc <UART_SetConfig+0xa0>
 80061b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	4b8d      	ldr	r3, [pc, #564]	@ (80063ec <UART_SetConfig+0x2d0>)
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d104      	bne.n	80061c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061bc:	f7fe f9ea 	bl	8004594 <HAL_RCC_GetPCLK2Freq>
 80061c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80061c4:	e003      	b.n	80061ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061c6:	f7fe f9d1 	bl	800456c <HAL_RCC_GetPCLK1Freq>
 80061ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061d2:	69db      	ldr	r3, [r3, #28]
 80061d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061d8:	f040 810c 	bne.w	80063f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061e0:	2200      	movs	r2, #0
 80061e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80061ee:	4622      	mov	r2, r4
 80061f0:	462b      	mov	r3, r5
 80061f2:	1891      	adds	r1, r2, r2
 80061f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80061f6:	415b      	adcs	r3, r3
 80061f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80061fe:	4621      	mov	r1, r4
 8006200:	eb12 0801 	adds.w	r8, r2, r1
 8006204:	4629      	mov	r1, r5
 8006206:	eb43 0901 	adc.w	r9, r3, r1
 800620a:	f04f 0200 	mov.w	r2, #0
 800620e:	f04f 0300 	mov.w	r3, #0
 8006212:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006216:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800621a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800621e:	4690      	mov	r8, r2
 8006220:	4699      	mov	r9, r3
 8006222:	4623      	mov	r3, r4
 8006224:	eb18 0303 	adds.w	r3, r8, r3
 8006228:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800622c:	462b      	mov	r3, r5
 800622e:	eb49 0303 	adc.w	r3, r9, r3
 8006232:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006242:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006246:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800624a:	460b      	mov	r3, r1
 800624c:	18db      	adds	r3, r3, r3
 800624e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006250:	4613      	mov	r3, r2
 8006252:	eb42 0303 	adc.w	r3, r2, r3
 8006256:	657b      	str	r3, [r7, #84]	@ 0x54
 8006258:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800625c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006260:	f7fa fcfa 	bl	8000c58 <__aeabi_uldivmod>
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	4b61      	ldr	r3, [pc, #388]	@ (80063f0 <UART_SetConfig+0x2d4>)
 800626a:	fba3 2302 	umull	r2, r3, r3, r2
 800626e:	095b      	lsrs	r3, r3, #5
 8006270:	011c      	lsls	r4, r3, #4
 8006272:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006276:	2200      	movs	r2, #0
 8006278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800627c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006280:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006284:	4642      	mov	r2, r8
 8006286:	464b      	mov	r3, r9
 8006288:	1891      	adds	r1, r2, r2
 800628a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800628c:	415b      	adcs	r3, r3
 800628e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006290:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006294:	4641      	mov	r1, r8
 8006296:	eb12 0a01 	adds.w	sl, r2, r1
 800629a:	4649      	mov	r1, r9
 800629c:	eb43 0b01 	adc.w	fp, r3, r1
 80062a0:	f04f 0200 	mov.w	r2, #0
 80062a4:	f04f 0300 	mov.w	r3, #0
 80062a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80062ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062b4:	4692      	mov	sl, r2
 80062b6:	469b      	mov	fp, r3
 80062b8:	4643      	mov	r3, r8
 80062ba:	eb1a 0303 	adds.w	r3, sl, r3
 80062be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062c2:	464b      	mov	r3, r9
 80062c4:	eb4b 0303 	adc.w	r3, fp, r3
 80062c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80062dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062e0:	460b      	mov	r3, r1
 80062e2:	18db      	adds	r3, r3, r3
 80062e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80062e6:	4613      	mov	r3, r2
 80062e8:	eb42 0303 	adc.w	r3, r2, r3
 80062ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80062f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80062f6:	f7fa fcaf 	bl	8000c58 <__aeabi_uldivmod>
 80062fa:	4602      	mov	r2, r0
 80062fc:	460b      	mov	r3, r1
 80062fe:	4611      	mov	r1, r2
 8006300:	4b3b      	ldr	r3, [pc, #236]	@ (80063f0 <UART_SetConfig+0x2d4>)
 8006302:	fba3 2301 	umull	r2, r3, r3, r1
 8006306:	095b      	lsrs	r3, r3, #5
 8006308:	2264      	movs	r2, #100	@ 0x64
 800630a:	fb02 f303 	mul.w	r3, r2, r3
 800630e:	1acb      	subs	r3, r1, r3
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006316:	4b36      	ldr	r3, [pc, #216]	@ (80063f0 <UART_SetConfig+0x2d4>)
 8006318:	fba3 2302 	umull	r2, r3, r3, r2
 800631c:	095b      	lsrs	r3, r3, #5
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006324:	441c      	add	r4, r3
 8006326:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800632a:	2200      	movs	r2, #0
 800632c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006330:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006334:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006338:	4642      	mov	r2, r8
 800633a:	464b      	mov	r3, r9
 800633c:	1891      	adds	r1, r2, r2
 800633e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006340:	415b      	adcs	r3, r3
 8006342:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006344:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006348:	4641      	mov	r1, r8
 800634a:	1851      	adds	r1, r2, r1
 800634c:	6339      	str	r1, [r7, #48]	@ 0x30
 800634e:	4649      	mov	r1, r9
 8006350:	414b      	adcs	r3, r1
 8006352:	637b      	str	r3, [r7, #52]	@ 0x34
 8006354:	f04f 0200 	mov.w	r2, #0
 8006358:	f04f 0300 	mov.w	r3, #0
 800635c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006360:	4659      	mov	r1, fp
 8006362:	00cb      	lsls	r3, r1, #3
 8006364:	4651      	mov	r1, sl
 8006366:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800636a:	4651      	mov	r1, sl
 800636c:	00ca      	lsls	r2, r1, #3
 800636e:	4610      	mov	r0, r2
 8006370:	4619      	mov	r1, r3
 8006372:	4603      	mov	r3, r0
 8006374:	4642      	mov	r2, r8
 8006376:	189b      	adds	r3, r3, r2
 8006378:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800637c:	464b      	mov	r3, r9
 800637e:	460a      	mov	r2, r1
 8006380:	eb42 0303 	adc.w	r3, r2, r3
 8006384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006394:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006398:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800639c:	460b      	mov	r3, r1
 800639e:	18db      	adds	r3, r3, r3
 80063a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063a2:	4613      	mov	r3, r2
 80063a4:	eb42 0303 	adc.w	r3, r2, r3
 80063a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80063ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80063b2:	f7fa fc51 	bl	8000c58 <__aeabi_uldivmod>
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	4b0d      	ldr	r3, [pc, #52]	@ (80063f0 <UART_SetConfig+0x2d4>)
 80063bc:	fba3 1302 	umull	r1, r3, r3, r2
 80063c0:	095b      	lsrs	r3, r3, #5
 80063c2:	2164      	movs	r1, #100	@ 0x64
 80063c4:	fb01 f303 	mul.w	r3, r1, r3
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	3332      	adds	r3, #50	@ 0x32
 80063ce:	4a08      	ldr	r2, [pc, #32]	@ (80063f0 <UART_SetConfig+0x2d4>)
 80063d0:	fba2 2303 	umull	r2, r3, r2, r3
 80063d4:	095b      	lsrs	r3, r3, #5
 80063d6:	f003 0207 	and.w	r2, r3, #7
 80063da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4422      	add	r2, r4
 80063e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063e4:	e106      	b.n	80065f4 <UART_SetConfig+0x4d8>
 80063e6:	bf00      	nop
 80063e8:	40011000 	.word	0x40011000
 80063ec:	40011400 	.word	0x40011400
 80063f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063f8:	2200      	movs	r2, #0
 80063fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006402:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006406:	4642      	mov	r2, r8
 8006408:	464b      	mov	r3, r9
 800640a:	1891      	adds	r1, r2, r2
 800640c:	6239      	str	r1, [r7, #32]
 800640e:	415b      	adcs	r3, r3
 8006410:	627b      	str	r3, [r7, #36]	@ 0x24
 8006412:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006416:	4641      	mov	r1, r8
 8006418:	1854      	adds	r4, r2, r1
 800641a:	4649      	mov	r1, r9
 800641c:	eb43 0501 	adc.w	r5, r3, r1
 8006420:	f04f 0200 	mov.w	r2, #0
 8006424:	f04f 0300 	mov.w	r3, #0
 8006428:	00eb      	lsls	r3, r5, #3
 800642a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800642e:	00e2      	lsls	r2, r4, #3
 8006430:	4614      	mov	r4, r2
 8006432:	461d      	mov	r5, r3
 8006434:	4643      	mov	r3, r8
 8006436:	18e3      	adds	r3, r4, r3
 8006438:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800643c:	464b      	mov	r3, r9
 800643e:	eb45 0303 	adc.w	r3, r5, r3
 8006442:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006452:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006456:	f04f 0200 	mov.w	r2, #0
 800645a:	f04f 0300 	mov.w	r3, #0
 800645e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006462:	4629      	mov	r1, r5
 8006464:	008b      	lsls	r3, r1, #2
 8006466:	4621      	mov	r1, r4
 8006468:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800646c:	4621      	mov	r1, r4
 800646e:	008a      	lsls	r2, r1, #2
 8006470:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006474:	f7fa fbf0 	bl	8000c58 <__aeabi_uldivmod>
 8006478:	4602      	mov	r2, r0
 800647a:	460b      	mov	r3, r1
 800647c:	4b60      	ldr	r3, [pc, #384]	@ (8006600 <UART_SetConfig+0x4e4>)
 800647e:	fba3 2302 	umull	r2, r3, r3, r2
 8006482:	095b      	lsrs	r3, r3, #5
 8006484:	011c      	lsls	r4, r3, #4
 8006486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800648a:	2200      	movs	r2, #0
 800648c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006490:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006494:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006498:	4642      	mov	r2, r8
 800649a:	464b      	mov	r3, r9
 800649c:	1891      	adds	r1, r2, r2
 800649e:	61b9      	str	r1, [r7, #24]
 80064a0:	415b      	adcs	r3, r3
 80064a2:	61fb      	str	r3, [r7, #28]
 80064a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064a8:	4641      	mov	r1, r8
 80064aa:	1851      	adds	r1, r2, r1
 80064ac:	6139      	str	r1, [r7, #16]
 80064ae:	4649      	mov	r1, r9
 80064b0:	414b      	adcs	r3, r1
 80064b2:	617b      	str	r3, [r7, #20]
 80064b4:	f04f 0200 	mov.w	r2, #0
 80064b8:	f04f 0300 	mov.w	r3, #0
 80064bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064c0:	4659      	mov	r1, fp
 80064c2:	00cb      	lsls	r3, r1, #3
 80064c4:	4651      	mov	r1, sl
 80064c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064ca:	4651      	mov	r1, sl
 80064cc:	00ca      	lsls	r2, r1, #3
 80064ce:	4610      	mov	r0, r2
 80064d0:	4619      	mov	r1, r3
 80064d2:	4603      	mov	r3, r0
 80064d4:	4642      	mov	r2, r8
 80064d6:	189b      	adds	r3, r3, r2
 80064d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80064dc:	464b      	mov	r3, r9
 80064de:	460a      	mov	r2, r1
 80064e0:	eb42 0303 	adc.w	r3, r2, r3
 80064e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064f4:	f04f 0200 	mov.w	r2, #0
 80064f8:	f04f 0300 	mov.w	r3, #0
 80064fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006500:	4649      	mov	r1, r9
 8006502:	008b      	lsls	r3, r1, #2
 8006504:	4641      	mov	r1, r8
 8006506:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800650a:	4641      	mov	r1, r8
 800650c:	008a      	lsls	r2, r1, #2
 800650e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006512:	f7fa fba1 	bl	8000c58 <__aeabi_uldivmod>
 8006516:	4602      	mov	r2, r0
 8006518:	460b      	mov	r3, r1
 800651a:	4611      	mov	r1, r2
 800651c:	4b38      	ldr	r3, [pc, #224]	@ (8006600 <UART_SetConfig+0x4e4>)
 800651e:	fba3 2301 	umull	r2, r3, r3, r1
 8006522:	095b      	lsrs	r3, r3, #5
 8006524:	2264      	movs	r2, #100	@ 0x64
 8006526:	fb02 f303 	mul.w	r3, r2, r3
 800652a:	1acb      	subs	r3, r1, r3
 800652c:	011b      	lsls	r3, r3, #4
 800652e:	3332      	adds	r3, #50	@ 0x32
 8006530:	4a33      	ldr	r2, [pc, #204]	@ (8006600 <UART_SetConfig+0x4e4>)
 8006532:	fba2 2303 	umull	r2, r3, r2, r3
 8006536:	095b      	lsrs	r3, r3, #5
 8006538:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800653c:	441c      	add	r4, r3
 800653e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006542:	2200      	movs	r2, #0
 8006544:	673b      	str	r3, [r7, #112]	@ 0x70
 8006546:	677a      	str	r2, [r7, #116]	@ 0x74
 8006548:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800654c:	4642      	mov	r2, r8
 800654e:	464b      	mov	r3, r9
 8006550:	1891      	adds	r1, r2, r2
 8006552:	60b9      	str	r1, [r7, #8]
 8006554:	415b      	adcs	r3, r3
 8006556:	60fb      	str	r3, [r7, #12]
 8006558:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800655c:	4641      	mov	r1, r8
 800655e:	1851      	adds	r1, r2, r1
 8006560:	6039      	str	r1, [r7, #0]
 8006562:	4649      	mov	r1, r9
 8006564:	414b      	adcs	r3, r1
 8006566:	607b      	str	r3, [r7, #4]
 8006568:	f04f 0200 	mov.w	r2, #0
 800656c:	f04f 0300 	mov.w	r3, #0
 8006570:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006574:	4659      	mov	r1, fp
 8006576:	00cb      	lsls	r3, r1, #3
 8006578:	4651      	mov	r1, sl
 800657a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800657e:	4651      	mov	r1, sl
 8006580:	00ca      	lsls	r2, r1, #3
 8006582:	4610      	mov	r0, r2
 8006584:	4619      	mov	r1, r3
 8006586:	4603      	mov	r3, r0
 8006588:	4642      	mov	r2, r8
 800658a:	189b      	adds	r3, r3, r2
 800658c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800658e:	464b      	mov	r3, r9
 8006590:	460a      	mov	r2, r1
 8006592:	eb42 0303 	adc.w	r3, r2, r3
 8006596:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	2200      	movs	r2, #0
 80065a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80065a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80065a4:	f04f 0200 	mov.w	r2, #0
 80065a8:	f04f 0300 	mov.w	r3, #0
 80065ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80065b0:	4649      	mov	r1, r9
 80065b2:	008b      	lsls	r3, r1, #2
 80065b4:	4641      	mov	r1, r8
 80065b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ba:	4641      	mov	r1, r8
 80065bc:	008a      	lsls	r2, r1, #2
 80065be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80065c2:	f7fa fb49 	bl	8000c58 <__aeabi_uldivmod>
 80065c6:	4602      	mov	r2, r0
 80065c8:	460b      	mov	r3, r1
 80065ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006600 <UART_SetConfig+0x4e4>)
 80065cc:	fba3 1302 	umull	r1, r3, r3, r2
 80065d0:	095b      	lsrs	r3, r3, #5
 80065d2:	2164      	movs	r1, #100	@ 0x64
 80065d4:	fb01 f303 	mul.w	r3, r1, r3
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	011b      	lsls	r3, r3, #4
 80065dc:	3332      	adds	r3, #50	@ 0x32
 80065de:	4a08      	ldr	r2, [pc, #32]	@ (8006600 <UART_SetConfig+0x4e4>)
 80065e0:	fba2 2303 	umull	r2, r3, r2, r3
 80065e4:	095b      	lsrs	r3, r3, #5
 80065e6:	f003 020f 	and.w	r2, r3, #15
 80065ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4422      	add	r2, r4
 80065f2:	609a      	str	r2, [r3, #8]
}
 80065f4:	bf00      	nop
 80065f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80065fa:	46bd      	mov	sp, r7
 80065fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006600:	51eb851f 	.word	0x51eb851f

08006604 <__cvt>:
 8006604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006608:	ec57 6b10 	vmov	r6, r7, d0
 800660c:	2f00      	cmp	r7, #0
 800660e:	460c      	mov	r4, r1
 8006610:	4619      	mov	r1, r3
 8006612:	463b      	mov	r3, r7
 8006614:	bfbb      	ittet	lt
 8006616:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800661a:	461f      	movlt	r7, r3
 800661c:	2300      	movge	r3, #0
 800661e:	232d      	movlt	r3, #45	@ 0x2d
 8006620:	700b      	strb	r3, [r1, #0]
 8006622:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006624:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006628:	4691      	mov	r9, r2
 800662a:	f023 0820 	bic.w	r8, r3, #32
 800662e:	bfbc      	itt	lt
 8006630:	4632      	movlt	r2, r6
 8006632:	4616      	movlt	r6, r2
 8006634:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006638:	d005      	beq.n	8006646 <__cvt+0x42>
 800663a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800663e:	d100      	bne.n	8006642 <__cvt+0x3e>
 8006640:	3401      	adds	r4, #1
 8006642:	2102      	movs	r1, #2
 8006644:	e000      	b.n	8006648 <__cvt+0x44>
 8006646:	2103      	movs	r1, #3
 8006648:	ab03      	add	r3, sp, #12
 800664a:	9301      	str	r3, [sp, #4]
 800664c:	ab02      	add	r3, sp, #8
 800664e:	9300      	str	r3, [sp, #0]
 8006650:	ec47 6b10 	vmov	d0, r6, r7
 8006654:	4653      	mov	r3, sl
 8006656:	4622      	mov	r2, r4
 8006658:	f000 ff26 	bl	80074a8 <_dtoa_r>
 800665c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006660:	4605      	mov	r5, r0
 8006662:	d119      	bne.n	8006698 <__cvt+0x94>
 8006664:	f019 0f01 	tst.w	r9, #1
 8006668:	d00e      	beq.n	8006688 <__cvt+0x84>
 800666a:	eb00 0904 	add.w	r9, r0, r4
 800666e:	2200      	movs	r2, #0
 8006670:	2300      	movs	r3, #0
 8006672:	4630      	mov	r0, r6
 8006674:	4639      	mov	r1, r7
 8006676:	f7fa fa2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800667a:	b108      	cbz	r0, 8006680 <__cvt+0x7c>
 800667c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006680:	2230      	movs	r2, #48	@ 0x30
 8006682:	9b03      	ldr	r3, [sp, #12]
 8006684:	454b      	cmp	r3, r9
 8006686:	d31e      	bcc.n	80066c6 <__cvt+0xc2>
 8006688:	9b03      	ldr	r3, [sp, #12]
 800668a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800668c:	1b5b      	subs	r3, r3, r5
 800668e:	4628      	mov	r0, r5
 8006690:	6013      	str	r3, [r2, #0]
 8006692:	b004      	add	sp, #16
 8006694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006698:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800669c:	eb00 0904 	add.w	r9, r0, r4
 80066a0:	d1e5      	bne.n	800666e <__cvt+0x6a>
 80066a2:	7803      	ldrb	r3, [r0, #0]
 80066a4:	2b30      	cmp	r3, #48	@ 0x30
 80066a6:	d10a      	bne.n	80066be <__cvt+0xba>
 80066a8:	2200      	movs	r2, #0
 80066aa:	2300      	movs	r3, #0
 80066ac:	4630      	mov	r0, r6
 80066ae:	4639      	mov	r1, r7
 80066b0:	f7fa fa12 	bl	8000ad8 <__aeabi_dcmpeq>
 80066b4:	b918      	cbnz	r0, 80066be <__cvt+0xba>
 80066b6:	f1c4 0401 	rsb	r4, r4, #1
 80066ba:	f8ca 4000 	str.w	r4, [sl]
 80066be:	f8da 3000 	ldr.w	r3, [sl]
 80066c2:	4499      	add	r9, r3
 80066c4:	e7d3      	b.n	800666e <__cvt+0x6a>
 80066c6:	1c59      	adds	r1, r3, #1
 80066c8:	9103      	str	r1, [sp, #12]
 80066ca:	701a      	strb	r2, [r3, #0]
 80066cc:	e7d9      	b.n	8006682 <__cvt+0x7e>

080066ce <__exponent>:
 80066ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066d0:	2900      	cmp	r1, #0
 80066d2:	bfba      	itte	lt
 80066d4:	4249      	neglt	r1, r1
 80066d6:	232d      	movlt	r3, #45	@ 0x2d
 80066d8:	232b      	movge	r3, #43	@ 0x2b
 80066da:	2909      	cmp	r1, #9
 80066dc:	7002      	strb	r2, [r0, #0]
 80066de:	7043      	strb	r3, [r0, #1]
 80066e0:	dd29      	ble.n	8006736 <__exponent+0x68>
 80066e2:	f10d 0307 	add.w	r3, sp, #7
 80066e6:	461d      	mov	r5, r3
 80066e8:	270a      	movs	r7, #10
 80066ea:	461a      	mov	r2, r3
 80066ec:	fbb1 f6f7 	udiv	r6, r1, r7
 80066f0:	fb07 1416 	mls	r4, r7, r6, r1
 80066f4:	3430      	adds	r4, #48	@ 0x30
 80066f6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066fa:	460c      	mov	r4, r1
 80066fc:	2c63      	cmp	r4, #99	@ 0x63
 80066fe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006702:	4631      	mov	r1, r6
 8006704:	dcf1      	bgt.n	80066ea <__exponent+0x1c>
 8006706:	3130      	adds	r1, #48	@ 0x30
 8006708:	1e94      	subs	r4, r2, #2
 800670a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800670e:	1c41      	adds	r1, r0, #1
 8006710:	4623      	mov	r3, r4
 8006712:	42ab      	cmp	r3, r5
 8006714:	d30a      	bcc.n	800672c <__exponent+0x5e>
 8006716:	f10d 0309 	add.w	r3, sp, #9
 800671a:	1a9b      	subs	r3, r3, r2
 800671c:	42ac      	cmp	r4, r5
 800671e:	bf88      	it	hi
 8006720:	2300      	movhi	r3, #0
 8006722:	3302      	adds	r3, #2
 8006724:	4403      	add	r3, r0
 8006726:	1a18      	subs	r0, r3, r0
 8006728:	b003      	add	sp, #12
 800672a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800672c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006730:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006734:	e7ed      	b.n	8006712 <__exponent+0x44>
 8006736:	2330      	movs	r3, #48	@ 0x30
 8006738:	3130      	adds	r1, #48	@ 0x30
 800673a:	7083      	strb	r3, [r0, #2]
 800673c:	70c1      	strb	r1, [r0, #3]
 800673e:	1d03      	adds	r3, r0, #4
 8006740:	e7f1      	b.n	8006726 <__exponent+0x58>
	...

08006744 <_printf_float>:
 8006744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006748:	b08d      	sub	sp, #52	@ 0x34
 800674a:	460c      	mov	r4, r1
 800674c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006750:	4616      	mov	r6, r2
 8006752:	461f      	mov	r7, r3
 8006754:	4605      	mov	r5, r0
 8006756:	f000 fda5 	bl	80072a4 <_localeconv_r>
 800675a:	6803      	ldr	r3, [r0, #0]
 800675c:	9304      	str	r3, [sp, #16]
 800675e:	4618      	mov	r0, r3
 8006760:	f7f9 fd8e 	bl	8000280 <strlen>
 8006764:	2300      	movs	r3, #0
 8006766:	930a      	str	r3, [sp, #40]	@ 0x28
 8006768:	f8d8 3000 	ldr.w	r3, [r8]
 800676c:	9005      	str	r0, [sp, #20]
 800676e:	3307      	adds	r3, #7
 8006770:	f023 0307 	bic.w	r3, r3, #7
 8006774:	f103 0208 	add.w	r2, r3, #8
 8006778:	f894 a018 	ldrb.w	sl, [r4, #24]
 800677c:	f8d4 b000 	ldr.w	fp, [r4]
 8006780:	f8c8 2000 	str.w	r2, [r8]
 8006784:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006788:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800678c:	9307      	str	r3, [sp, #28]
 800678e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006792:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800679a:	4b9c      	ldr	r3, [pc, #624]	@ (8006a0c <_printf_float+0x2c8>)
 800679c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067a0:	f7fa f9cc 	bl	8000b3c <__aeabi_dcmpun>
 80067a4:	bb70      	cbnz	r0, 8006804 <_printf_float+0xc0>
 80067a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067aa:	4b98      	ldr	r3, [pc, #608]	@ (8006a0c <_printf_float+0x2c8>)
 80067ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067b0:	f7fa f9a6 	bl	8000b00 <__aeabi_dcmple>
 80067b4:	bb30      	cbnz	r0, 8006804 <_printf_float+0xc0>
 80067b6:	2200      	movs	r2, #0
 80067b8:	2300      	movs	r3, #0
 80067ba:	4640      	mov	r0, r8
 80067bc:	4649      	mov	r1, r9
 80067be:	f7fa f995 	bl	8000aec <__aeabi_dcmplt>
 80067c2:	b110      	cbz	r0, 80067ca <_printf_float+0x86>
 80067c4:	232d      	movs	r3, #45	@ 0x2d
 80067c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067ca:	4a91      	ldr	r2, [pc, #580]	@ (8006a10 <_printf_float+0x2cc>)
 80067cc:	4b91      	ldr	r3, [pc, #580]	@ (8006a14 <_printf_float+0x2d0>)
 80067ce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067d2:	bf8c      	ite	hi
 80067d4:	4690      	movhi	r8, r2
 80067d6:	4698      	movls	r8, r3
 80067d8:	2303      	movs	r3, #3
 80067da:	6123      	str	r3, [r4, #16]
 80067dc:	f02b 0304 	bic.w	r3, fp, #4
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	f04f 0900 	mov.w	r9, #0
 80067e6:	9700      	str	r7, [sp, #0]
 80067e8:	4633      	mov	r3, r6
 80067ea:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067ec:	4621      	mov	r1, r4
 80067ee:	4628      	mov	r0, r5
 80067f0:	f000 f9d2 	bl	8006b98 <_printf_common>
 80067f4:	3001      	adds	r0, #1
 80067f6:	f040 808d 	bne.w	8006914 <_printf_float+0x1d0>
 80067fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80067fe:	b00d      	add	sp, #52	@ 0x34
 8006800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006804:	4642      	mov	r2, r8
 8006806:	464b      	mov	r3, r9
 8006808:	4640      	mov	r0, r8
 800680a:	4649      	mov	r1, r9
 800680c:	f7fa f996 	bl	8000b3c <__aeabi_dcmpun>
 8006810:	b140      	cbz	r0, 8006824 <_printf_float+0xe0>
 8006812:	464b      	mov	r3, r9
 8006814:	2b00      	cmp	r3, #0
 8006816:	bfbc      	itt	lt
 8006818:	232d      	movlt	r3, #45	@ 0x2d
 800681a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800681e:	4a7e      	ldr	r2, [pc, #504]	@ (8006a18 <_printf_float+0x2d4>)
 8006820:	4b7e      	ldr	r3, [pc, #504]	@ (8006a1c <_printf_float+0x2d8>)
 8006822:	e7d4      	b.n	80067ce <_printf_float+0x8a>
 8006824:	6863      	ldr	r3, [r4, #4]
 8006826:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800682a:	9206      	str	r2, [sp, #24]
 800682c:	1c5a      	adds	r2, r3, #1
 800682e:	d13b      	bne.n	80068a8 <_printf_float+0x164>
 8006830:	2306      	movs	r3, #6
 8006832:	6063      	str	r3, [r4, #4]
 8006834:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006838:	2300      	movs	r3, #0
 800683a:	6022      	str	r2, [r4, #0]
 800683c:	9303      	str	r3, [sp, #12]
 800683e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006840:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006844:	ab09      	add	r3, sp, #36	@ 0x24
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	6861      	ldr	r1, [r4, #4]
 800684a:	ec49 8b10 	vmov	d0, r8, r9
 800684e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006852:	4628      	mov	r0, r5
 8006854:	f7ff fed6 	bl	8006604 <__cvt>
 8006858:	9b06      	ldr	r3, [sp, #24]
 800685a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800685c:	2b47      	cmp	r3, #71	@ 0x47
 800685e:	4680      	mov	r8, r0
 8006860:	d129      	bne.n	80068b6 <_printf_float+0x172>
 8006862:	1cc8      	adds	r0, r1, #3
 8006864:	db02      	blt.n	800686c <_printf_float+0x128>
 8006866:	6863      	ldr	r3, [r4, #4]
 8006868:	4299      	cmp	r1, r3
 800686a:	dd41      	ble.n	80068f0 <_printf_float+0x1ac>
 800686c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006870:	fa5f fa8a 	uxtb.w	sl, sl
 8006874:	3901      	subs	r1, #1
 8006876:	4652      	mov	r2, sl
 8006878:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800687c:	9109      	str	r1, [sp, #36]	@ 0x24
 800687e:	f7ff ff26 	bl	80066ce <__exponent>
 8006882:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006884:	1813      	adds	r3, r2, r0
 8006886:	2a01      	cmp	r2, #1
 8006888:	4681      	mov	r9, r0
 800688a:	6123      	str	r3, [r4, #16]
 800688c:	dc02      	bgt.n	8006894 <_printf_float+0x150>
 800688e:	6822      	ldr	r2, [r4, #0]
 8006890:	07d2      	lsls	r2, r2, #31
 8006892:	d501      	bpl.n	8006898 <_printf_float+0x154>
 8006894:	3301      	adds	r3, #1
 8006896:	6123      	str	r3, [r4, #16]
 8006898:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800689c:	2b00      	cmp	r3, #0
 800689e:	d0a2      	beq.n	80067e6 <_printf_float+0xa2>
 80068a0:	232d      	movs	r3, #45	@ 0x2d
 80068a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068a6:	e79e      	b.n	80067e6 <_printf_float+0xa2>
 80068a8:	9a06      	ldr	r2, [sp, #24]
 80068aa:	2a47      	cmp	r2, #71	@ 0x47
 80068ac:	d1c2      	bne.n	8006834 <_printf_float+0xf0>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1c0      	bne.n	8006834 <_printf_float+0xf0>
 80068b2:	2301      	movs	r3, #1
 80068b4:	e7bd      	b.n	8006832 <_printf_float+0xee>
 80068b6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068ba:	d9db      	bls.n	8006874 <_printf_float+0x130>
 80068bc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80068c0:	d118      	bne.n	80068f4 <_printf_float+0x1b0>
 80068c2:	2900      	cmp	r1, #0
 80068c4:	6863      	ldr	r3, [r4, #4]
 80068c6:	dd0b      	ble.n	80068e0 <_printf_float+0x19c>
 80068c8:	6121      	str	r1, [r4, #16]
 80068ca:	b913      	cbnz	r3, 80068d2 <_printf_float+0x18e>
 80068cc:	6822      	ldr	r2, [r4, #0]
 80068ce:	07d0      	lsls	r0, r2, #31
 80068d0:	d502      	bpl.n	80068d8 <_printf_float+0x194>
 80068d2:	3301      	adds	r3, #1
 80068d4:	440b      	add	r3, r1
 80068d6:	6123      	str	r3, [r4, #16]
 80068d8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068da:	f04f 0900 	mov.w	r9, #0
 80068de:	e7db      	b.n	8006898 <_printf_float+0x154>
 80068e0:	b913      	cbnz	r3, 80068e8 <_printf_float+0x1a4>
 80068e2:	6822      	ldr	r2, [r4, #0]
 80068e4:	07d2      	lsls	r2, r2, #31
 80068e6:	d501      	bpl.n	80068ec <_printf_float+0x1a8>
 80068e8:	3302      	adds	r3, #2
 80068ea:	e7f4      	b.n	80068d6 <_printf_float+0x192>
 80068ec:	2301      	movs	r3, #1
 80068ee:	e7f2      	b.n	80068d6 <_printf_float+0x192>
 80068f0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068f6:	4299      	cmp	r1, r3
 80068f8:	db05      	blt.n	8006906 <_printf_float+0x1c2>
 80068fa:	6823      	ldr	r3, [r4, #0]
 80068fc:	6121      	str	r1, [r4, #16]
 80068fe:	07d8      	lsls	r0, r3, #31
 8006900:	d5ea      	bpl.n	80068d8 <_printf_float+0x194>
 8006902:	1c4b      	adds	r3, r1, #1
 8006904:	e7e7      	b.n	80068d6 <_printf_float+0x192>
 8006906:	2900      	cmp	r1, #0
 8006908:	bfd4      	ite	le
 800690a:	f1c1 0202 	rsble	r2, r1, #2
 800690e:	2201      	movgt	r2, #1
 8006910:	4413      	add	r3, r2
 8006912:	e7e0      	b.n	80068d6 <_printf_float+0x192>
 8006914:	6823      	ldr	r3, [r4, #0]
 8006916:	055a      	lsls	r2, r3, #21
 8006918:	d407      	bmi.n	800692a <_printf_float+0x1e6>
 800691a:	6923      	ldr	r3, [r4, #16]
 800691c:	4642      	mov	r2, r8
 800691e:	4631      	mov	r1, r6
 8006920:	4628      	mov	r0, r5
 8006922:	47b8      	blx	r7
 8006924:	3001      	adds	r0, #1
 8006926:	d12b      	bne.n	8006980 <_printf_float+0x23c>
 8006928:	e767      	b.n	80067fa <_printf_float+0xb6>
 800692a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800692e:	f240 80dd 	bls.w	8006aec <_printf_float+0x3a8>
 8006932:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006936:	2200      	movs	r2, #0
 8006938:	2300      	movs	r3, #0
 800693a:	f7fa f8cd 	bl	8000ad8 <__aeabi_dcmpeq>
 800693e:	2800      	cmp	r0, #0
 8006940:	d033      	beq.n	80069aa <_printf_float+0x266>
 8006942:	4a37      	ldr	r2, [pc, #220]	@ (8006a20 <_printf_float+0x2dc>)
 8006944:	2301      	movs	r3, #1
 8006946:	4631      	mov	r1, r6
 8006948:	4628      	mov	r0, r5
 800694a:	47b8      	blx	r7
 800694c:	3001      	adds	r0, #1
 800694e:	f43f af54 	beq.w	80067fa <_printf_float+0xb6>
 8006952:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006956:	4543      	cmp	r3, r8
 8006958:	db02      	blt.n	8006960 <_printf_float+0x21c>
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	07d8      	lsls	r0, r3, #31
 800695e:	d50f      	bpl.n	8006980 <_printf_float+0x23c>
 8006960:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006964:	4631      	mov	r1, r6
 8006966:	4628      	mov	r0, r5
 8006968:	47b8      	blx	r7
 800696a:	3001      	adds	r0, #1
 800696c:	f43f af45 	beq.w	80067fa <_printf_float+0xb6>
 8006970:	f04f 0900 	mov.w	r9, #0
 8006974:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006978:	f104 0a1a 	add.w	sl, r4, #26
 800697c:	45c8      	cmp	r8, r9
 800697e:	dc09      	bgt.n	8006994 <_printf_float+0x250>
 8006980:	6823      	ldr	r3, [r4, #0]
 8006982:	079b      	lsls	r3, r3, #30
 8006984:	f100 8103 	bmi.w	8006b8e <_printf_float+0x44a>
 8006988:	68e0      	ldr	r0, [r4, #12]
 800698a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800698c:	4298      	cmp	r0, r3
 800698e:	bfb8      	it	lt
 8006990:	4618      	movlt	r0, r3
 8006992:	e734      	b.n	80067fe <_printf_float+0xba>
 8006994:	2301      	movs	r3, #1
 8006996:	4652      	mov	r2, sl
 8006998:	4631      	mov	r1, r6
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	f43f af2b 	beq.w	80067fa <_printf_float+0xb6>
 80069a4:	f109 0901 	add.w	r9, r9, #1
 80069a8:	e7e8      	b.n	800697c <_printf_float+0x238>
 80069aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dc39      	bgt.n	8006a24 <_printf_float+0x2e0>
 80069b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a20 <_printf_float+0x2dc>)
 80069b2:	2301      	movs	r3, #1
 80069b4:	4631      	mov	r1, r6
 80069b6:	4628      	mov	r0, r5
 80069b8:	47b8      	blx	r7
 80069ba:	3001      	adds	r0, #1
 80069bc:	f43f af1d 	beq.w	80067fa <_printf_float+0xb6>
 80069c0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80069c4:	ea59 0303 	orrs.w	r3, r9, r3
 80069c8:	d102      	bne.n	80069d0 <_printf_float+0x28c>
 80069ca:	6823      	ldr	r3, [r4, #0]
 80069cc:	07d9      	lsls	r1, r3, #31
 80069ce:	d5d7      	bpl.n	8006980 <_printf_float+0x23c>
 80069d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069d4:	4631      	mov	r1, r6
 80069d6:	4628      	mov	r0, r5
 80069d8:	47b8      	blx	r7
 80069da:	3001      	adds	r0, #1
 80069dc:	f43f af0d 	beq.w	80067fa <_printf_float+0xb6>
 80069e0:	f04f 0a00 	mov.w	sl, #0
 80069e4:	f104 0b1a 	add.w	fp, r4, #26
 80069e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ea:	425b      	negs	r3, r3
 80069ec:	4553      	cmp	r3, sl
 80069ee:	dc01      	bgt.n	80069f4 <_printf_float+0x2b0>
 80069f0:	464b      	mov	r3, r9
 80069f2:	e793      	b.n	800691c <_printf_float+0x1d8>
 80069f4:	2301      	movs	r3, #1
 80069f6:	465a      	mov	r2, fp
 80069f8:	4631      	mov	r1, r6
 80069fa:	4628      	mov	r0, r5
 80069fc:	47b8      	blx	r7
 80069fe:	3001      	adds	r0, #1
 8006a00:	f43f aefb 	beq.w	80067fa <_printf_float+0xb6>
 8006a04:	f10a 0a01 	add.w	sl, sl, #1
 8006a08:	e7ee      	b.n	80069e8 <_printf_float+0x2a4>
 8006a0a:	bf00      	nop
 8006a0c:	7fefffff 	.word	0x7fefffff
 8006a10:	0800a130 	.word	0x0800a130
 8006a14:	0800a12c 	.word	0x0800a12c
 8006a18:	0800a138 	.word	0x0800a138
 8006a1c:	0800a134 	.word	0x0800a134
 8006a20:	0800a13c 	.word	0x0800a13c
 8006a24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a2a:	4553      	cmp	r3, sl
 8006a2c:	bfa8      	it	ge
 8006a2e:	4653      	movge	r3, sl
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	4699      	mov	r9, r3
 8006a34:	dc36      	bgt.n	8006aa4 <_printf_float+0x360>
 8006a36:	f04f 0b00 	mov.w	fp, #0
 8006a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a3e:	f104 021a 	add.w	r2, r4, #26
 8006a42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a44:	9306      	str	r3, [sp, #24]
 8006a46:	eba3 0309 	sub.w	r3, r3, r9
 8006a4a:	455b      	cmp	r3, fp
 8006a4c:	dc31      	bgt.n	8006ab2 <_printf_float+0x36e>
 8006a4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a50:	459a      	cmp	sl, r3
 8006a52:	dc3a      	bgt.n	8006aca <_printf_float+0x386>
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	07da      	lsls	r2, r3, #31
 8006a58:	d437      	bmi.n	8006aca <_printf_float+0x386>
 8006a5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a5c:	ebaa 0903 	sub.w	r9, sl, r3
 8006a60:	9b06      	ldr	r3, [sp, #24]
 8006a62:	ebaa 0303 	sub.w	r3, sl, r3
 8006a66:	4599      	cmp	r9, r3
 8006a68:	bfa8      	it	ge
 8006a6a:	4699      	movge	r9, r3
 8006a6c:	f1b9 0f00 	cmp.w	r9, #0
 8006a70:	dc33      	bgt.n	8006ada <_printf_float+0x396>
 8006a72:	f04f 0800 	mov.w	r8, #0
 8006a76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a7a:	f104 0b1a 	add.w	fp, r4, #26
 8006a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a80:	ebaa 0303 	sub.w	r3, sl, r3
 8006a84:	eba3 0309 	sub.w	r3, r3, r9
 8006a88:	4543      	cmp	r3, r8
 8006a8a:	f77f af79 	ble.w	8006980 <_printf_float+0x23c>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	465a      	mov	r2, fp
 8006a92:	4631      	mov	r1, r6
 8006a94:	4628      	mov	r0, r5
 8006a96:	47b8      	blx	r7
 8006a98:	3001      	adds	r0, #1
 8006a9a:	f43f aeae 	beq.w	80067fa <_printf_float+0xb6>
 8006a9e:	f108 0801 	add.w	r8, r8, #1
 8006aa2:	e7ec      	b.n	8006a7e <_printf_float+0x33a>
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	47b8      	blx	r7
 8006aac:	3001      	adds	r0, #1
 8006aae:	d1c2      	bne.n	8006a36 <_printf_float+0x2f2>
 8006ab0:	e6a3      	b.n	80067fa <_printf_float+0xb6>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	4631      	mov	r1, r6
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	9206      	str	r2, [sp, #24]
 8006aba:	47b8      	blx	r7
 8006abc:	3001      	adds	r0, #1
 8006abe:	f43f ae9c 	beq.w	80067fa <_printf_float+0xb6>
 8006ac2:	9a06      	ldr	r2, [sp, #24]
 8006ac4:	f10b 0b01 	add.w	fp, fp, #1
 8006ac8:	e7bb      	b.n	8006a42 <_printf_float+0x2fe>
 8006aca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ace:	4631      	mov	r1, r6
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	47b8      	blx	r7
 8006ad4:	3001      	adds	r0, #1
 8006ad6:	d1c0      	bne.n	8006a5a <_printf_float+0x316>
 8006ad8:	e68f      	b.n	80067fa <_printf_float+0xb6>
 8006ada:	9a06      	ldr	r2, [sp, #24]
 8006adc:	464b      	mov	r3, r9
 8006ade:	4442      	add	r2, r8
 8006ae0:	4631      	mov	r1, r6
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	47b8      	blx	r7
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	d1c3      	bne.n	8006a72 <_printf_float+0x32e>
 8006aea:	e686      	b.n	80067fa <_printf_float+0xb6>
 8006aec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006af0:	f1ba 0f01 	cmp.w	sl, #1
 8006af4:	dc01      	bgt.n	8006afa <_printf_float+0x3b6>
 8006af6:	07db      	lsls	r3, r3, #31
 8006af8:	d536      	bpl.n	8006b68 <_printf_float+0x424>
 8006afa:	2301      	movs	r3, #1
 8006afc:	4642      	mov	r2, r8
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	f43f ae78 	beq.w	80067fa <_printf_float+0xb6>
 8006b0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b0e:	4631      	mov	r1, r6
 8006b10:	4628      	mov	r0, r5
 8006b12:	47b8      	blx	r7
 8006b14:	3001      	adds	r0, #1
 8006b16:	f43f ae70 	beq.w	80067fa <_printf_float+0xb6>
 8006b1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2300      	movs	r3, #0
 8006b22:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006b26:	f7f9 ffd7 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b2a:	b9c0      	cbnz	r0, 8006b5e <_printf_float+0x41a>
 8006b2c:	4653      	mov	r3, sl
 8006b2e:	f108 0201 	add.w	r2, r8, #1
 8006b32:	4631      	mov	r1, r6
 8006b34:	4628      	mov	r0, r5
 8006b36:	47b8      	blx	r7
 8006b38:	3001      	adds	r0, #1
 8006b3a:	d10c      	bne.n	8006b56 <_printf_float+0x412>
 8006b3c:	e65d      	b.n	80067fa <_printf_float+0xb6>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	465a      	mov	r2, fp
 8006b42:	4631      	mov	r1, r6
 8006b44:	4628      	mov	r0, r5
 8006b46:	47b8      	blx	r7
 8006b48:	3001      	adds	r0, #1
 8006b4a:	f43f ae56 	beq.w	80067fa <_printf_float+0xb6>
 8006b4e:	f108 0801 	add.w	r8, r8, #1
 8006b52:	45d0      	cmp	r8, sl
 8006b54:	dbf3      	blt.n	8006b3e <_printf_float+0x3fa>
 8006b56:	464b      	mov	r3, r9
 8006b58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b5c:	e6df      	b.n	800691e <_printf_float+0x1da>
 8006b5e:	f04f 0800 	mov.w	r8, #0
 8006b62:	f104 0b1a 	add.w	fp, r4, #26
 8006b66:	e7f4      	b.n	8006b52 <_printf_float+0x40e>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	4642      	mov	r2, r8
 8006b6c:	e7e1      	b.n	8006b32 <_printf_float+0x3ee>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	464a      	mov	r2, r9
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	f43f ae3e 	beq.w	80067fa <_printf_float+0xb6>
 8006b7e:	f108 0801 	add.w	r8, r8, #1
 8006b82:	68e3      	ldr	r3, [r4, #12]
 8006b84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b86:	1a5b      	subs	r3, r3, r1
 8006b88:	4543      	cmp	r3, r8
 8006b8a:	dcf0      	bgt.n	8006b6e <_printf_float+0x42a>
 8006b8c:	e6fc      	b.n	8006988 <_printf_float+0x244>
 8006b8e:	f04f 0800 	mov.w	r8, #0
 8006b92:	f104 0919 	add.w	r9, r4, #25
 8006b96:	e7f4      	b.n	8006b82 <_printf_float+0x43e>

08006b98 <_printf_common>:
 8006b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b9c:	4616      	mov	r6, r2
 8006b9e:	4698      	mov	r8, r3
 8006ba0:	688a      	ldr	r2, [r1, #8]
 8006ba2:	690b      	ldr	r3, [r1, #16]
 8006ba4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	bfb8      	it	lt
 8006bac:	4613      	movlt	r3, r2
 8006bae:	6033      	str	r3, [r6, #0]
 8006bb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bb4:	4607      	mov	r7, r0
 8006bb6:	460c      	mov	r4, r1
 8006bb8:	b10a      	cbz	r2, 8006bbe <_printf_common+0x26>
 8006bba:	3301      	adds	r3, #1
 8006bbc:	6033      	str	r3, [r6, #0]
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	0699      	lsls	r1, r3, #26
 8006bc2:	bf42      	ittt	mi
 8006bc4:	6833      	ldrmi	r3, [r6, #0]
 8006bc6:	3302      	addmi	r3, #2
 8006bc8:	6033      	strmi	r3, [r6, #0]
 8006bca:	6825      	ldr	r5, [r4, #0]
 8006bcc:	f015 0506 	ands.w	r5, r5, #6
 8006bd0:	d106      	bne.n	8006be0 <_printf_common+0x48>
 8006bd2:	f104 0a19 	add.w	sl, r4, #25
 8006bd6:	68e3      	ldr	r3, [r4, #12]
 8006bd8:	6832      	ldr	r2, [r6, #0]
 8006bda:	1a9b      	subs	r3, r3, r2
 8006bdc:	42ab      	cmp	r3, r5
 8006bde:	dc26      	bgt.n	8006c2e <_printf_common+0x96>
 8006be0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006be4:	6822      	ldr	r2, [r4, #0]
 8006be6:	3b00      	subs	r3, #0
 8006be8:	bf18      	it	ne
 8006bea:	2301      	movne	r3, #1
 8006bec:	0692      	lsls	r2, r2, #26
 8006bee:	d42b      	bmi.n	8006c48 <_printf_common+0xb0>
 8006bf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bf4:	4641      	mov	r1, r8
 8006bf6:	4638      	mov	r0, r7
 8006bf8:	47c8      	blx	r9
 8006bfa:	3001      	adds	r0, #1
 8006bfc:	d01e      	beq.n	8006c3c <_printf_common+0xa4>
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	6922      	ldr	r2, [r4, #16]
 8006c02:	f003 0306 	and.w	r3, r3, #6
 8006c06:	2b04      	cmp	r3, #4
 8006c08:	bf02      	ittt	eq
 8006c0a:	68e5      	ldreq	r5, [r4, #12]
 8006c0c:	6833      	ldreq	r3, [r6, #0]
 8006c0e:	1aed      	subeq	r5, r5, r3
 8006c10:	68a3      	ldr	r3, [r4, #8]
 8006c12:	bf0c      	ite	eq
 8006c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c18:	2500      	movne	r5, #0
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	bfc4      	itt	gt
 8006c1e:	1a9b      	subgt	r3, r3, r2
 8006c20:	18ed      	addgt	r5, r5, r3
 8006c22:	2600      	movs	r6, #0
 8006c24:	341a      	adds	r4, #26
 8006c26:	42b5      	cmp	r5, r6
 8006c28:	d11a      	bne.n	8006c60 <_printf_common+0xc8>
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	e008      	b.n	8006c40 <_printf_common+0xa8>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	4652      	mov	r2, sl
 8006c32:	4641      	mov	r1, r8
 8006c34:	4638      	mov	r0, r7
 8006c36:	47c8      	blx	r9
 8006c38:	3001      	adds	r0, #1
 8006c3a:	d103      	bne.n	8006c44 <_printf_common+0xac>
 8006c3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c44:	3501      	adds	r5, #1
 8006c46:	e7c6      	b.n	8006bd6 <_printf_common+0x3e>
 8006c48:	18e1      	adds	r1, r4, r3
 8006c4a:	1c5a      	adds	r2, r3, #1
 8006c4c:	2030      	movs	r0, #48	@ 0x30
 8006c4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c52:	4422      	add	r2, r4
 8006c54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c5c:	3302      	adds	r3, #2
 8006c5e:	e7c7      	b.n	8006bf0 <_printf_common+0x58>
 8006c60:	2301      	movs	r3, #1
 8006c62:	4622      	mov	r2, r4
 8006c64:	4641      	mov	r1, r8
 8006c66:	4638      	mov	r0, r7
 8006c68:	47c8      	blx	r9
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	d0e6      	beq.n	8006c3c <_printf_common+0xa4>
 8006c6e:	3601      	adds	r6, #1
 8006c70:	e7d9      	b.n	8006c26 <_printf_common+0x8e>
	...

08006c74 <_printf_i>:
 8006c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c78:	7e0f      	ldrb	r7, [r1, #24]
 8006c7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c7c:	2f78      	cmp	r7, #120	@ 0x78
 8006c7e:	4691      	mov	r9, r2
 8006c80:	4680      	mov	r8, r0
 8006c82:	460c      	mov	r4, r1
 8006c84:	469a      	mov	sl, r3
 8006c86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c8a:	d807      	bhi.n	8006c9c <_printf_i+0x28>
 8006c8c:	2f62      	cmp	r7, #98	@ 0x62
 8006c8e:	d80a      	bhi.n	8006ca6 <_printf_i+0x32>
 8006c90:	2f00      	cmp	r7, #0
 8006c92:	f000 80d1 	beq.w	8006e38 <_printf_i+0x1c4>
 8006c96:	2f58      	cmp	r7, #88	@ 0x58
 8006c98:	f000 80b8 	beq.w	8006e0c <_printf_i+0x198>
 8006c9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ca0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ca4:	e03a      	b.n	8006d1c <_printf_i+0xa8>
 8006ca6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006caa:	2b15      	cmp	r3, #21
 8006cac:	d8f6      	bhi.n	8006c9c <_printf_i+0x28>
 8006cae:	a101      	add	r1, pc, #4	@ (adr r1, 8006cb4 <_printf_i+0x40>)
 8006cb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cb4:	08006d0d 	.word	0x08006d0d
 8006cb8:	08006d21 	.word	0x08006d21
 8006cbc:	08006c9d 	.word	0x08006c9d
 8006cc0:	08006c9d 	.word	0x08006c9d
 8006cc4:	08006c9d 	.word	0x08006c9d
 8006cc8:	08006c9d 	.word	0x08006c9d
 8006ccc:	08006d21 	.word	0x08006d21
 8006cd0:	08006c9d 	.word	0x08006c9d
 8006cd4:	08006c9d 	.word	0x08006c9d
 8006cd8:	08006c9d 	.word	0x08006c9d
 8006cdc:	08006c9d 	.word	0x08006c9d
 8006ce0:	08006e1f 	.word	0x08006e1f
 8006ce4:	08006d4b 	.word	0x08006d4b
 8006ce8:	08006dd9 	.word	0x08006dd9
 8006cec:	08006c9d 	.word	0x08006c9d
 8006cf0:	08006c9d 	.word	0x08006c9d
 8006cf4:	08006e41 	.word	0x08006e41
 8006cf8:	08006c9d 	.word	0x08006c9d
 8006cfc:	08006d4b 	.word	0x08006d4b
 8006d00:	08006c9d 	.word	0x08006c9d
 8006d04:	08006c9d 	.word	0x08006c9d
 8006d08:	08006de1 	.word	0x08006de1
 8006d0c:	6833      	ldr	r3, [r6, #0]
 8006d0e:	1d1a      	adds	r2, r3, #4
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6032      	str	r2, [r6, #0]
 8006d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e09c      	b.n	8006e5a <_printf_i+0x1e6>
 8006d20:	6833      	ldr	r3, [r6, #0]
 8006d22:	6820      	ldr	r0, [r4, #0]
 8006d24:	1d19      	adds	r1, r3, #4
 8006d26:	6031      	str	r1, [r6, #0]
 8006d28:	0606      	lsls	r6, r0, #24
 8006d2a:	d501      	bpl.n	8006d30 <_printf_i+0xbc>
 8006d2c:	681d      	ldr	r5, [r3, #0]
 8006d2e:	e003      	b.n	8006d38 <_printf_i+0xc4>
 8006d30:	0645      	lsls	r5, r0, #25
 8006d32:	d5fb      	bpl.n	8006d2c <_printf_i+0xb8>
 8006d34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d38:	2d00      	cmp	r5, #0
 8006d3a:	da03      	bge.n	8006d44 <_printf_i+0xd0>
 8006d3c:	232d      	movs	r3, #45	@ 0x2d
 8006d3e:	426d      	negs	r5, r5
 8006d40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d44:	4858      	ldr	r0, [pc, #352]	@ (8006ea8 <_printf_i+0x234>)
 8006d46:	230a      	movs	r3, #10
 8006d48:	e011      	b.n	8006d6e <_printf_i+0xfa>
 8006d4a:	6821      	ldr	r1, [r4, #0]
 8006d4c:	6833      	ldr	r3, [r6, #0]
 8006d4e:	0608      	lsls	r0, r1, #24
 8006d50:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d54:	d402      	bmi.n	8006d5c <_printf_i+0xe8>
 8006d56:	0649      	lsls	r1, r1, #25
 8006d58:	bf48      	it	mi
 8006d5a:	b2ad      	uxthmi	r5, r5
 8006d5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d5e:	4852      	ldr	r0, [pc, #328]	@ (8006ea8 <_printf_i+0x234>)
 8006d60:	6033      	str	r3, [r6, #0]
 8006d62:	bf14      	ite	ne
 8006d64:	230a      	movne	r3, #10
 8006d66:	2308      	moveq	r3, #8
 8006d68:	2100      	movs	r1, #0
 8006d6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d6e:	6866      	ldr	r6, [r4, #4]
 8006d70:	60a6      	str	r6, [r4, #8]
 8006d72:	2e00      	cmp	r6, #0
 8006d74:	db05      	blt.n	8006d82 <_printf_i+0x10e>
 8006d76:	6821      	ldr	r1, [r4, #0]
 8006d78:	432e      	orrs	r6, r5
 8006d7a:	f021 0104 	bic.w	r1, r1, #4
 8006d7e:	6021      	str	r1, [r4, #0]
 8006d80:	d04b      	beq.n	8006e1a <_printf_i+0x1a6>
 8006d82:	4616      	mov	r6, r2
 8006d84:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d88:	fb03 5711 	mls	r7, r3, r1, r5
 8006d8c:	5dc7      	ldrb	r7, [r0, r7]
 8006d8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d92:	462f      	mov	r7, r5
 8006d94:	42bb      	cmp	r3, r7
 8006d96:	460d      	mov	r5, r1
 8006d98:	d9f4      	bls.n	8006d84 <_printf_i+0x110>
 8006d9a:	2b08      	cmp	r3, #8
 8006d9c:	d10b      	bne.n	8006db6 <_printf_i+0x142>
 8006d9e:	6823      	ldr	r3, [r4, #0]
 8006da0:	07df      	lsls	r7, r3, #31
 8006da2:	d508      	bpl.n	8006db6 <_printf_i+0x142>
 8006da4:	6923      	ldr	r3, [r4, #16]
 8006da6:	6861      	ldr	r1, [r4, #4]
 8006da8:	4299      	cmp	r1, r3
 8006daa:	bfde      	ittt	le
 8006dac:	2330      	movle	r3, #48	@ 0x30
 8006dae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006db2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006db6:	1b92      	subs	r2, r2, r6
 8006db8:	6122      	str	r2, [r4, #16]
 8006dba:	f8cd a000 	str.w	sl, [sp]
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	aa03      	add	r2, sp, #12
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	4640      	mov	r0, r8
 8006dc6:	f7ff fee7 	bl	8006b98 <_printf_common>
 8006dca:	3001      	adds	r0, #1
 8006dcc:	d14a      	bne.n	8006e64 <_printf_i+0x1f0>
 8006dce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006dd2:	b004      	add	sp, #16
 8006dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd8:	6823      	ldr	r3, [r4, #0]
 8006dda:	f043 0320 	orr.w	r3, r3, #32
 8006dde:	6023      	str	r3, [r4, #0]
 8006de0:	4832      	ldr	r0, [pc, #200]	@ (8006eac <_printf_i+0x238>)
 8006de2:	2778      	movs	r7, #120	@ 0x78
 8006de4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	6831      	ldr	r1, [r6, #0]
 8006dec:	061f      	lsls	r7, r3, #24
 8006dee:	f851 5b04 	ldr.w	r5, [r1], #4
 8006df2:	d402      	bmi.n	8006dfa <_printf_i+0x186>
 8006df4:	065f      	lsls	r7, r3, #25
 8006df6:	bf48      	it	mi
 8006df8:	b2ad      	uxthmi	r5, r5
 8006dfa:	6031      	str	r1, [r6, #0]
 8006dfc:	07d9      	lsls	r1, r3, #31
 8006dfe:	bf44      	itt	mi
 8006e00:	f043 0320 	orrmi.w	r3, r3, #32
 8006e04:	6023      	strmi	r3, [r4, #0]
 8006e06:	b11d      	cbz	r5, 8006e10 <_printf_i+0x19c>
 8006e08:	2310      	movs	r3, #16
 8006e0a:	e7ad      	b.n	8006d68 <_printf_i+0xf4>
 8006e0c:	4826      	ldr	r0, [pc, #152]	@ (8006ea8 <_printf_i+0x234>)
 8006e0e:	e7e9      	b.n	8006de4 <_printf_i+0x170>
 8006e10:	6823      	ldr	r3, [r4, #0]
 8006e12:	f023 0320 	bic.w	r3, r3, #32
 8006e16:	6023      	str	r3, [r4, #0]
 8006e18:	e7f6      	b.n	8006e08 <_printf_i+0x194>
 8006e1a:	4616      	mov	r6, r2
 8006e1c:	e7bd      	b.n	8006d9a <_printf_i+0x126>
 8006e1e:	6833      	ldr	r3, [r6, #0]
 8006e20:	6825      	ldr	r5, [r4, #0]
 8006e22:	6961      	ldr	r1, [r4, #20]
 8006e24:	1d18      	adds	r0, r3, #4
 8006e26:	6030      	str	r0, [r6, #0]
 8006e28:	062e      	lsls	r6, r5, #24
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	d501      	bpl.n	8006e32 <_printf_i+0x1be>
 8006e2e:	6019      	str	r1, [r3, #0]
 8006e30:	e002      	b.n	8006e38 <_printf_i+0x1c4>
 8006e32:	0668      	lsls	r0, r5, #25
 8006e34:	d5fb      	bpl.n	8006e2e <_printf_i+0x1ba>
 8006e36:	8019      	strh	r1, [r3, #0]
 8006e38:	2300      	movs	r3, #0
 8006e3a:	6123      	str	r3, [r4, #16]
 8006e3c:	4616      	mov	r6, r2
 8006e3e:	e7bc      	b.n	8006dba <_printf_i+0x146>
 8006e40:	6833      	ldr	r3, [r6, #0]
 8006e42:	1d1a      	adds	r2, r3, #4
 8006e44:	6032      	str	r2, [r6, #0]
 8006e46:	681e      	ldr	r6, [r3, #0]
 8006e48:	6862      	ldr	r2, [r4, #4]
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f7f9 f9c7 	bl	80001e0 <memchr>
 8006e52:	b108      	cbz	r0, 8006e58 <_printf_i+0x1e4>
 8006e54:	1b80      	subs	r0, r0, r6
 8006e56:	6060      	str	r0, [r4, #4]
 8006e58:	6863      	ldr	r3, [r4, #4]
 8006e5a:	6123      	str	r3, [r4, #16]
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e62:	e7aa      	b.n	8006dba <_printf_i+0x146>
 8006e64:	6923      	ldr	r3, [r4, #16]
 8006e66:	4632      	mov	r2, r6
 8006e68:	4649      	mov	r1, r9
 8006e6a:	4640      	mov	r0, r8
 8006e6c:	47d0      	blx	sl
 8006e6e:	3001      	adds	r0, #1
 8006e70:	d0ad      	beq.n	8006dce <_printf_i+0x15a>
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	079b      	lsls	r3, r3, #30
 8006e76:	d413      	bmi.n	8006ea0 <_printf_i+0x22c>
 8006e78:	68e0      	ldr	r0, [r4, #12]
 8006e7a:	9b03      	ldr	r3, [sp, #12]
 8006e7c:	4298      	cmp	r0, r3
 8006e7e:	bfb8      	it	lt
 8006e80:	4618      	movlt	r0, r3
 8006e82:	e7a6      	b.n	8006dd2 <_printf_i+0x15e>
 8006e84:	2301      	movs	r3, #1
 8006e86:	4632      	mov	r2, r6
 8006e88:	4649      	mov	r1, r9
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	47d0      	blx	sl
 8006e8e:	3001      	adds	r0, #1
 8006e90:	d09d      	beq.n	8006dce <_printf_i+0x15a>
 8006e92:	3501      	adds	r5, #1
 8006e94:	68e3      	ldr	r3, [r4, #12]
 8006e96:	9903      	ldr	r1, [sp, #12]
 8006e98:	1a5b      	subs	r3, r3, r1
 8006e9a:	42ab      	cmp	r3, r5
 8006e9c:	dcf2      	bgt.n	8006e84 <_printf_i+0x210>
 8006e9e:	e7eb      	b.n	8006e78 <_printf_i+0x204>
 8006ea0:	2500      	movs	r5, #0
 8006ea2:	f104 0619 	add.w	r6, r4, #25
 8006ea6:	e7f5      	b.n	8006e94 <_printf_i+0x220>
 8006ea8:	0800a13e 	.word	0x0800a13e
 8006eac:	0800a14f 	.word	0x0800a14f

08006eb0 <__sflush_r>:
 8006eb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006eb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb8:	0716      	lsls	r6, r2, #28
 8006eba:	4605      	mov	r5, r0
 8006ebc:	460c      	mov	r4, r1
 8006ebe:	d454      	bmi.n	8006f6a <__sflush_r+0xba>
 8006ec0:	684b      	ldr	r3, [r1, #4]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	dc02      	bgt.n	8006ecc <__sflush_r+0x1c>
 8006ec6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	dd48      	ble.n	8006f5e <__sflush_r+0xae>
 8006ecc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ece:	2e00      	cmp	r6, #0
 8006ed0:	d045      	beq.n	8006f5e <__sflush_r+0xae>
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ed8:	682f      	ldr	r7, [r5, #0]
 8006eda:	6a21      	ldr	r1, [r4, #32]
 8006edc:	602b      	str	r3, [r5, #0]
 8006ede:	d030      	beq.n	8006f42 <__sflush_r+0x92>
 8006ee0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ee2:	89a3      	ldrh	r3, [r4, #12]
 8006ee4:	0759      	lsls	r1, r3, #29
 8006ee6:	d505      	bpl.n	8006ef4 <__sflush_r+0x44>
 8006ee8:	6863      	ldr	r3, [r4, #4]
 8006eea:	1ad2      	subs	r2, r2, r3
 8006eec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006eee:	b10b      	cbz	r3, 8006ef4 <__sflush_r+0x44>
 8006ef0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ef2:	1ad2      	subs	r2, r2, r3
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ef8:	6a21      	ldr	r1, [r4, #32]
 8006efa:	4628      	mov	r0, r5
 8006efc:	47b0      	blx	r6
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	89a3      	ldrh	r3, [r4, #12]
 8006f02:	d106      	bne.n	8006f12 <__sflush_r+0x62>
 8006f04:	6829      	ldr	r1, [r5, #0]
 8006f06:	291d      	cmp	r1, #29
 8006f08:	d82b      	bhi.n	8006f62 <__sflush_r+0xb2>
 8006f0a:	4a2a      	ldr	r2, [pc, #168]	@ (8006fb4 <__sflush_r+0x104>)
 8006f0c:	40ca      	lsrs	r2, r1
 8006f0e:	07d6      	lsls	r6, r2, #31
 8006f10:	d527      	bpl.n	8006f62 <__sflush_r+0xb2>
 8006f12:	2200      	movs	r2, #0
 8006f14:	6062      	str	r2, [r4, #4]
 8006f16:	04d9      	lsls	r1, r3, #19
 8006f18:	6922      	ldr	r2, [r4, #16]
 8006f1a:	6022      	str	r2, [r4, #0]
 8006f1c:	d504      	bpl.n	8006f28 <__sflush_r+0x78>
 8006f1e:	1c42      	adds	r2, r0, #1
 8006f20:	d101      	bne.n	8006f26 <__sflush_r+0x76>
 8006f22:	682b      	ldr	r3, [r5, #0]
 8006f24:	b903      	cbnz	r3, 8006f28 <__sflush_r+0x78>
 8006f26:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f2a:	602f      	str	r7, [r5, #0]
 8006f2c:	b1b9      	cbz	r1, 8006f5e <__sflush_r+0xae>
 8006f2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f32:	4299      	cmp	r1, r3
 8006f34:	d002      	beq.n	8006f3c <__sflush_r+0x8c>
 8006f36:	4628      	mov	r0, r5
 8006f38:	f001 f886 	bl	8008048 <_free_r>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f40:	e00d      	b.n	8006f5e <__sflush_r+0xae>
 8006f42:	2301      	movs	r3, #1
 8006f44:	4628      	mov	r0, r5
 8006f46:	47b0      	blx	r6
 8006f48:	4602      	mov	r2, r0
 8006f4a:	1c50      	adds	r0, r2, #1
 8006f4c:	d1c9      	bne.n	8006ee2 <__sflush_r+0x32>
 8006f4e:	682b      	ldr	r3, [r5, #0]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d0c6      	beq.n	8006ee2 <__sflush_r+0x32>
 8006f54:	2b1d      	cmp	r3, #29
 8006f56:	d001      	beq.n	8006f5c <__sflush_r+0xac>
 8006f58:	2b16      	cmp	r3, #22
 8006f5a:	d11e      	bne.n	8006f9a <__sflush_r+0xea>
 8006f5c:	602f      	str	r7, [r5, #0]
 8006f5e:	2000      	movs	r0, #0
 8006f60:	e022      	b.n	8006fa8 <__sflush_r+0xf8>
 8006f62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f66:	b21b      	sxth	r3, r3
 8006f68:	e01b      	b.n	8006fa2 <__sflush_r+0xf2>
 8006f6a:	690f      	ldr	r7, [r1, #16]
 8006f6c:	2f00      	cmp	r7, #0
 8006f6e:	d0f6      	beq.n	8006f5e <__sflush_r+0xae>
 8006f70:	0793      	lsls	r3, r2, #30
 8006f72:	680e      	ldr	r6, [r1, #0]
 8006f74:	bf08      	it	eq
 8006f76:	694b      	ldreq	r3, [r1, #20]
 8006f78:	600f      	str	r7, [r1, #0]
 8006f7a:	bf18      	it	ne
 8006f7c:	2300      	movne	r3, #0
 8006f7e:	eba6 0807 	sub.w	r8, r6, r7
 8006f82:	608b      	str	r3, [r1, #8]
 8006f84:	f1b8 0f00 	cmp.w	r8, #0
 8006f88:	dde9      	ble.n	8006f5e <__sflush_r+0xae>
 8006f8a:	6a21      	ldr	r1, [r4, #32]
 8006f8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f8e:	4643      	mov	r3, r8
 8006f90:	463a      	mov	r2, r7
 8006f92:	4628      	mov	r0, r5
 8006f94:	47b0      	blx	r6
 8006f96:	2800      	cmp	r0, #0
 8006f98:	dc08      	bgt.n	8006fac <__sflush_r+0xfc>
 8006f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fa2:	81a3      	strh	r3, [r4, #12]
 8006fa4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fac:	4407      	add	r7, r0
 8006fae:	eba8 0800 	sub.w	r8, r8, r0
 8006fb2:	e7e7      	b.n	8006f84 <__sflush_r+0xd4>
 8006fb4:	20400001 	.word	0x20400001

08006fb8 <_fflush_r>:
 8006fb8:	b538      	push	{r3, r4, r5, lr}
 8006fba:	690b      	ldr	r3, [r1, #16]
 8006fbc:	4605      	mov	r5, r0
 8006fbe:	460c      	mov	r4, r1
 8006fc0:	b913      	cbnz	r3, 8006fc8 <_fflush_r+0x10>
 8006fc2:	2500      	movs	r5, #0
 8006fc4:	4628      	mov	r0, r5
 8006fc6:	bd38      	pop	{r3, r4, r5, pc}
 8006fc8:	b118      	cbz	r0, 8006fd2 <_fflush_r+0x1a>
 8006fca:	6a03      	ldr	r3, [r0, #32]
 8006fcc:	b90b      	cbnz	r3, 8006fd2 <_fflush_r+0x1a>
 8006fce:	f000 f8bb 	bl	8007148 <__sinit>
 8006fd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d0f3      	beq.n	8006fc2 <_fflush_r+0xa>
 8006fda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006fdc:	07d0      	lsls	r0, r2, #31
 8006fde:	d404      	bmi.n	8006fea <_fflush_r+0x32>
 8006fe0:	0599      	lsls	r1, r3, #22
 8006fe2:	d402      	bmi.n	8006fea <_fflush_r+0x32>
 8006fe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fe6:	f000 f9d2 	bl	800738e <__retarget_lock_acquire_recursive>
 8006fea:	4628      	mov	r0, r5
 8006fec:	4621      	mov	r1, r4
 8006fee:	f7ff ff5f 	bl	8006eb0 <__sflush_r>
 8006ff2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ff4:	07da      	lsls	r2, r3, #31
 8006ff6:	4605      	mov	r5, r0
 8006ff8:	d4e4      	bmi.n	8006fc4 <_fflush_r+0xc>
 8006ffa:	89a3      	ldrh	r3, [r4, #12]
 8006ffc:	059b      	lsls	r3, r3, #22
 8006ffe:	d4e1      	bmi.n	8006fc4 <_fflush_r+0xc>
 8007000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007002:	f000 f9c5 	bl	8007390 <__retarget_lock_release_recursive>
 8007006:	e7dd      	b.n	8006fc4 <_fflush_r+0xc>

08007008 <fflush>:
 8007008:	4601      	mov	r1, r0
 800700a:	b920      	cbnz	r0, 8007016 <fflush+0xe>
 800700c:	4a04      	ldr	r2, [pc, #16]	@ (8007020 <fflush+0x18>)
 800700e:	4905      	ldr	r1, [pc, #20]	@ (8007024 <fflush+0x1c>)
 8007010:	4805      	ldr	r0, [pc, #20]	@ (8007028 <fflush+0x20>)
 8007012:	f000 b8b1 	b.w	8007178 <_fwalk_sglue>
 8007016:	4b05      	ldr	r3, [pc, #20]	@ (800702c <fflush+0x24>)
 8007018:	6818      	ldr	r0, [r3, #0]
 800701a:	f7ff bfcd 	b.w	8006fb8 <_fflush_r>
 800701e:	bf00      	nop
 8007020:	20000018 	.word	0x20000018
 8007024:	08006fb9 	.word	0x08006fb9
 8007028:	20000028 	.word	0x20000028
 800702c:	20000024 	.word	0x20000024

08007030 <std>:
 8007030:	2300      	movs	r3, #0
 8007032:	b510      	push	{r4, lr}
 8007034:	4604      	mov	r4, r0
 8007036:	e9c0 3300 	strd	r3, r3, [r0]
 800703a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800703e:	6083      	str	r3, [r0, #8]
 8007040:	8181      	strh	r1, [r0, #12]
 8007042:	6643      	str	r3, [r0, #100]	@ 0x64
 8007044:	81c2      	strh	r2, [r0, #14]
 8007046:	6183      	str	r3, [r0, #24]
 8007048:	4619      	mov	r1, r3
 800704a:	2208      	movs	r2, #8
 800704c:	305c      	adds	r0, #92	@ 0x5c
 800704e:	f000 f921 	bl	8007294 <memset>
 8007052:	4b0d      	ldr	r3, [pc, #52]	@ (8007088 <std+0x58>)
 8007054:	6263      	str	r3, [r4, #36]	@ 0x24
 8007056:	4b0d      	ldr	r3, [pc, #52]	@ (800708c <std+0x5c>)
 8007058:	62a3      	str	r3, [r4, #40]	@ 0x28
 800705a:	4b0d      	ldr	r3, [pc, #52]	@ (8007090 <std+0x60>)
 800705c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800705e:	4b0d      	ldr	r3, [pc, #52]	@ (8007094 <std+0x64>)
 8007060:	6323      	str	r3, [r4, #48]	@ 0x30
 8007062:	4b0d      	ldr	r3, [pc, #52]	@ (8007098 <std+0x68>)
 8007064:	6224      	str	r4, [r4, #32]
 8007066:	429c      	cmp	r4, r3
 8007068:	d006      	beq.n	8007078 <std+0x48>
 800706a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800706e:	4294      	cmp	r4, r2
 8007070:	d002      	beq.n	8007078 <std+0x48>
 8007072:	33d0      	adds	r3, #208	@ 0xd0
 8007074:	429c      	cmp	r4, r3
 8007076:	d105      	bne.n	8007084 <std+0x54>
 8007078:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800707c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007080:	f000 b984 	b.w	800738c <__retarget_lock_init_recursive>
 8007084:	bd10      	pop	{r4, pc}
 8007086:	bf00      	nop
 8007088:	080071f9 	.word	0x080071f9
 800708c:	0800721b 	.word	0x0800721b
 8007090:	08007253 	.word	0x08007253
 8007094:	08007277 	.word	0x08007277
 8007098:	200003d8 	.word	0x200003d8

0800709c <stdio_exit_handler>:
 800709c:	4a02      	ldr	r2, [pc, #8]	@ (80070a8 <stdio_exit_handler+0xc>)
 800709e:	4903      	ldr	r1, [pc, #12]	@ (80070ac <stdio_exit_handler+0x10>)
 80070a0:	4803      	ldr	r0, [pc, #12]	@ (80070b0 <stdio_exit_handler+0x14>)
 80070a2:	f000 b869 	b.w	8007178 <_fwalk_sglue>
 80070a6:	bf00      	nop
 80070a8:	20000018 	.word	0x20000018
 80070ac:	08006fb9 	.word	0x08006fb9
 80070b0:	20000028 	.word	0x20000028

080070b4 <cleanup_stdio>:
 80070b4:	6841      	ldr	r1, [r0, #4]
 80070b6:	4b0c      	ldr	r3, [pc, #48]	@ (80070e8 <cleanup_stdio+0x34>)
 80070b8:	4299      	cmp	r1, r3
 80070ba:	b510      	push	{r4, lr}
 80070bc:	4604      	mov	r4, r0
 80070be:	d001      	beq.n	80070c4 <cleanup_stdio+0x10>
 80070c0:	f7ff ff7a 	bl	8006fb8 <_fflush_r>
 80070c4:	68a1      	ldr	r1, [r4, #8]
 80070c6:	4b09      	ldr	r3, [pc, #36]	@ (80070ec <cleanup_stdio+0x38>)
 80070c8:	4299      	cmp	r1, r3
 80070ca:	d002      	beq.n	80070d2 <cleanup_stdio+0x1e>
 80070cc:	4620      	mov	r0, r4
 80070ce:	f7ff ff73 	bl	8006fb8 <_fflush_r>
 80070d2:	68e1      	ldr	r1, [r4, #12]
 80070d4:	4b06      	ldr	r3, [pc, #24]	@ (80070f0 <cleanup_stdio+0x3c>)
 80070d6:	4299      	cmp	r1, r3
 80070d8:	d004      	beq.n	80070e4 <cleanup_stdio+0x30>
 80070da:	4620      	mov	r0, r4
 80070dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070e0:	f7ff bf6a 	b.w	8006fb8 <_fflush_r>
 80070e4:	bd10      	pop	{r4, pc}
 80070e6:	bf00      	nop
 80070e8:	200003d8 	.word	0x200003d8
 80070ec:	20000440 	.word	0x20000440
 80070f0:	200004a8 	.word	0x200004a8

080070f4 <global_stdio_init.part.0>:
 80070f4:	b510      	push	{r4, lr}
 80070f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007124 <global_stdio_init.part.0+0x30>)
 80070f8:	4c0b      	ldr	r4, [pc, #44]	@ (8007128 <global_stdio_init.part.0+0x34>)
 80070fa:	4a0c      	ldr	r2, [pc, #48]	@ (800712c <global_stdio_init.part.0+0x38>)
 80070fc:	601a      	str	r2, [r3, #0]
 80070fe:	4620      	mov	r0, r4
 8007100:	2200      	movs	r2, #0
 8007102:	2104      	movs	r1, #4
 8007104:	f7ff ff94 	bl	8007030 <std>
 8007108:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800710c:	2201      	movs	r2, #1
 800710e:	2109      	movs	r1, #9
 8007110:	f7ff ff8e 	bl	8007030 <std>
 8007114:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007118:	2202      	movs	r2, #2
 800711a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800711e:	2112      	movs	r1, #18
 8007120:	f7ff bf86 	b.w	8007030 <std>
 8007124:	20000510 	.word	0x20000510
 8007128:	200003d8 	.word	0x200003d8
 800712c:	0800709d 	.word	0x0800709d

08007130 <__sfp_lock_acquire>:
 8007130:	4801      	ldr	r0, [pc, #4]	@ (8007138 <__sfp_lock_acquire+0x8>)
 8007132:	f000 b92c 	b.w	800738e <__retarget_lock_acquire_recursive>
 8007136:	bf00      	nop
 8007138:	20000519 	.word	0x20000519

0800713c <__sfp_lock_release>:
 800713c:	4801      	ldr	r0, [pc, #4]	@ (8007144 <__sfp_lock_release+0x8>)
 800713e:	f000 b927 	b.w	8007390 <__retarget_lock_release_recursive>
 8007142:	bf00      	nop
 8007144:	20000519 	.word	0x20000519

08007148 <__sinit>:
 8007148:	b510      	push	{r4, lr}
 800714a:	4604      	mov	r4, r0
 800714c:	f7ff fff0 	bl	8007130 <__sfp_lock_acquire>
 8007150:	6a23      	ldr	r3, [r4, #32]
 8007152:	b11b      	cbz	r3, 800715c <__sinit+0x14>
 8007154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007158:	f7ff bff0 	b.w	800713c <__sfp_lock_release>
 800715c:	4b04      	ldr	r3, [pc, #16]	@ (8007170 <__sinit+0x28>)
 800715e:	6223      	str	r3, [r4, #32]
 8007160:	4b04      	ldr	r3, [pc, #16]	@ (8007174 <__sinit+0x2c>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1f5      	bne.n	8007154 <__sinit+0xc>
 8007168:	f7ff ffc4 	bl	80070f4 <global_stdio_init.part.0>
 800716c:	e7f2      	b.n	8007154 <__sinit+0xc>
 800716e:	bf00      	nop
 8007170:	080070b5 	.word	0x080070b5
 8007174:	20000510 	.word	0x20000510

08007178 <_fwalk_sglue>:
 8007178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800717c:	4607      	mov	r7, r0
 800717e:	4688      	mov	r8, r1
 8007180:	4614      	mov	r4, r2
 8007182:	2600      	movs	r6, #0
 8007184:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007188:	f1b9 0901 	subs.w	r9, r9, #1
 800718c:	d505      	bpl.n	800719a <_fwalk_sglue+0x22>
 800718e:	6824      	ldr	r4, [r4, #0]
 8007190:	2c00      	cmp	r4, #0
 8007192:	d1f7      	bne.n	8007184 <_fwalk_sglue+0xc>
 8007194:	4630      	mov	r0, r6
 8007196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719a:	89ab      	ldrh	r3, [r5, #12]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d907      	bls.n	80071b0 <_fwalk_sglue+0x38>
 80071a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071a4:	3301      	adds	r3, #1
 80071a6:	d003      	beq.n	80071b0 <_fwalk_sglue+0x38>
 80071a8:	4629      	mov	r1, r5
 80071aa:	4638      	mov	r0, r7
 80071ac:	47c0      	blx	r8
 80071ae:	4306      	orrs	r6, r0
 80071b0:	3568      	adds	r5, #104	@ 0x68
 80071b2:	e7e9      	b.n	8007188 <_fwalk_sglue+0x10>

080071b4 <siprintf>:
 80071b4:	b40e      	push	{r1, r2, r3}
 80071b6:	b510      	push	{r4, lr}
 80071b8:	b09d      	sub	sp, #116	@ 0x74
 80071ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071bc:	9002      	str	r0, [sp, #8]
 80071be:	9006      	str	r0, [sp, #24]
 80071c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80071c4:	480a      	ldr	r0, [pc, #40]	@ (80071f0 <siprintf+0x3c>)
 80071c6:	9107      	str	r1, [sp, #28]
 80071c8:	9104      	str	r1, [sp, #16]
 80071ca:	490a      	ldr	r1, [pc, #40]	@ (80071f4 <siprintf+0x40>)
 80071cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80071d0:	9105      	str	r1, [sp, #20]
 80071d2:	2400      	movs	r4, #0
 80071d4:	a902      	add	r1, sp, #8
 80071d6:	6800      	ldr	r0, [r0, #0]
 80071d8:	9301      	str	r3, [sp, #4]
 80071da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80071dc:	f001 fc0a 	bl	80089f4 <_svfiprintf_r>
 80071e0:	9b02      	ldr	r3, [sp, #8]
 80071e2:	701c      	strb	r4, [r3, #0]
 80071e4:	b01d      	add	sp, #116	@ 0x74
 80071e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071ea:	b003      	add	sp, #12
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	20000024 	.word	0x20000024
 80071f4:	ffff0208 	.word	0xffff0208

080071f8 <__sread>:
 80071f8:	b510      	push	{r4, lr}
 80071fa:	460c      	mov	r4, r1
 80071fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007200:	f000 f876 	bl	80072f0 <_read_r>
 8007204:	2800      	cmp	r0, #0
 8007206:	bfab      	itete	ge
 8007208:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800720a:	89a3      	ldrhlt	r3, [r4, #12]
 800720c:	181b      	addge	r3, r3, r0
 800720e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007212:	bfac      	ite	ge
 8007214:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007216:	81a3      	strhlt	r3, [r4, #12]
 8007218:	bd10      	pop	{r4, pc}

0800721a <__swrite>:
 800721a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800721e:	461f      	mov	r7, r3
 8007220:	898b      	ldrh	r3, [r1, #12]
 8007222:	05db      	lsls	r3, r3, #23
 8007224:	4605      	mov	r5, r0
 8007226:	460c      	mov	r4, r1
 8007228:	4616      	mov	r6, r2
 800722a:	d505      	bpl.n	8007238 <__swrite+0x1e>
 800722c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007230:	2302      	movs	r3, #2
 8007232:	2200      	movs	r2, #0
 8007234:	f000 f84a 	bl	80072cc <_lseek_r>
 8007238:	89a3      	ldrh	r3, [r4, #12]
 800723a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800723e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007242:	81a3      	strh	r3, [r4, #12]
 8007244:	4632      	mov	r2, r6
 8007246:	463b      	mov	r3, r7
 8007248:	4628      	mov	r0, r5
 800724a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800724e:	f000 b861 	b.w	8007314 <_write_r>

08007252 <__sseek>:
 8007252:	b510      	push	{r4, lr}
 8007254:	460c      	mov	r4, r1
 8007256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800725a:	f000 f837 	bl	80072cc <_lseek_r>
 800725e:	1c43      	adds	r3, r0, #1
 8007260:	89a3      	ldrh	r3, [r4, #12]
 8007262:	bf15      	itete	ne
 8007264:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007266:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800726a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800726e:	81a3      	strheq	r3, [r4, #12]
 8007270:	bf18      	it	ne
 8007272:	81a3      	strhne	r3, [r4, #12]
 8007274:	bd10      	pop	{r4, pc}

08007276 <__sclose>:
 8007276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800727a:	f000 b817 	b.w	80072ac <_close_r>
	...

08007280 <viprintf>:
 8007280:	460b      	mov	r3, r1
 8007282:	4903      	ldr	r1, [pc, #12]	@ (8007290 <viprintf+0x10>)
 8007284:	4602      	mov	r2, r0
 8007286:	6808      	ldr	r0, [r1, #0]
 8007288:	6881      	ldr	r1, [r0, #8]
 800728a:	f001 bcd9 	b.w	8008c40 <_vfiprintf_r>
 800728e:	bf00      	nop
 8007290:	20000024 	.word	0x20000024

08007294 <memset>:
 8007294:	4402      	add	r2, r0
 8007296:	4603      	mov	r3, r0
 8007298:	4293      	cmp	r3, r2
 800729a:	d100      	bne.n	800729e <memset+0xa>
 800729c:	4770      	bx	lr
 800729e:	f803 1b01 	strb.w	r1, [r3], #1
 80072a2:	e7f9      	b.n	8007298 <memset+0x4>

080072a4 <_localeconv_r>:
 80072a4:	4800      	ldr	r0, [pc, #0]	@ (80072a8 <_localeconv_r+0x4>)
 80072a6:	4770      	bx	lr
 80072a8:	20000164 	.word	0x20000164

080072ac <_close_r>:
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4d06      	ldr	r5, [pc, #24]	@ (80072c8 <_close_r+0x1c>)
 80072b0:	2300      	movs	r3, #0
 80072b2:	4604      	mov	r4, r0
 80072b4:	4608      	mov	r0, r1
 80072b6:	602b      	str	r3, [r5, #0]
 80072b8:	f7fa ff58 	bl	800216c <_close>
 80072bc:	1c43      	adds	r3, r0, #1
 80072be:	d102      	bne.n	80072c6 <_close_r+0x1a>
 80072c0:	682b      	ldr	r3, [r5, #0]
 80072c2:	b103      	cbz	r3, 80072c6 <_close_r+0x1a>
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	bd38      	pop	{r3, r4, r5, pc}
 80072c8:	20000514 	.word	0x20000514

080072cc <_lseek_r>:
 80072cc:	b538      	push	{r3, r4, r5, lr}
 80072ce:	4d07      	ldr	r5, [pc, #28]	@ (80072ec <_lseek_r+0x20>)
 80072d0:	4604      	mov	r4, r0
 80072d2:	4608      	mov	r0, r1
 80072d4:	4611      	mov	r1, r2
 80072d6:	2200      	movs	r2, #0
 80072d8:	602a      	str	r2, [r5, #0]
 80072da:	461a      	mov	r2, r3
 80072dc:	f7fa ff6d 	bl	80021ba <_lseek>
 80072e0:	1c43      	adds	r3, r0, #1
 80072e2:	d102      	bne.n	80072ea <_lseek_r+0x1e>
 80072e4:	682b      	ldr	r3, [r5, #0]
 80072e6:	b103      	cbz	r3, 80072ea <_lseek_r+0x1e>
 80072e8:	6023      	str	r3, [r4, #0]
 80072ea:	bd38      	pop	{r3, r4, r5, pc}
 80072ec:	20000514 	.word	0x20000514

080072f0 <_read_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4d07      	ldr	r5, [pc, #28]	@ (8007310 <_read_r+0x20>)
 80072f4:	4604      	mov	r4, r0
 80072f6:	4608      	mov	r0, r1
 80072f8:	4611      	mov	r1, r2
 80072fa:	2200      	movs	r2, #0
 80072fc:	602a      	str	r2, [r5, #0]
 80072fe:	461a      	mov	r2, r3
 8007300:	f7fa ff17 	bl	8002132 <_read>
 8007304:	1c43      	adds	r3, r0, #1
 8007306:	d102      	bne.n	800730e <_read_r+0x1e>
 8007308:	682b      	ldr	r3, [r5, #0]
 800730a:	b103      	cbz	r3, 800730e <_read_r+0x1e>
 800730c:	6023      	str	r3, [r4, #0]
 800730e:	bd38      	pop	{r3, r4, r5, pc}
 8007310:	20000514 	.word	0x20000514

08007314 <_write_r>:
 8007314:	b538      	push	{r3, r4, r5, lr}
 8007316:	4d07      	ldr	r5, [pc, #28]	@ (8007334 <_write_r+0x20>)
 8007318:	4604      	mov	r4, r0
 800731a:	4608      	mov	r0, r1
 800731c:	4611      	mov	r1, r2
 800731e:	2200      	movs	r2, #0
 8007320:	602a      	str	r2, [r5, #0]
 8007322:	461a      	mov	r2, r3
 8007324:	f7fa f8c2 	bl	80014ac <_write>
 8007328:	1c43      	adds	r3, r0, #1
 800732a:	d102      	bne.n	8007332 <_write_r+0x1e>
 800732c:	682b      	ldr	r3, [r5, #0]
 800732e:	b103      	cbz	r3, 8007332 <_write_r+0x1e>
 8007330:	6023      	str	r3, [r4, #0]
 8007332:	bd38      	pop	{r3, r4, r5, pc}
 8007334:	20000514 	.word	0x20000514

08007338 <__errno>:
 8007338:	4b01      	ldr	r3, [pc, #4]	@ (8007340 <__errno+0x8>)
 800733a:	6818      	ldr	r0, [r3, #0]
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	20000024 	.word	0x20000024

08007344 <__libc_init_array>:
 8007344:	b570      	push	{r4, r5, r6, lr}
 8007346:	4d0d      	ldr	r5, [pc, #52]	@ (800737c <__libc_init_array+0x38>)
 8007348:	4c0d      	ldr	r4, [pc, #52]	@ (8007380 <__libc_init_array+0x3c>)
 800734a:	1b64      	subs	r4, r4, r5
 800734c:	10a4      	asrs	r4, r4, #2
 800734e:	2600      	movs	r6, #0
 8007350:	42a6      	cmp	r6, r4
 8007352:	d109      	bne.n	8007368 <__libc_init_array+0x24>
 8007354:	4d0b      	ldr	r5, [pc, #44]	@ (8007384 <__libc_init_array+0x40>)
 8007356:	4c0c      	ldr	r4, [pc, #48]	@ (8007388 <__libc_init_array+0x44>)
 8007358:	f001 ffc0 	bl	80092dc <_init>
 800735c:	1b64      	subs	r4, r4, r5
 800735e:	10a4      	asrs	r4, r4, #2
 8007360:	2600      	movs	r6, #0
 8007362:	42a6      	cmp	r6, r4
 8007364:	d105      	bne.n	8007372 <__libc_init_array+0x2e>
 8007366:	bd70      	pop	{r4, r5, r6, pc}
 8007368:	f855 3b04 	ldr.w	r3, [r5], #4
 800736c:	4798      	blx	r3
 800736e:	3601      	adds	r6, #1
 8007370:	e7ee      	b.n	8007350 <__libc_init_array+0xc>
 8007372:	f855 3b04 	ldr.w	r3, [r5], #4
 8007376:	4798      	blx	r3
 8007378:	3601      	adds	r6, #1
 800737a:	e7f2      	b.n	8007362 <__libc_init_array+0x1e>
 800737c:	0800a4ac 	.word	0x0800a4ac
 8007380:	0800a4ac 	.word	0x0800a4ac
 8007384:	0800a4ac 	.word	0x0800a4ac
 8007388:	0800a4b0 	.word	0x0800a4b0

0800738c <__retarget_lock_init_recursive>:
 800738c:	4770      	bx	lr

0800738e <__retarget_lock_acquire_recursive>:
 800738e:	4770      	bx	lr

08007390 <__retarget_lock_release_recursive>:
 8007390:	4770      	bx	lr

08007392 <quorem>:
 8007392:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007396:	6903      	ldr	r3, [r0, #16]
 8007398:	690c      	ldr	r4, [r1, #16]
 800739a:	42a3      	cmp	r3, r4
 800739c:	4607      	mov	r7, r0
 800739e:	db7e      	blt.n	800749e <quorem+0x10c>
 80073a0:	3c01      	subs	r4, #1
 80073a2:	f101 0814 	add.w	r8, r1, #20
 80073a6:	00a3      	lsls	r3, r4, #2
 80073a8:	f100 0514 	add.w	r5, r0, #20
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073b2:	9301      	str	r3, [sp, #4]
 80073b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073bc:	3301      	adds	r3, #1
 80073be:	429a      	cmp	r2, r3
 80073c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80073c8:	d32e      	bcc.n	8007428 <quorem+0x96>
 80073ca:	f04f 0a00 	mov.w	sl, #0
 80073ce:	46c4      	mov	ip, r8
 80073d0:	46ae      	mov	lr, r5
 80073d2:	46d3      	mov	fp, sl
 80073d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073d8:	b298      	uxth	r0, r3
 80073da:	fb06 a000 	mla	r0, r6, r0, sl
 80073de:	0c02      	lsrs	r2, r0, #16
 80073e0:	0c1b      	lsrs	r3, r3, #16
 80073e2:	fb06 2303 	mla	r3, r6, r3, r2
 80073e6:	f8de 2000 	ldr.w	r2, [lr]
 80073ea:	b280      	uxth	r0, r0
 80073ec:	b292      	uxth	r2, r2
 80073ee:	1a12      	subs	r2, r2, r0
 80073f0:	445a      	add	r2, fp
 80073f2:	f8de 0000 	ldr.w	r0, [lr]
 80073f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007400:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007404:	b292      	uxth	r2, r2
 8007406:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800740a:	45e1      	cmp	r9, ip
 800740c:	f84e 2b04 	str.w	r2, [lr], #4
 8007410:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007414:	d2de      	bcs.n	80073d4 <quorem+0x42>
 8007416:	9b00      	ldr	r3, [sp, #0]
 8007418:	58eb      	ldr	r3, [r5, r3]
 800741a:	b92b      	cbnz	r3, 8007428 <quorem+0x96>
 800741c:	9b01      	ldr	r3, [sp, #4]
 800741e:	3b04      	subs	r3, #4
 8007420:	429d      	cmp	r5, r3
 8007422:	461a      	mov	r2, r3
 8007424:	d32f      	bcc.n	8007486 <quorem+0xf4>
 8007426:	613c      	str	r4, [r7, #16]
 8007428:	4638      	mov	r0, r7
 800742a:	f001 f97f 	bl	800872c <__mcmp>
 800742e:	2800      	cmp	r0, #0
 8007430:	db25      	blt.n	800747e <quorem+0xec>
 8007432:	4629      	mov	r1, r5
 8007434:	2000      	movs	r0, #0
 8007436:	f858 2b04 	ldr.w	r2, [r8], #4
 800743a:	f8d1 c000 	ldr.w	ip, [r1]
 800743e:	fa1f fe82 	uxth.w	lr, r2
 8007442:	fa1f f38c 	uxth.w	r3, ip
 8007446:	eba3 030e 	sub.w	r3, r3, lr
 800744a:	4403      	add	r3, r0
 800744c:	0c12      	lsrs	r2, r2, #16
 800744e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007452:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007456:	b29b      	uxth	r3, r3
 8007458:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800745c:	45c1      	cmp	r9, r8
 800745e:	f841 3b04 	str.w	r3, [r1], #4
 8007462:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007466:	d2e6      	bcs.n	8007436 <quorem+0xa4>
 8007468:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800746c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007470:	b922      	cbnz	r2, 800747c <quorem+0xea>
 8007472:	3b04      	subs	r3, #4
 8007474:	429d      	cmp	r5, r3
 8007476:	461a      	mov	r2, r3
 8007478:	d30b      	bcc.n	8007492 <quorem+0x100>
 800747a:	613c      	str	r4, [r7, #16]
 800747c:	3601      	adds	r6, #1
 800747e:	4630      	mov	r0, r6
 8007480:	b003      	add	sp, #12
 8007482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007486:	6812      	ldr	r2, [r2, #0]
 8007488:	3b04      	subs	r3, #4
 800748a:	2a00      	cmp	r2, #0
 800748c:	d1cb      	bne.n	8007426 <quorem+0x94>
 800748e:	3c01      	subs	r4, #1
 8007490:	e7c6      	b.n	8007420 <quorem+0x8e>
 8007492:	6812      	ldr	r2, [r2, #0]
 8007494:	3b04      	subs	r3, #4
 8007496:	2a00      	cmp	r2, #0
 8007498:	d1ef      	bne.n	800747a <quorem+0xe8>
 800749a:	3c01      	subs	r4, #1
 800749c:	e7ea      	b.n	8007474 <quorem+0xe2>
 800749e:	2000      	movs	r0, #0
 80074a0:	e7ee      	b.n	8007480 <quorem+0xee>
 80074a2:	0000      	movs	r0, r0
 80074a4:	0000      	movs	r0, r0
	...

080074a8 <_dtoa_r>:
 80074a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ac:	69c7      	ldr	r7, [r0, #28]
 80074ae:	b097      	sub	sp, #92	@ 0x5c
 80074b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80074b4:	ec55 4b10 	vmov	r4, r5, d0
 80074b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80074ba:	9107      	str	r1, [sp, #28]
 80074bc:	4681      	mov	r9, r0
 80074be:	920c      	str	r2, [sp, #48]	@ 0x30
 80074c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80074c2:	b97f      	cbnz	r7, 80074e4 <_dtoa_r+0x3c>
 80074c4:	2010      	movs	r0, #16
 80074c6:	f000 fe09 	bl	80080dc <malloc>
 80074ca:	4602      	mov	r2, r0
 80074cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80074d0:	b920      	cbnz	r0, 80074dc <_dtoa_r+0x34>
 80074d2:	4ba9      	ldr	r3, [pc, #676]	@ (8007778 <_dtoa_r+0x2d0>)
 80074d4:	21ef      	movs	r1, #239	@ 0xef
 80074d6:	48a9      	ldr	r0, [pc, #676]	@ (800777c <_dtoa_r+0x2d4>)
 80074d8:	f001 fd96 	bl	8009008 <__assert_func>
 80074dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80074e0:	6007      	str	r7, [r0, #0]
 80074e2:	60c7      	str	r7, [r0, #12]
 80074e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074e8:	6819      	ldr	r1, [r3, #0]
 80074ea:	b159      	cbz	r1, 8007504 <_dtoa_r+0x5c>
 80074ec:	685a      	ldr	r2, [r3, #4]
 80074ee:	604a      	str	r2, [r1, #4]
 80074f0:	2301      	movs	r3, #1
 80074f2:	4093      	lsls	r3, r2
 80074f4:	608b      	str	r3, [r1, #8]
 80074f6:	4648      	mov	r0, r9
 80074f8:	f000 fee6 	bl	80082c8 <_Bfree>
 80074fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007500:	2200      	movs	r2, #0
 8007502:	601a      	str	r2, [r3, #0]
 8007504:	1e2b      	subs	r3, r5, #0
 8007506:	bfb9      	ittee	lt
 8007508:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800750c:	9305      	strlt	r3, [sp, #20]
 800750e:	2300      	movge	r3, #0
 8007510:	6033      	strge	r3, [r6, #0]
 8007512:	9f05      	ldr	r7, [sp, #20]
 8007514:	4b9a      	ldr	r3, [pc, #616]	@ (8007780 <_dtoa_r+0x2d8>)
 8007516:	bfbc      	itt	lt
 8007518:	2201      	movlt	r2, #1
 800751a:	6032      	strlt	r2, [r6, #0]
 800751c:	43bb      	bics	r3, r7
 800751e:	d112      	bne.n	8007546 <_dtoa_r+0x9e>
 8007520:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007522:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007526:	6013      	str	r3, [r2, #0]
 8007528:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800752c:	4323      	orrs	r3, r4
 800752e:	f000 855a 	beq.w	8007fe6 <_dtoa_r+0xb3e>
 8007532:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007534:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007794 <_dtoa_r+0x2ec>
 8007538:	2b00      	cmp	r3, #0
 800753a:	f000 855c 	beq.w	8007ff6 <_dtoa_r+0xb4e>
 800753e:	f10a 0303 	add.w	r3, sl, #3
 8007542:	f000 bd56 	b.w	8007ff2 <_dtoa_r+0xb4a>
 8007546:	ed9d 7b04 	vldr	d7, [sp, #16]
 800754a:	2200      	movs	r2, #0
 800754c:	ec51 0b17 	vmov	r0, r1, d7
 8007550:	2300      	movs	r3, #0
 8007552:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007556:	f7f9 fabf 	bl	8000ad8 <__aeabi_dcmpeq>
 800755a:	4680      	mov	r8, r0
 800755c:	b158      	cbz	r0, 8007576 <_dtoa_r+0xce>
 800755e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007560:	2301      	movs	r3, #1
 8007562:	6013      	str	r3, [r2, #0]
 8007564:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007566:	b113      	cbz	r3, 800756e <_dtoa_r+0xc6>
 8007568:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800756a:	4b86      	ldr	r3, [pc, #536]	@ (8007784 <_dtoa_r+0x2dc>)
 800756c:	6013      	str	r3, [r2, #0]
 800756e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007798 <_dtoa_r+0x2f0>
 8007572:	f000 bd40 	b.w	8007ff6 <_dtoa_r+0xb4e>
 8007576:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800757a:	aa14      	add	r2, sp, #80	@ 0x50
 800757c:	a915      	add	r1, sp, #84	@ 0x54
 800757e:	4648      	mov	r0, r9
 8007580:	f001 f984 	bl	800888c <__d2b>
 8007584:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007588:	9002      	str	r0, [sp, #8]
 800758a:	2e00      	cmp	r6, #0
 800758c:	d078      	beq.n	8007680 <_dtoa_r+0x1d8>
 800758e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007590:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800759c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80075a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075a8:	4619      	mov	r1, r3
 80075aa:	2200      	movs	r2, #0
 80075ac:	4b76      	ldr	r3, [pc, #472]	@ (8007788 <_dtoa_r+0x2e0>)
 80075ae:	f7f8 fe73 	bl	8000298 <__aeabi_dsub>
 80075b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007760 <_dtoa_r+0x2b8>)
 80075b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b8:	f7f9 f826 	bl	8000608 <__aeabi_dmul>
 80075bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007768 <_dtoa_r+0x2c0>)
 80075be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c2:	f7f8 fe6b 	bl	800029c <__adddf3>
 80075c6:	4604      	mov	r4, r0
 80075c8:	4630      	mov	r0, r6
 80075ca:	460d      	mov	r5, r1
 80075cc:	f7f8 ffb2 	bl	8000534 <__aeabi_i2d>
 80075d0:	a367      	add	r3, pc, #412	@ (adr r3, 8007770 <_dtoa_r+0x2c8>)
 80075d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d6:	f7f9 f817 	bl	8000608 <__aeabi_dmul>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	4620      	mov	r0, r4
 80075e0:	4629      	mov	r1, r5
 80075e2:	f7f8 fe5b 	bl	800029c <__adddf3>
 80075e6:	4604      	mov	r4, r0
 80075e8:	460d      	mov	r5, r1
 80075ea:	f7f9 fabd 	bl	8000b68 <__aeabi_d2iz>
 80075ee:	2200      	movs	r2, #0
 80075f0:	4607      	mov	r7, r0
 80075f2:	2300      	movs	r3, #0
 80075f4:	4620      	mov	r0, r4
 80075f6:	4629      	mov	r1, r5
 80075f8:	f7f9 fa78 	bl	8000aec <__aeabi_dcmplt>
 80075fc:	b140      	cbz	r0, 8007610 <_dtoa_r+0x168>
 80075fe:	4638      	mov	r0, r7
 8007600:	f7f8 ff98 	bl	8000534 <__aeabi_i2d>
 8007604:	4622      	mov	r2, r4
 8007606:	462b      	mov	r3, r5
 8007608:	f7f9 fa66 	bl	8000ad8 <__aeabi_dcmpeq>
 800760c:	b900      	cbnz	r0, 8007610 <_dtoa_r+0x168>
 800760e:	3f01      	subs	r7, #1
 8007610:	2f16      	cmp	r7, #22
 8007612:	d852      	bhi.n	80076ba <_dtoa_r+0x212>
 8007614:	4b5d      	ldr	r3, [pc, #372]	@ (800778c <_dtoa_r+0x2e4>)
 8007616:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800761a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007622:	f7f9 fa63 	bl	8000aec <__aeabi_dcmplt>
 8007626:	2800      	cmp	r0, #0
 8007628:	d049      	beq.n	80076be <_dtoa_r+0x216>
 800762a:	3f01      	subs	r7, #1
 800762c:	2300      	movs	r3, #0
 800762e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007630:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007632:	1b9b      	subs	r3, r3, r6
 8007634:	1e5a      	subs	r2, r3, #1
 8007636:	bf45      	ittet	mi
 8007638:	f1c3 0301 	rsbmi	r3, r3, #1
 800763c:	9300      	strmi	r3, [sp, #0]
 800763e:	2300      	movpl	r3, #0
 8007640:	2300      	movmi	r3, #0
 8007642:	9206      	str	r2, [sp, #24]
 8007644:	bf54      	ite	pl
 8007646:	9300      	strpl	r3, [sp, #0]
 8007648:	9306      	strmi	r3, [sp, #24]
 800764a:	2f00      	cmp	r7, #0
 800764c:	db39      	blt.n	80076c2 <_dtoa_r+0x21a>
 800764e:	9b06      	ldr	r3, [sp, #24]
 8007650:	970d      	str	r7, [sp, #52]	@ 0x34
 8007652:	443b      	add	r3, r7
 8007654:	9306      	str	r3, [sp, #24]
 8007656:	2300      	movs	r3, #0
 8007658:	9308      	str	r3, [sp, #32]
 800765a:	9b07      	ldr	r3, [sp, #28]
 800765c:	2b09      	cmp	r3, #9
 800765e:	d863      	bhi.n	8007728 <_dtoa_r+0x280>
 8007660:	2b05      	cmp	r3, #5
 8007662:	bfc4      	itt	gt
 8007664:	3b04      	subgt	r3, #4
 8007666:	9307      	strgt	r3, [sp, #28]
 8007668:	9b07      	ldr	r3, [sp, #28]
 800766a:	f1a3 0302 	sub.w	r3, r3, #2
 800766e:	bfcc      	ite	gt
 8007670:	2400      	movgt	r4, #0
 8007672:	2401      	movle	r4, #1
 8007674:	2b03      	cmp	r3, #3
 8007676:	d863      	bhi.n	8007740 <_dtoa_r+0x298>
 8007678:	e8df f003 	tbb	[pc, r3]
 800767c:	2b375452 	.word	0x2b375452
 8007680:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007684:	441e      	add	r6, r3
 8007686:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800768a:	2b20      	cmp	r3, #32
 800768c:	bfc1      	itttt	gt
 800768e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007692:	409f      	lslgt	r7, r3
 8007694:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007698:	fa24 f303 	lsrgt.w	r3, r4, r3
 800769c:	bfd6      	itet	le
 800769e:	f1c3 0320 	rsble	r3, r3, #32
 80076a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80076a6:	fa04 f003 	lslle.w	r0, r4, r3
 80076aa:	f7f8 ff33 	bl	8000514 <__aeabi_ui2d>
 80076ae:	2201      	movs	r2, #1
 80076b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076b4:	3e01      	subs	r6, #1
 80076b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80076b8:	e776      	b.n	80075a8 <_dtoa_r+0x100>
 80076ba:	2301      	movs	r3, #1
 80076bc:	e7b7      	b.n	800762e <_dtoa_r+0x186>
 80076be:	9010      	str	r0, [sp, #64]	@ 0x40
 80076c0:	e7b6      	b.n	8007630 <_dtoa_r+0x188>
 80076c2:	9b00      	ldr	r3, [sp, #0]
 80076c4:	1bdb      	subs	r3, r3, r7
 80076c6:	9300      	str	r3, [sp, #0]
 80076c8:	427b      	negs	r3, r7
 80076ca:	9308      	str	r3, [sp, #32]
 80076cc:	2300      	movs	r3, #0
 80076ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80076d0:	e7c3      	b.n	800765a <_dtoa_r+0x1b2>
 80076d2:	2301      	movs	r3, #1
 80076d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076d8:	eb07 0b03 	add.w	fp, r7, r3
 80076dc:	f10b 0301 	add.w	r3, fp, #1
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	9303      	str	r3, [sp, #12]
 80076e4:	bfb8      	it	lt
 80076e6:	2301      	movlt	r3, #1
 80076e8:	e006      	b.n	80076f8 <_dtoa_r+0x250>
 80076ea:	2301      	movs	r3, #1
 80076ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80076ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	dd28      	ble.n	8007746 <_dtoa_r+0x29e>
 80076f4:	469b      	mov	fp, r3
 80076f6:	9303      	str	r3, [sp, #12]
 80076f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80076fc:	2100      	movs	r1, #0
 80076fe:	2204      	movs	r2, #4
 8007700:	f102 0514 	add.w	r5, r2, #20
 8007704:	429d      	cmp	r5, r3
 8007706:	d926      	bls.n	8007756 <_dtoa_r+0x2ae>
 8007708:	6041      	str	r1, [r0, #4]
 800770a:	4648      	mov	r0, r9
 800770c:	f000 fd9c 	bl	8008248 <_Balloc>
 8007710:	4682      	mov	sl, r0
 8007712:	2800      	cmp	r0, #0
 8007714:	d142      	bne.n	800779c <_dtoa_r+0x2f4>
 8007716:	4b1e      	ldr	r3, [pc, #120]	@ (8007790 <_dtoa_r+0x2e8>)
 8007718:	4602      	mov	r2, r0
 800771a:	f240 11af 	movw	r1, #431	@ 0x1af
 800771e:	e6da      	b.n	80074d6 <_dtoa_r+0x2e>
 8007720:	2300      	movs	r3, #0
 8007722:	e7e3      	b.n	80076ec <_dtoa_r+0x244>
 8007724:	2300      	movs	r3, #0
 8007726:	e7d5      	b.n	80076d4 <_dtoa_r+0x22c>
 8007728:	2401      	movs	r4, #1
 800772a:	2300      	movs	r3, #0
 800772c:	9307      	str	r3, [sp, #28]
 800772e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007730:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8007734:	2200      	movs	r2, #0
 8007736:	f8cd b00c 	str.w	fp, [sp, #12]
 800773a:	2312      	movs	r3, #18
 800773c:	920c      	str	r2, [sp, #48]	@ 0x30
 800773e:	e7db      	b.n	80076f8 <_dtoa_r+0x250>
 8007740:	2301      	movs	r3, #1
 8007742:	9309      	str	r3, [sp, #36]	@ 0x24
 8007744:	e7f4      	b.n	8007730 <_dtoa_r+0x288>
 8007746:	f04f 0b01 	mov.w	fp, #1
 800774a:	f8cd b00c 	str.w	fp, [sp, #12]
 800774e:	465b      	mov	r3, fp
 8007750:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007754:	e7d0      	b.n	80076f8 <_dtoa_r+0x250>
 8007756:	3101      	adds	r1, #1
 8007758:	0052      	lsls	r2, r2, #1
 800775a:	e7d1      	b.n	8007700 <_dtoa_r+0x258>
 800775c:	f3af 8000 	nop.w
 8007760:	636f4361 	.word	0x636f4361
 8007764:	3fd287a7 	.word	0x3fd287a7
 8007768:	8b60c8b3 	.word	0x8b60c8b3
 800776c:	3fc68a28 	.word	0x3fc68a28
 8007770:	509f79fb 	.word	0x509f79fb
 8007774:	3fd34413 	.word	0x3fd34413
 8007778:	0800a16d 	.word	0x0800a16d
 800777c:	0800a184 	.word	0x0800a184
 8007780:	7ff00000 	.word	0x7ff00000
 8007784:	0800a13d 	.word	0x0800a13d
 8007788:	3ff80000 	.word	0x3ff80000
 800778c:	0800a2d8 	.word	0x0800a2d8
 8007790:	0800a1dc 	.word	0x0800a1dc
 8007794:	0800a169 	.word	0x0800a169
 8007798:	0800a13c 	.word	0x0800a13c
 800779c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077a0:	6018      	str	r0, [r3, #0]
 80077a2:	9b03      	ldr	r3, [sp, #12]
 80077a4:	2b0e      	cmp	r3, #14
 80077a6:	f200 80a1 	bhi.w	80078ec <_dtoa_r+0x444>
 80077aa:	2c00      	cmp	r4, #0
 80077ac:	f000 809e 	beq.w	80078ec <_dtoa_r+0x444>
 80077b0:	2f00      	cmp	r7, #0
 80077b2:	dd33      	ble.n	800781c <_dtoa_r+0x374>
 80077b4:	4b9c      	ldr	r3, [pc, #624]	@ (8007a28 <_dtoa_r+0x580>)
 80077b6:	f007 020f 	and.w	r2, r7, #15
 80077ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077be:	ed93 7b00 	vldr	d7, [r3]
 80077c2:	05f8      	lsls	r0, r7, #23
 80077c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80077c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077cc:	d516      	bpl.n	80077fc <_dtoa_r+0x354>
 80077ce:	4b97      	ldr	r3, [pc, #604]	@ (8007a2c <_dtoa_r+0x584>)
 80077d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077d8:	f7f9 f840 	bl	800085c <__aeabi_ddiv>
 80077dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077e0:	f004 040f 	and.w	r4, r4, #15
 80077e4:	2603      	movs	r6, #3
 80077e6:	4d91      	ldr	r5, [pc, #580]	@ (8007a2c <_dtoa_r+0x584>)
 80077e8:	b954      	cbnz	r4, 8007800 <_dtoa_r+0x358>
 80077ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077f2:	f7f9 f833 	bl	800085c <__aeabi_ddiv>
 80077f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077fa:	e028      	b.n	800784e <_dtoa_r+0x3a6>
 80077fc:	2602      	movs	r6, #2
 80077fe:	e7f2      	b.n	80077e6 <_dtoa_r+0x33e>
 8007800:	07e1      	lsls	r1, r4, #31
 8007802:	d508      	bpl.n	8007816 <_dtoa_r+0x36e>
 8007804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007808:	e9d5 2300 	ldrd	r2, r3, [r5]
 800780c:	f7f8 fefc 	bl	8000608 <__aeabi_dmul>
 8007810:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007814:	3601      	adds	r6, #1
 8007816:	1064      	asrs	r4, r4, #1
 8007818:	3508      	adds	r5, #8
 800781a:	e7e5      	b.n	80077e8 <_dtoa_r+0x340>
 800781c:	f000 80af 	beq.w	800797e <_dtoa_r+0x4d6>
 8007820:	427c      	negs	r4, r7
 8007822:	4b81      	ldr	r3, [pc, #516]	@ (8007a28 <_dtoa_r+0x580>)
 8007824:	4d81      	ldr	r5, [pc, #516]	@ (8007a2c <_dtoa_r+0x584>)
 8007826:	f004 020f 	and.w	r2, r4, #15
 800782a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007836:	f7f8 fee7 	bl	8000608 <__aeabi_dmul>
 800783a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800783e:	1124      	asrs	r4, r4, #4
 8007840:	2300      	movs	r3, #0
 8007842:	2602      	movs	r6, #2
 8007844:	2c00      	cmp	r4, #0
 8007846:	f040 808f 	bne.w	8007968 <_dtoa_r+0x4c0>
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1d3      	bne.n	80077f6 <_dtoa_r+0x34e>
 800784e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007850:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 8094 	beq.w	8007982 <_dtoa_r+0x4da>
 800785a:	4b75      	ldr	r3, [pc, #468]	@ (8007a30 <_dtoa_r+0x588>)
 800785c:	2200      	movs	r2, #0
 800785e:	4620      	mov	r0, r4
 8007860:	4629      	mov	r1, r5
 8007862:	f7f9 f943 	bl	8000aec <__aeabi_dcmplt>
 8007866:	2800      	cmp	r0, #0
 8007868:	f000 808b 	beq.w	8007982 <_dtoa_r+0x4da>
 800786c:	9b03      	ldr	r3, [sp, #12]
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 8087 	beq.w	8007982 <_dtoa_r+0x4da>
 8007874:	f1bb 0f00 	cmp.w	fp, #0
 8007878:	dd34      	ble.n	80078e4 <_dtoa_r+0x43c>
 800787a:	4620      	mov	r0, r4
 800787c:	4b6d      	ldr	r3, [pc, #436]	@ (8007a34 <_dtoa_r+0x58c>)
 800787e:	2200      	movs	r2, #0
 8007880:	4629      	mov	r1, r5
 8007882:	f7f8 fec1 	bl	8000608 <__aeabi_dmul>
 8007886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800788a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800788e:	3601      	adds	r6, #1
 8007890:	465c      	mov	r4, fp
 8007892:	4630      	mov	r0, r6
 8007894:	f7f8 fe4e 	bl	8000534 <__aeabi_i2d>
 8007898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800789c:	f7f8 feb4 	bl	8000608 <__aeabi_dmul>
 80078a0:	4b65      	ldr	r3, [pc, #404]	@ (8007a38 <_dtoa_r+0x590>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	f7f8 fcfa 	bl	800029c <__adddf3>
 80078a8:	4605      	mov	r5, r0
 80078aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078ae:	2c00      	cmp	r4, #0
 80078b0:	d16a      	bne.n	8007988 <_dtoa_r+0x4e0>
 80078b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b6:	4b61      	ldr	r3, [pc, #388]	@ (8007a3c <_dtoa_r+0x594>)
 80078b8:	2200      	movs	r2, #0
 80078ba:	f7f8 fced 	bl	8000298 <__aeabi_dsub>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078c6:	462a      	mov	r2, r5
 80078c8:	4633      	mov	r3, r6
 80078ca:	f7f9 f92d 	bl	8000b28 <__aeabi_dcmpgt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f040 8298 	bne.w	8007e04 <_dtoa_r+0x95c>
 80078d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d8:	462a      	mov	r2, r5
 80078da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078de:	f7f9 f905 	bl	8000aec <__aeabi_dcmplt>
 80078e2:	bb38      	cbnz	r0, 8007934 <_dtoa_r+0x48c>
 80078e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80078e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80078ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f2c0 8157 	blt.w	8007ba2 <_dtoa_r+0x6fa>
 80078f4:	2f0e      	cmp	r7, #14
 80078f6:	f300 8154 	bgt.w	8007ba2 <_dtoa_r+0x6fa>
 80078fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007a28 <_dtoa_r+0x580>)
 80078fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007900:	ed93 7b00 	vldr	d7, [r3]
 8007904:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007906:	2b00      	cmp	r3, #0
 8007908:	ed8d 7b00 	vstr	d7, [sp]
 800790c:	f280 80e5 	bge.w	8007ada <_dtoa_r+0x632>
 8007910:	9b03      	ldr	r3, [sp, #12]
 8007912:	2b00      	cmp	r3, #0
 8007914:	f300 80e1 	bgt.w	8007ada <_dtoa_r+0x632>
 8007918:	d10c      	bne.n	8007934 <_dtoa_r+0x48c>
 800791a:	4b48      	ldr	r3, [pc, #288]	@ (8007a3c <_dtoa_r+0x594>)
 800791c:	2200      	movs	r2, #0
 800791e:	ec51 0b17 	vmov	r0, r1, d7
 8007922:	f7f8 fe71 	bl	8000608 <__aeabi_dmul>
 8007926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800792a:	f7f9 f8f3 	bl	8000b14 <__aeabi_dcmpge>
 800792e:	2800      	cmp	r0, #0
 8007930:	f000 8266 	beq.w	8007e00 <_dtoa_r+0x958>
 8007934:	2400      	movs	r4, #0
 8007936:	4625      	mov	r5, r4
 8007938:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800793a:	4656      	mov	r6, sl
 800793c:	ea6f 0803 	mvn.w	r8, r3
 8007940:	2700      	movs	r7, #0
 8007942:	4621      	mov	r1, r4
 8007944:	4648      	mov	r0, r9
 8007946:	f000 fcbf 	bl	80082c8 <_Bfree>
 800794a:	2d00      	cmp	r5, #0
 800794c:	f000 80bd 	beq.w	8007aca <_dtoa_r+0x622>
 8007950:	b12f      	cbz	r7, 800795e <_dtoa_r+0x4b6>
 8007952:	42af      	cmp	r7, r5
 8007954:	d003      	beq.n	800795e <_dtoa_r+0x4b6>
 8007956:	4639      	mov	r1, r7
 8007958:	4648      	mov	r0, r9
 800795a:	f000 fcb5 	bl	80082c8 <_Bfree>
 800795e:	4629      	mov	r1, r5
 8007960:	4648      	mov	r0, r9
 8007962:	f000 fcb1 	bl	80082c8 <_Bfree>
 8007966:	e0b0      	b.n	8007aca <_dtoa_r+0x622>
 8007968:	07e2      	lsls	r2, r4, #31
 800796a:	d505      	bpl.n	8007978 <_dtoa_r+0x4d0>
 800796c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007970:	f7f8 fe4a 	bl	8000608 <__aeabi_dmul>
 8007974:	3601      	adds	r6, #1
 8007976:	2301      	movs	r3, #1
 8007978:	1064      	asrs	r4, r4, #1
 800797a:	3508      	adds	r5, #8
 800797c:	e762      	b.n	8007844 <_dtoa_r+0x39c>
 800797e:	2602      	movs	r6, #2
 8007980:	e765      	b.n	800784e <_dtoa_r+0x3a6>
 8007982:	9c03      	ldr	r4, [sp, #12]
 8007984:	46b8      	mov	r8, r7
 8007986:	e784      	b.n	8007892 <_dtoa_r+0x3ea>
 8007988:	4b27      	ldr	r3, [pc, #156]	@ (8007a28 <_dtoa_r+0x580>)
 800798a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800798c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007990:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007994:	4454      	add	r4, sl
 8007996:	2900      	cmp	r1, #0
 8007998:	d054      	beq.n	8007a44 <_dtoa_r+0x59c>
 800799a:	4929      	ldr	r1, [pc, #164]	@ (8007a40 <_dtoa_r+0x598>)
 800799c:	2000      	movs	r0, #0
 800799e:	f7f8 ff5d 	bl	800085c <__aeabi_ddiv>
 80079a2:	4633      	mov	r3, r6
 80079a4:	462a      	mov	r2, r5
 80079a6:	f7f8 fc77 	bl	8000298 <__aeabi_dsub>
 80079aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079ae:	4656      	mov	r6, sl
 80079b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079b4:	f7f9 f8d8 	bl	8000b68 <__aeabi_d2iz>
 80079b8:	4605      	mov	r5, r0
 80079ba:	f7f8 fdbb 	bl	8000534 <__aeabi_i2d>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079c6:	f7f8 fc67 	bl	8000298 <__aeabi_dsub>
 80079ca:	3530      	adds	r5, #48	@ 0x30
 80079cc:	4602      	mov	r2, r0
 80079ce:	460b      	mov	r3, r1
 80079d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079d4:	f806 5b01 	strb.w	r5, [r6], #1
 80079d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079dc:	f7f9 f886 	bl	8000aec <__aeabi_dcmplt>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	d172      	bne.n	8007aca <_dtoa_r+0x622>
 80079e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079e8:	4911      	ldr	r1, [pc, #68]	@ (8007a30 <_dtoa_r+0x588>)
 80079ea:	2000      	movs	r0, #0
 80079ec:	f7f8 fc54 	bl	8000298 <__aeabi_dsub>
 80079f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079f4:	f7f9 f87a 	bl	8000aec <__aeabi_dcmplt>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	f040 80b4 	bne.w	8007b66 <_dtoa_r+0x6be>
 80079fe:	42a6      	cmp	r6, r4
 8007a00:	f43f af70 	beq.w	80078e4 <_dtoa_r+0x43c>
 8007a04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a08:	4b0a      	ldr	r3, [pc, #40]	@ (8007a34 <_dtoa_r+0x58c>)
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f7f8 fdfc 	bl	8000608 <__aeabi_dmul>
 8007a10:	4b08      	ldr	r3, [pc, #32]	@ (8007a34 <_dtoa_r+0x58c>)
 8007a12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a16:	2200      	movs	r2, #0
 8007a18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a1c:	f7f8 fdf4 	bl	8000608 <__aeabi_dmul>
 8007a20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a24:	e7c4      	b.n	80079b0 <_dtoa_r+0x508>
 8007a26:	bf00      	nop
 8007a28:	0800a2d8 	.word	0x0800a2d8
 8007a2c:	0800a2b0 	.word	0x0800a2b0
 8007a30:	3ff00000 	.word	0x3ff00000
 8007a34:	40240000 	.word	0x40240000
 8007a38:	401c0000 	.word	0x401c0000
 8007a3c:	40140000 	.word	0x40140000
 8007a40:	3fe00000 	.word	0x3fe00000
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	f7f8 fdde 	bl	8000608 <__aeabi_dmul>
 8007a4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007a52:	4656      	mov	r6, sl
 8007a54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a58:	f7f9 f886 	bl	8000b68 <__aeabi_d2iz>
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	f7f8 fd69 	bl	8000534 <__aeabi_i2d>
 8007a62:	4602      	mov	r2, r0
 8007a64:	460b      	mov	r3, r1
 8007a66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a6a:	f7f8 fc15 	bl	8000298 <__aeabi_dsub>
 8007a6e:	3530      	adds	r5, #48	@ 0x30
 8007a70:	f806 5b01 	strb.w	r5, [r6], #1
 8007a74:	4602      	mov	r2, r0
 8007a76:	460b      	mov	r3, r1
 8007a78:	42a6      	cmp	r6, r4
 8007a7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a7e:	f04f 0200 	mov.w	r2, #0
 8007a82:	d124      	bne.n	8007ace <_dtoa_r+0x626>
 8007a84:	4baf      	ldr	r3, [pc, #700]	@ (8007d44 <_dtoa_r+0x89c>)
 8007a86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a8a:	f7f8 fc07 	bl	800029c <__adddf3>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	460b      	mov	r3, r1
 8007a92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a96:	f7f9 f847 	bl	8000b28 <__aeabi_dcmpgt>
 8007a9a:	2800      	cmp	r0, #0
 8007a9c:	d163      	bne.n	8007b66 <_dtoa_r+0x6be>
 8007a9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007aa2:	49a8      	ldr	r1, [pc, #672]	@ (8007d44 <_dtoa_r+0x89c>)
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	f7f8 fbf7 	bl	8000298 <__aeabi_dsub>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ab2:	f7f9 f81b 	bl	8000aec <__aeabi_dcmplt>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f af14 	beq.w	80078e4 <_dtoa_r+0x43c>
 8007abc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007abe:	1e73      	subs	r3, r6, #1
 8007ac0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ac2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ac6:	2b30      	cmp	r3, #48	@ 0x30
 8007ac8:	d0f8      	beq.n	8007abc <_dtoa_r+0x614>
 8007aca:	4647      	mov	r7, r8
 8007acc:	e03b      	b.n	8007b46 <_dtoa_r+0x69e>
 8007ace:	4b9e      	ldr	r3, [pc, #632]	@ (8007d48 <_dtoa_r+0x8a0>)
 8007ad0:	f7f8 fd9a 	bl	8000608 <__aeabi_dmul>
 8007ad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ad8:	e7bc      	b.n	8007a54 <_dtoa_r+0x5ac>
 8007ada:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007ade:	4656      	mov	r6, sl
 8007ae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	f7f8 feb8 	bl	800085c <__aeabi_ddiv>
 8007aec:	f7f9 f83c 	bl	8000b68 <__aeabi_d2iz>
 8007af0:	4680      	mov	r8, r0
 8007af2:	f7f8 fd1f 	bl	8000534 <__aeabi_i2d>
 8007af6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007afa:	f7f8 fd85 	bl	8000608 <__aeabi_dmul>
 8007afe:	4602      	mov	r2, r0
 8007b00:	460b      	mov	r3, r1
 8007b02:	4620      	mov	r0, r4
 8007b04:	4629      	mov	r1, r5
 8007b06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b0a:	f7f8 fbc5 	bl	8000298 <__aeabi_dsub>
 8007b0e:	f806 4b01 	strb.w	r4, [r6], #1
 8007b12:	9d03      	ldr	r5, [sp, #12]
 8007b14:	eba6 040a 	sub.w	r4, r6, sl
 8007b18:	42a5      	cmp	r5, r4
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	460b      	mov	r3, r1
 8007b1e:	d133      	bne.n	8007b88 <_dtoa_r+0x6e0>
 8007b20:	f7f8 fbbc 	bl	800029c <__adddf3>
 8007b24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b28:	4604      	mov	r4, r0
 8007b2a:	460d      	mov	r5, r1
 8007b2c:	f7f8 fffc 	bl	8000b28 <__aeabi_dcmpgt>
 8007b30:	b9c0      	cbnz	r0, 8007b64 <_dtoa_r+0x6bc>
 8007b32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b36:	4620      	mov	r0, r4
 8007b38:	4629      	mov	r1, r5
 8007b3a:	f7f8 ffcd 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b3e:	b110      	cbz	r0, 8007b46 <_dtoa_r+0x69e>
 8007b40:	f018 0f01 	tst.w	r8, #1
 8007b44:	d10e      	bne.n	8007b64 <_dtoa_r+0x6bc>
 8007b46:	9902      	ldr	r1, [sp, #8]
 8007b48:	4648      	mov	r0, r9
 8007b4a:	f000 fbbd 	bl	80082c8 <_Bfree>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	7033      	strb	r3, [r6, #0]
 8007b52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b54:	3701      	adds	r7, #1
 8007b56:	601f      	str	r7, [r3, #0]
 8007b58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	f000 824b 	beq.w	8007ff6 <_dtoa_r+0xb4e>
 8007b60:	601e      	str	r6, [r3, #0]
 8007b62:	e248      	b.n	8007ff6 <_dtoa_r+0xb4e>
 8007b64:	46b8      	mov	r8, r7
 8007b66:	4633      	mov	r3, r6
 8007b68:	461e      	mov	r6, r3
 8007b6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b6e:	2a39      	cmp	r2, #57	@ 0x39
 8007b70:	d106      	bne.n	8007b80 <_dtoa_r+0x6d8>
 8007b72:	459a      	cmp	sl, r3
 8007b74:	d1f8      	bne.n	8007b68 <_dtoa_r+0x6c0>
 8007b76:	2230      	movs	r2, #48	@ 0x30
 8007b78:	f108 0801 	add.w	r8, r8, #1
 8007b7c:	f88a 2000 	strb.w	r2, [sl]
 8007b80:	781a      	ldrb	r2, [r3, #0]
 8007b82:	3201      	adds	r2, #1
 8007b84:	701a      	strb	r2, [r3, #0]
 8007b86:	e7a0      	b.n	8007aca <_dtoa_r+0x622>
 8007b88:	4b6f      	ldr	r3, [pc, #444]	@ (8007d48 <_dtoa_r+0x8a0>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f7f8 fd3c 	bl	8000608 <__aeabi_dmul>
 8007b90:	2200      	movs	r2, #0
 8007b92:	2300      	movs	r3, #0
 8007b94:	4604      	mov	r4, r0
 8007b96:	460d      	mov	r5, r1
 8007b98:	f7f8 ff9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d09f      	beq.n	8007ae0 <_dtoa_r+0x638>
 8007ba0:	e7d1      	b.n	8007b46 <_dtoa_r+0x69e>
 8007ba2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ba4:	2a00      	cmp	r2, #0
 8007ba6:	f000 80ea 	beq.w	8007d7e <_dtoa_r+0x8d6>
 8007baa:	9a07      	ldr	r2, [sp, #28]
 8007bac:	2a01      	cmp	r2, #1
 8007bae:	f300 80cd 	bgt.w	8007d4c <_dtoa_r+0x8a4>
 8007bb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007bb4:	2a00      	cmp	r2, #0
 8007bb6:	f000 80c1 	beq.w	8007d3c <_dtoa_r+0x894>
 8007bba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bbe:	9c08      	ldr	r4, [sp, #32]
 8007bc0:	9e00      	ldr	r6, [sp, #0]
 8007bc2:	9a00      	ldr	r2, [sp, #0]
 8007bc4:	441a      	add	r2, r3
 8007bc6:	9200      	str	r2, [sp, #0]
 8007bc8:	9a06      	ldr	r2, [sp, #24]
 8007bca:	2101      	movs	r1, #1
 8007bcc:	441a      	add	r2, r3
 8007bce:	4648      	mov	r0, r9
 8007bd0:	9206      	str	r2, [sp, #24]
 8007bd2:	f000 fc2d 	bl	8008430 <__i2b>
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	b166      	cbz	r6, 8007bf4 <_dtoa_r+0x74c>
 8007bda:	9b06      	ldr	r3, [sp, #24]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	dd09      	ble.n	8007bf4 <_dtoa_r+0x74c>
 8007be0:	42b3      	cmp	r3, r6
 8007be2:	9a00      	ldr	r2, [sp, #0]
 8007be4:	bfa8      	it	ge
 8007be6:	4633      	movge	r3, r6
 8007be8:	1ad2      	subs	r2, r2, r3
 8007bea:	9200      	str	r2, [sp, #0]
 8007bec:	9a06      	ldr	r2, [sp, #24]
 8007bee:	1af6      	subs	r6, r6, r3
 8007bf0:	1ad3      	subs	r3, r2, r3
 8007bf2:	9306      	str	r3, [sp, #24]
 8007bf4:	9b08      	ldr	r3, [sp, #32]
 8007bf6:	b30b      	cbz	r3, 8007c3c <_dtoa_r+0x794>
 8007bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f000 80c6 	beq.w	8007d8c <_dtoa_r+0x8e4>
 8007c00:	2c00      	cmp	r4, #0
 8007c02:	f000 80c0 	beq.w	8007d86 <_dtoa_r+0x8de>
 8007c06:	4629      	mov	r1, r5
 8007c08:	4622      	mov	r2, r4
 8007c0a:	4648      	mov	r0, r9
 8007c0c:	f000 fcc8 	bl	80085a0 <__pow5mult>
 8007c10:	9a02      	ldr	r2, [sp, #8]
 8007c12:	4601      	mov	r1, r0
 8007c14:	4605      	mov	r5, r0
 8007c16:	4648      	mov	r0, r9
 8007c18:	f000 fc20 	bl	800845c <__multiply>
 8007c1c:	9902      	ldr	r1, [sp, #8]
 8007c1e:	4680      	mov	r8, r0
 8007c20:	4648      	mov	r0, r9
 8007c22:	f000 fb51 	bl	80082c8 <_Bfree>
 8007c26:	9b08      	ldr	r3, [sp, #32]
 8007c28:	1b1b      	subs	r3, r3, r4
 8007c2a:	9308      	str	r3, [sp, #32]
 8007c2c:	f000 80b1 	beq.w	8007d92 <_dtoa_r+0x8ea>
 8007c30:	9a08      	ldr	r2, [sp, #32]
 8007c32:	4641      	mov	r1, r8
 8007c34:	4648      	mov	r0, r9
 8007c36:	f000 fcb3 	bl	80085a0 <__pow5mult>
 8007c3a:	9002      	str	r0, [sp, #8]
 8007c3c:	2101      	movs	r1, #1
 8007c3e:	4648      	mov	r0, r9
 8007c40:	f000 fbf6 	bl	8008430 <__i2b>
 8007c44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c46:	4604      	mov	r4, r0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 81d8 	beq.w	8007ffe <_dtoa_r+0xb56>
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4601      	mov	r1, r0
 8007c52:	4648      	mov	r0, r9
 8007c54:	f000 fca4 	bl	80085a0 <__pow5mult>
 8007c58:	9b07      	ldr	r3, [sp, #28]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	f300 809f 	bgt.w	8007da0 <_dtoa_r+0x8f8>
 8007c62:	9b04      	ldr	r3, [sp, #16]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f040 8097 	bne.w	8007d98 <_dtoa_r+0x8f0>
 8007c6a:	9b05      	ldr	r3, [sp, #20]
 8007c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f040 8093 	bne.w	8007d9c <_dtoa_r+0x8f4>
 8007c76:	9b05      	ldr	r3, [sp, #20]
 8007c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c7c:	0d1b      	lsrs	r3, r3, #20
 8007c7e:	051b      	lsls	r3, r3, #20
 8007c80:	b133      	cbz	r3, 8007c90 <_dtoa_r+0x7e8>
 8007c82:	9b00      	ldr	r3, [sp, #0]
 8007c84:	3301      	adds	r3, #1
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	9b06      	ldr	r3, [sp, #24]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	9306      	str	r3, [sp, #24]
 8007c8e:	2301      	movs	r3, #1
 8007c90:	9308      	str	r3, [sp, #32]
 8007c92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 81b8 	beq.w	800800a <_dtoa_r+0xb62>
 8007c9a:	6923      	ldr	r3, [r4, #16]
 8007c9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ca0:	6918      	ldr	r0, [r3, #16]
 8007ca2:	f000 fb79 	bl	8008398 <__hi0bits>
 8007ca6:	f1c0 0020 	rsb	r0, r0, #32
 8007caa:	9b06      	ldr	r3, [sp, #24]
 8007cac:	4418      	add	r0, r3
 8007cae:	f010 001f 	ands.w	r0, r0, #31
 8007cb2:	f000 8082 	beq.w	8007dba <_dtoa_r+0x912>
 8007cb6:	f1c0 0320 	rsb	r3, r0, #32
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	dd73      	ble.n	8007da6 <_dtoa_r+0x8fe>
 8007cbe:	9b00      	ldr	r3, [sp, #0]
 8007cc0:	f1c0 001c 	rsb	r0, r0, #28
 8007cc4:	4403      	add	r3, r0
 8007cc6:	9300      	str	r3, [sp, #0]
 8007cc8:	9b06      	ldr	r3, [sp, #24]
 8007cca:	4403      	add	r3, r0
 8007ccc:	4406      	add	r6, r0
 8007cce:	9306      	str	r3, [sp, #24]
 8007cd0:	9b00      	ldr	r3, [sp, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	dd05      	ble.n	8007ce2 <_dtoa_r+0x83a>
 8007cd6:	9902      	ldr	r1, [sp, #8]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	4648      	mov	r0, r9
 8007cdc:	f000 fcba 	bl	8008654 <__lshift>
 8007ce0:	9002      	str	r0, [sp, #8]
 8007ce2:	9b06      	ldr	r3, [sp, #24]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	dd05      	ble.n	8007cf4 <_dtoa_r+0x84c>
 8007ce8:	4621      	mov	r1, r4
 8007cea:	461a      	mov	r2, r3
 8007cec:	4648      	mov	r0, r9
 8007cee:	f000 fcb1 	bl	8008654 <__lshift>
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d061      	beq.n	8007dbe <_dtoa_r+0x916>
 8007cfa:	9802      	ldr	r0, [sp, #8]
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	f000 fd15 	bl	800872c <__mcmp>
 8007d02:	2800      	cmp	r0, #0
 8007d04:	da5b      	bge.n	8007dbe <_dtoa_r+0x916>
 8007d06:	2300      	movs	r3, #0
 8007d08:	9902      	ldr	r1, [sp, #8]
 8007d0a:	220a      	movs	r2, #10
 8007d0c:	4648      	mov	r0, r9
 8007d0e:	f000 fafd 	bl	800830c <__multadd>
 8007d12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d14:	9002      	str	r0, [sp, #8]
 8007d16:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 8177 	beq.w	800800e <_dtoa_r+0xb66>
 8007d20:	4629      	mov	r1, r5
 8007d22:	2300      	movs	r3, #0
 8007d24:	220a      	movs	r2, #10
 8007d26:	4648      	mov	r0, r9
 8007d28:	f000 faf0 	bl	800830c <__multadd>
 8007d2c:	f1bb 0f00 	cmp.w	fp, #0
 8007d30:	4605      	mov	r5, r0
 8007d32:	dc6f      	bgt.n	8007e14 <_dtoa_r+0x96c>
 8007d34:	9b07      	ldr	r3, [sp, #28]
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	dc49      	bgt.n	8007dce <_dtoa_r+0x926>
 8007d3a:	e06b      	b.n	8007e14 <_dtoa_r+0x96c>
 8007d3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d42:	e73c      	b.n	8007bbe <_dtoa_r+0x716>
 8007d44:	3fe00000 	.word	0x3fe00000
 8007d48:	40240000 	.word	0x40240000
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	1e5c      	subs	r4, r3, #1
 8007d50:	9b08      	ldr	r3, [sp, #32]
 8007d52:	42a3      	cmp	r3, r4
 8007d54:	db09      	blt.n	8007d6a <_dtoa_r+0x8c2>
 8007d56:	1b1c      	subs	r4, r3, r4
 8007d58:	9b03      	ldr	r3, [sp, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f6bf af30 	bge.w	8007bc0 <_dtoa_r+0x718>
 8007d60:	9b00      	ldr	r3, [sp, #0]
 8007d62:	9a03      	ldr	r2, [sp, #12]
 8007d64:	1a9e      	subs	r6, r3, r2
 8007d66:	2300      	movs	r3, #0
 8007d68:	e72b      	b.n	8007bc2 <_dtoa_r+0x71a>
 8007d6a:	9b08      	ldr	r3, [sp, #32]
 8007d6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d6e:	9408      	str	r4, [sp, #32]
 8007d70:	1ae3      	subs	r3, r4, r3
 8007d72:	441a      	add	r2, r3
 8007d74:	9e00      	ldr	r6, [sp, #0]
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d7a:	2400      	movs	r4, #0
 8007d7c:	e721      	b.n	8007bc2 <_dtoa_r+0x71a>
 8007d7e:	9c08      	ldr	r4, [sp, #32]
 8007d80:	9e00      	ldr	r6, [sp, #0]
 8007d82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007d84:	e728      	b.n	8007bd8 <_dtoa_r+0x730>
 8007d86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007d8a:	e751      	b.n	8007c30 <_dtoa_r+0x788>
 8007d8c:	9a08      	ldr	r2, [sp, #32]
 8007d8e:	9902      	ldr	r1, [sp, #8]
 8007d90:	e750      	b.n	8007c34 <_dtoa_r+0x78c>
 8007d92:	f8cd 8008 	str.w	r8, [sp, #8]
 8007d96:	e751      	b.n	8007c3c <_dtoa_r+0x794>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e779      	b.n	8007c90 <_dtoa_r+0x7e8>
 8007d9c:	9b04      	ldr	r3, [sp, #16]
 8007d9e:	e777      	b.n	8007c90 <_dtoa_r+0x7e8>
 8007da0:	2300      	movs	r3, #0
 8007da2:	9308      	str	r3, [sp, #32]
 8007da4:	e779      	b.n	8007c9a <_dtoa_r+0x7f2>
 8007da6:	d093      	beq.n	8007cd0 <_dtoa_r+0x828>
 8007da8:	9a00      	ldr	r2, [sp, #0]
 8007daa:	331c      	adds	r3, #28
 8007dac:	441a      	add	r2, r3
 8007dae:	9200      	str	r2, [sp, #0]
 8007db0:	9a06      	ldr	r2, [sp, #24]
 8007db2:	441a      	add	r2, r3
 8007db4:	441e      	add	r6, r3
 8007db6:	9206      	str	r2, [sp, #24]
 8007db8:	e78a      	b.n	8007cd0 <_dtoa_r+0x828>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	e7f4      	b.n	8007da8 <_dtoa_r+0x900>
 8007dbe:	9b03      	ldr	r3, [sp, #12]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	46b8      	mov	r8, r7
 8007dc4:	dc20      	bgt.n	8007e08 <_dtoa_r+0x960>
 8007dc6:	469b      	mov	fp, r3
 8007dc8:	9b07      	ldr	r3, [sp, #28]
 8007dca:	2b02      	cmp	r3, #2
 8007dcc:	dd1e      	ble.n	8007e0c <_dtoa_r+0x964>
 8007dce:	f1bb 0f00 	cmp.w	fp, #0
 8007dd2:	f47f adb1 	bne.w	8007938 <_dtoa_r+0x490>
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	465b      	mov	r3, fp
 8007dda:	2205      	movs	r2, #5
 8007ddc:	4648      	mov	r0, r9
 8007dde:	f000 fa95 	bl	800830c <__multadd>
 8007de2:	4601      	mov	r1, r0
 8007de4:	4604      	mov	r4, r0
 8007de6:	9802      	ldr	r0, [sp, #8]
 8007de8:	f000 fca0 	bl	800872c <__mcmp>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	f77f ada3 	ble.w	8007938 <_dtoa_r+0x490>
 8007df2:	4656      	mov	r6, sl
 8007df4:	2331      	movs	r3, #49	@ 0x31
 8007df6:	f806 3b01 	strb.w	r3, [r6], #1
 8007dfa:	f108 0801 	add.w	r8, r8, #1
 8007dfe:	e59f      	b.n	8007940 <_dtoa_r+0x498>
 8007e00:	9c03      	ldr	r4, [sp, #12]
 8007e02:	46b8      	mov	r8, r7
 8007e04:	4625      	mov	r5, r4
 8007e06:	e7f4      	b.n	8007df2 <_dtoa_r+0x94a>
 8007e08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	f000 8101 	beq.w	8008016 <_dtoa_r+0xb6e>
 8007e14:	2e00      	cmp	r6, #0
 8007e16:	dd05      	ble.n	8007e24 <_dtoa_r+0x97c>
 8007e18:	4629      	mov	r1, r5
 8007e1a:	4632      	mov	r2, r6
 8007e1c:	4648      	mov	r0, r9
 8007e1e:	f000 fc19 	bl	8008654 <__lshift>
 8007e22:	4605      	mov	r5, r0
 8007e24:	9b08      	ldr	r3, [sp, #32]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d05c      	beq.n	8007ee4 <_dtoa_r+0xa3c>
 8007e2a:	6869      	ldr	r1, [r5, #4]
 8007e2c:	4648      	mov	r0, r9
 8007e2e:	f000 fa0b 	bl	8008248 <_Balloc>
 8007e32:	4606      	mov	r6, r0
 8007e34:	b928      	cbnz	r0, 8007e42 <_dtoa_r+0x99a>
 8007e36:	4b82      	ldr	r3, [pc, #520]	@ (8008040 <_dtoa_r+0xb98>)
 8007e38:	4602      	mov	r2, r0
 8007e3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e3e:	f7ff bb4a 	b.w	80074d6 <_dtoa_r+0x2e>
 8007e42:	692a      	ldr	r2, [r5, #16]
 8007e44:	3202      	adds	r2, #2
 8007e46:	0092      	lsls	r2, r2, #2
 8007e48:	f105 010c 	add.w	r1, r5, #12
 8007e4c:	300c      	adds	r0, #12
 8007e4e:	f001 f8cd 	bl	8008fec <memcpy>
 8007e52:	2201      	movs	r2, #1
 8007e54:	4631      	mov	r1, r6
 8007e56:	4648      	mov	r0, r9
 8007e58:	f000 fbfc 	bl	8008654 <__lshift>
 8007e5c:	f10a 0301 	add.w	r3, sl, #1
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	eb0a 030b 	add.w	r3, sl, fp
 8007e66:	9308      	str	r3, [sp, #32]
 8007e68:	9b04      	ldr	r3, [sp, #16]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	462f      	mov	r7, r5
 8007e70:	9306      	str	r3, [sp, #24]
 8007e72:	4605      	mov	r5, r0
 8007e74:	9b00      	ldr	r3, [sp, #0]
 8007e76:	9802      	ldr	r0, [sp, #8]
 8007e78:	4621      	mov	r1, r4
 8007e7a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007e7e:	f7ff fa88 	bl	8007392 <quorem>
 8007e82:	4603      	mov	r3, r0
 8007e84:	3330      	adds	r3, #48	@ 0x30
 8007e86:	9003      	str	r0, [sp, #12]
 8007e88:	4639      	mov	r1, r7
 8007e8a:	9802      	ldr	r0, [sp, #8]
 8007e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e8e:	f000 fc4d 	bl	800872c <__mcmp>
 8007e92:	462a      	mov	r2, r5
 8007e94:	9004      	str	r0, [sp, #16]
 8007e96:	4621      	mov	r1, r4
 8007e98:	4648      	mov	r0, r9
 8007e9a:	f000 fc63 	bl	8008764 <__mdiff>
 8007e9e:	68c2      	ldr	r2, [r0, #12]
 8007ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	bb02      	cbnz	r2, 8007ee8 <_dtoa_r+0xa40>
 8007ea6:	4601      	mov	r1, r0
 8007ea8:	9802      	ldr	r0, [sp, #8]
 8007eaa:	f000 fc3f 	bl	800872c <__mcmp>
 8007eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	4631      	mov	r1, r6
 8007eb4:	4648      	mov	r0, r9
 8007eb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eba:	f000 fa05 	bl	80082c8 <_Bfree>
 8007ebe:	9b07      	ldr	r3, [sp, #28]
 8007ec0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ec2:	9e00      	ldr	r6, [sp, #0]
 8007ec4:	ea42 0103 	orr.w	r1, r2, r3
 8007ec8:	9b06      	ldr	r3, [sp, #24]
 8007eca:	4319      	orrs	r1, r3
 8007ecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ece:	d10d      	bne.n	8007eec <_dtoa_r+0xa44>
 8007ed0:	2b39      	cmp	r3, #57	@ 0x39
 8007ed2:	d027      	beq.n	8007f24 <_dtoa_r+0xa7c>
 8007ed4:	9a04      	ldr	r2, [sp, #16]
 8007ed6:	2a00      	cmp	r2, #0
 8007ed8:	dd01      	ble.n	8007ede <_dtoa_r+0xa36>
 8007eda:	9b03      	ldr	r3, [sp, #12]
 8007edc:	3331      	adds	r3, #49	@ 0x31
 8007ede:	f88b 3000 	strb.w	r3, [fp]
 8007ee2:	e52e      	b.n	8007942 <_dtoa_r+0x49a>
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	e7b9      	b.n	8007e5c <_dtoa_r+0x9b4>
 8007ee8:	2201      	movs	r2, #1
 8007eea:	e7e2      	b.n	8007eb2 <_dtoa_r+0xa0a>
 8007eec:	9904      	ldr	r1, [sp, #16]
 8007eee:	2900      	cmp	r1, #0
 8007ef0:	db04      	blt.n	8007efc <_dtoa_r+0xa54>
 8007ef2:	9807      	ldr	r0, [sp, #28]
 8007ef4:	4301      	orrs	r1, r0
 8007ef6:	9806      	ldr	r0, [sp, #24]
 8007ef8:	4301      	orrs	r1, r0
 8007efa:	d120      	bne.n	8007f3e <_dtoa_r+0xa96>
 8007efc:	2a00      	cmp	r2, #0
 8007efe:	ddee      	ble.n	8007ede <_dtoa_r+0xa36>
 8007f00:	9902      	ldr	r1, [sp, #8]
 8007f02:	9300      	str	r3, [sp, #0]
 8007f04:	2201      	movs	r2, #1
 8007f06:	4648      	mov	r0, r9
 8007f08:	f000 fba4 	bl	8008654 <__lshift>
 8007f0c:	4621      	mov	r1, r4
 8007f0e:	9002      	str	r0, [sp, #8]
 8007f10:	f000 fc0c 	bl	800872c <__mcmp>
 8007f14:	2800      	cmp	r0, #0
 8007f16:	9b00      	ldr	r3, [sp, #0]
 8007f18:	dc02      	bgt.n	8007f20 <_dtoa_r+0xa78>
 8007f1a:	d1e0      	bne.n	8007ede <_dtoa_r+0xa36>
 8007f1c:	07da      	lsls	r2, r3, #31
 8007f1e:	d5de      	bpl.n	8007ede <_dtoa_r+0xa36>
 8007f20:	2b39      	cmp	r3, #57	@ 0x39
 8007f22:	d1da      	bne.n	8007eda <_dtoa_r+0xa32>
 8007f24:	2339      	movs	r3, #57	@ 0x39
 8007f26:	f88b 3000 	strb.w	r3, [fp]
 8007f2a:	4633      	mov	r3, r6
 8007f2c:	461e      	mov	r6, r3
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f34:	2a39      	cmp	r2, #57	@ 0x39
 8007f36:	d04e      	beq.n	8007fd6 <_dtoa_r+0xb2e>
 8007f38:	3201      	adds	r2, #1
 8007f3a:	701a      	strb	r2, [r3, #0]
 8007f3c:	e501      	b.n	8007942 <_dtoa_r+0x49a>
 8007f3e:	2a00      	cmp	r2, #0
 8007f40:	dd03      	ble.n	8007f4a <_dtoa_r+0xaa2>
 8007f42:	2b39      	cmp	r3, #57	@ 0x39
 8007f44:	d0ee      	beq.n	8007f24 <_dtoa_r+0xa7c>
 8007f46:	3301      	adds	r3, #1
 8007f48:	e7c9      	b.n	8007ede <_dtoa_r+0xa36>
 8007f4a:	9a00      	ldr	r2, [sp, #0]
 8007f4c:	9908      	ldr	r1, [sp, #32]
 8007f4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f52:	428a      	cmp	r2, r1
 8007f54:	d028      	beq.n	8007fa8 <_dtoa_r+0xb00>
 8007f56:	9902      	ldr	r1, [sp, #8]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	220a      	movs	r2, #10
 8007f5c:	4648      	mov	r0, r9
 8007f5e:	f000 f9d5 	bl	800830c <__multadd>
 8007f62:	42af      	cmp	r7, r5
 8007f64:	9002      	str	r0, [sp, #8]
 8007f66:	f04f 0300 	mov.w	r3, #0
 8007f6a:	f04f 020a 	mov.w	r2, #10
 8007f6e:	4639      	mov	r1, r7
 8007f70:	4648      	mov	r0, r9
 8007f72:	d107      	bne.n	8007f84 <_dtoa_r+0xadc>
 8007f74:	f000 f9ca 	bl	800830c <__multadd>
 8007f78:	4607      	mov	r7, r0
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	9b00      	ldr	r3, [sp, #0]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	9300      	str	r3, [sp, #0]
 8007f82:	e777      	b.n	8007e74 <_dtoa_r+0x9cc>
 8007f84:	f000 f9c2 	bl	800830c <__multadd>
 8007f88:	4629      	mov	r1, r5
 8007f8a:	4607      	mov	r7, r0
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	220a      	movs	r2, #10
 8007f90:	4648      	mov	r0, r9
 8007f92:	f000 f9bb 	bl	800830c <__multadd>
 8007f96:	4605      	mov	r5, r0
 8007f98:	e7f0      	b.n	8007f7c <_dtoa_r+0xad4>
 8007f9a:	f1bb 0f00 	cmp.w	fp, #0
 8007f9e:	bfcc      	ite	gt
 8007fa0:	465e      	movgt	r6, fp
 8007fa2:	2601      	movle	r6, #1
 8007fa4:	4456      	add	r6, sl
 8007fa6:	2700      	movs	r7, #0
 8007fa8:	9902      	ldr	r1, [sp, #8]
 8007faa:	9300      	str	r3, [sp, #0]
 8007fac:	2201      	movs	r2, #1
 8007fae:	4648      	mov	r0, r9
 8007fb0:	f000 fb50 	bl	8008654 <__lshift>
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	9002      	str	r0, [sp, #8]
 8007fb8:	f000 fbb8 	bl	800872c <__mcmp>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	dcb4      	bgt.n	8007f2a <_dtoa_r+0xa82>
 8007fc0:	d102      	bne.n	8007fc8 <_dtoa_r+0xb20>
 8007fc2:	9b00      	ldr	r3, [sp, #0]
 8007fc4:	07db      	lsls	r3, r3, #31
 8007fc6:	d4b0      	bmi.n	8007f2a <_dtoa_r+0xa82>
 8007fc8:	4633      	mov	r3, r6
 8007fca:	461e      	mov	r6, r3
 8007fcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fd0:	2a30      	cmp	r2, #48	@ 0x30
 8007fd2:	d0fa      	beq.n	8007fca <_dtoa_r+0xb22>
 8007fd4:	e4b5      	b.n	8007942 <_dtoa_r+0x49a>
 8007fd6:	459a      	cmp	sl, r3
 8007fd8:	d1a8      	bne.n	8007f2c <_dtoa_r+0xa84>
 8007fda:	2331      	movs	r3, #49	@ 0x31
 8007fdc:	f108 0801 	add.w	r8, r8, #1
 8007fe0:	f88a 3000 	strb.w	r3, [sl]
 8007fe4:	e4ad      	b.n	8007942 <_dtoa_r+0x49a>
 8007fe6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fe8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008044 <_dtoa_r+0xb9c>
 8007fec:	b11b      	cbz	r3, 8007ff6 <_dtoa_r+0xb4e>
 8007fee:	f10a 0308 	add.w	r3, sl, #8
 8007ff2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ff4:	6013      	str	r3, [r2, #0]
 8007ff6:	4650      	mov	r0, sl
 8007ff8:	b017      	add	sp, #92	@ 0x5c
 8007ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ffe:	9b07      	ldr	r3, [sp, #28]
 8008000:	2b01      	cmp	r3, #1
 8008002:	f77f ae2e 	ble.w	8007c62 <_dtoa_r+0x7ba>
 8008006:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008008:	9308      	str	r3, [sp, #32]
 800800a:	2001      	movs	r0, #1
 800800c:	e64d      	b.n	8007caa <_dtoa_r+0x802>
 800800e:	f1bb 0f00 	cmp.w	fp, #0
 8008012:	f77f aed9 	ble.w	8007dc8 <_dtoa_r+0x920>
 8008016:	4656      	mov	r6, sl
 8008018:	9802      	ldr	r0, [sp, #8]
 800801a:	4621      	mov	r1, r4
 800801c:	f7ff f9b9 	bl	8007392 <quorem>
 8008020:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008024:	f806 3b01 	strb.w	r3, [r6], #1
 8008028:	eba6 020a 	sub.w	r2, r6, sl
 800802c:	4593      	cmp	fp, r2
 800802e:	ddb4      	ble.n	8007f9a <_dtoa_r+0xaf2>
 8008030:	9902      	ldr	r1, [sp, #8]
 8008032:	2300      	movs	r3, #0
 8008034:	220a      	movs	r2, #10
 8008036:	4648      	mov	r0, r9
 8008038:	f000 f968 	bl	800830c <__multadd>
 800803c:	9002      	str	r0, [sp, #8]
 800803e:	e7eb      	b.n	8008018 <_dtoa_r+0xb70>
 8008040:	0800a1dc 	.word	0x0800a1dc
 8008044:	0800a160 	.word	0x0800a160

08008048 <_free_r>:
 8008048:	b538      	push	{r3, r4, r5, lr}
 800804a:	4605      	mov	r5, r0
 800804c:	2900      	cmp	r1, #0
 800804e:	d041      	beq.n	80080d4 <_free_r+0x8c>
 8008050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008054:	1f0c      	subs	r4, r1, #4
 8008056:	2b00      	cmp	r3, #0
 8008058:	bfb8      	it	lt
 800805a:	18e4      	addlt	r4, r4, r3
 800805c:	f000 f8e8 	bl	8008230 <__malloc_lock>
 8008060:	4a1d      	ldr	r2, [pc, #116]	@ (80080d8 <_free_r+0x90>)
 8008062:	6813      	ldr	r3, [r2, #0]
 8008064:	b933      	cbnz	r3, 8008074 <_free_r+0x2c>
 8008066:	6063      	str	r3, [r4, #4]
 8008068:	6014      	str	r4, [r2, #0]
 800806a:	4628      	mov	r0, r5
 800806c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008070:	f000 b8e4 	b.w	800823c <__malloc_unlock>
 8008074:	42a3      	cmp	r3, r4
 8008076:	d908      	bls.n	800808a <_free_r+0x42>
 8008078:	6820      	ldr	r0, [r4, #0]
 800807a:	1821      	adds	r1, r4, r0
 800807c:	428b      	cmp	r3, r1
 800807e:	bf01      	itttt	eq
 8008080:	6819      	ldreq	r1, [r3, #0]
 8008082:	685b      	ldreq	r3, [r3, #4]
 8008084:	1809      	addeq	r1, r1, r0
 8008086:	6021      	streq	r1, [r4, #0]
 8008088:	e7ed      	b.n	8008066 <_free_r+0x1e>
 800808a:	461a      	mov	r2, r3
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	b10b      	cbz	r3, 8008094 <_free_r+0x4c>
 8008090:	42a3      	cmp	r3, r4
 8008092:	d9fa      	bls.n	800808a <_free_r+0x42>
 8008094:	6811      	ldr	r1, [r2, #0]
 8008096:	1850      	adds	r0, r2, r1
 8008098:	42a0      	cmp	r0, r4
 800809a:	d10b      	bne.n	80080b4 <_free_r+0x6c>
 800809c:	6820      	ldr	r0, [r4, #0]
 800809e:	4401      	add	r1, r0
 80080a0:	1850      	adds	r0, r2, r1
 80080a2:	4283      	cmp	r3, r0
 80080a4:	6011      	str	r1, [r2, #0]
 80080a6:	d1e0      	bne.n	800806a <_free_r+0x22>
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	6053      	str	r3, [r2, #4]
 80080ae:	4408      	add	r0, r1
 80080b0:	6010      	str	r0, [r2, #0]
 80080b2:	e7da      	b.n	800806a <_free_r+0x22>
 80080b4:	d902      	bls.n	80080bc <_free_r+0x74>
 80080b6:	230c      	movs	r3, #12
 80080b8:	602b      	str	r3, [r5, #0]
 80080ba:	e7d6      	b.n	800806a <_free_r+0x22>
 80080bc:	6820      	ldr	r0, [r4, #0]
 80080be:	1821      	adds	r1, r4, r0
 80080c0:	428b      	cmp	r3, r1
 80080c2:	bf04      	itt	eq
 80080c4:	6819      	ldreq	r1, [r3, #0]
 80080c6:	685b      	ldreq	r3, [r3, #4]
 80080c8:	6063      	str	r3, [r4, #4]
 80080ca:	bf04      	itt	eq
 80080cc:	1809      	addeq	r1, r1, r0
 80080ce:	6021      	streq	r1, [r4, #0]
 80080d0:	6054      	str	r4, [r2, #4]
 80080d2:	e7ca      	b.n	800806a <_free_r+0x22>
 80080d4:	bd38      	pop	{r3, r4, r5, pc}
 80080d6:	bf00      	nop
 80080d8:	20000520 	.word	0x20000520

080080dc <malloc>:
 80080dc:	4b02      	ldr	r3, [pc, #8]	@ (80080e8 <malloc+0xc>)
 80080de:	4601      	mov	r1, r0
 80080e0:	6818      	ldr	r0, [r3, #0]
 80080e2:	f000 b825 	b.w	8008130 <_malloc_r>
 80080e6:	bf00      	nop
 80080e8:	20000024 	.word	0x20000024

080080ec <sbrk_aligned>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	4e0f      	ldr	r6, [pc, #60]	@ (800812c <sbrk_aligned+0x40>)
 80080f0:	460c      	mov	r4, r1
 80080f2:	6831      	ldr	r1, [r6, #0]
 80080f4:	4605      	mov	r5, r0
 80080f6:	b911      	cbnz	r1, 80080fe <sbrk_aligned+0x12>
 80080f8:	f000 ff68 	bl	8008fcc <_sbrk_r>
 80080fc:	6030      	str	r0, [r6, #0]
 80080fe:	4621      	mov	r1, r4
 8008100:	4628      	mov	r0, r5
 8008102:	f000 ff63 	bl	8008fcc <_sbrk_r>
 8008106:	1c43      	adds	r3, r0, #1
 8008108:	d103      	bne.n	8008112 <sbrk_aligned+0x26>
 800810a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800810e:	4620      	mov	r0, r4
 8008110:	bd70      	pop	{r4, r5, r6, pc}
 8008112:	1cc4      	adds	r4, r0, #3
 8008114:	f024 0403 	bic.w	r4, r4, #3
 8008118:	42a0      	cmp	r0, r4
 800811a:	d0f8      	beq.n	800810e <sbrk_aligned+0x22>
 800811c:	1a21      	subs	r1, r4, r0
 800811e:	4628      	mov	r0, r5
 8008120:	f000 ff54 	bl	8008fcc <_sbrk_r>
 8008124:	3001      	adds	r0, #1
 8008126:	d1f2      	bne.n	800810e <sbrk_aligned+0x22>
 8008128:	e7ef      	b.n	800810a <sbrk_aligned+0x1e>
 800812a:	bf00      	nop
 800812c:	2000051c 	.word	0x2000051c

08008130 <_malloc_r>:
 8008130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008134:	1ccd      	adds	r5, r1, #3
 8008136:	f025 0503 	bic.w	r5, r5, #3
 800813a:	3508      	adds	r5, #8
 800813c:	2d0c      	cmp	r5, #12
 800813e:	bf38      	it	cc
 8008140:	250c      	movcc	r5, #12
 8008142:	2d00      	cmp	r5, #0
 8008144:	4606      	mov	r6, r0
 8008146:	db01      	blt.n	800814c <_malloc_r+0x1c>
 8008148:	42a9      	cmp	r1, r5
 800814a:	d904      	bls.n	8008156 <_malloc_r+0x26>
 800814c:	230c      	movs	r3, #12
 800814e:	6033      	str	r3, [r6, #0]
 8008150:	2000      	movs	r0, #0
 8008152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008156:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800822c <_malloc_r+0xfc>
 800815a:	f000 f869 	bl	8008230 <__malloc_lock>
 800815e:	f8d8 3000 	ldr.w	r3, [r8]
 8008162:	461c      	mov	r4, r3
 8008164:	bb44      	cbnz	r4, 80081b8 <_malloc_r+0x88>
 8008166:	4629      	mov	r1, r5
 8008168:	4630      	mov	r0, r6
 800816a:	f7ff ffbf 	bl	80080ec <sbrk_aligned>
 800816e:	1c43      	adds	r3, r0, #1
 8008170:	4604      	mov	r4, r0
 8008172:	d158      	bne.n	8008226 <_malloc_r+0xf6>
 8008174:	f8d8 4000 	ldr.w	r4, [r8]
 8008178:	4627      	mov	r7, r4
 800817a:	2f00      	cmp	r7, #0
 800817c:	d143      	bne.n	8008206 <_malloc_r+0xd6>
 800817e:	2c00      	cmp	r4, #0
 8008180:	d04b      	beq.n	800821a <_malloc_r+0xea>
 8008182:	6823      	ldr	r3, [r4, #0]
 8008184:	4639      	mov	r1, r7
 8008186:	4630      	mov	r0, r6
 8008188:	eb04 0903 	add.w	r9, r4, r3
 800818c:	f000 ff1e 	bl	8008fcc <_sbrk_r>
 8008190:	4581      	cmp	r9, r0
 8008192:	d142      	bne.n	800821a <_malloc_r+0xea>
 8008194:	6821      	ldr	r1, [r4, #0]
 8008196:	1a6d      	subs	r5, r5, r1
 8008198:	4629      	mov	r1, r5
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff ffa6 	bl	80080ec <sbrk_aligned>
 80081a0:	3001      	adds	r0, #1
 80081a2:	d03a      	beq.n	800821a <_malloc_r+0xea>
 80081a4:	6823      	ldr	r3, [r4, #0]
 80081a6:	442b      	add	r3, r5
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	f8d8 3000 	ldr.w	r3, [r8]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	bb62      	cbnz	r2, 800820c <_malloc_r+0xdc>
 80081b2:	f8c8 7000 	str.w	r7, [r8]
 80081b6:	e00f      	b.n	80081d8 <_malloc_r+0xa8>
 80081b8:	6822      	ldr	r2, [r4, #0]
 80081ba:	1b52      	subs	r2, r2, r5
 80081bc:	d420      	bmi.n	8008200 <_malloc_r+0xd0>
 80081be:	2a0b      	cmp	r2, #11
 80081c0:	d917      	bls.n	80081f2 <_malloc_r+0xc2>
 80081c2:	1961      	adds	r1, r4, r5
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	6025      	str	r5, [r4, #0]
 80081c8:	bf18      	it	ne
 80081ca:	6059      	strne	r1, [r3, #4]
 80081cc:	6863      	ldr	r3, [r4, #4]
 80081ce:	bf08      	it	eq
 80081d0:	f8c8 1000 	streq.w	r1, [r8]
 80081d4:	5162      	str	r2, [r4, r5]
 80081d6:	604b      	str	r3, [r1, #4]
 80081d8:	4630      	mov	r0, r6
 80081da:	f000 f82f 	bl	800823c <__malloc_unlock>
 80081de:	f104 000b 	add.w	r0, r4, #11
 80081e2:	1d23      	adds	r3, r4, #4
 80081e4:	f020 0007 	bic.w	r0, r0, #7
 80081e8:	1ac2      	subs	r2, r0, r3
 80081ea:	bf1c      	itt	ne
 80081ec:	1a1b      	subne	r3, r3, r0
 80081ee:	50a3      	strne	r3, [r4, r2]
 80081f0:	e7af      	b.n	8008152 <_malloc_r+0x22>
 80081f2:	6862      	ldr	r2, [r4, #4]
 80081f4:	42a3      	cmp	r3, r4
 80081f6:	bf0c      	ite	eq
 80081f8:	f8c8 2000 	streq.w	r2, [r8]
 80081fc:	605a      	strne	r2, [r3, #4]
 80081fe:	e7eb      	b.n	80081d8 <_malloc_r+0xa8>
 8008200:	4623      	mov	r3, r4
 8008202:	6864      	ldr	r4, [r4, #4]
 8008204:	e7ae      	b.n	8008164 <_malloc_r+0x34>
 8008206:	463c      	mov	r4, r7
 8008208:	687f      	ldr	r7, [r7, #4]
 800820a:	e7b6      	b.n	800817a <_malloc_r+0x4a>
 800820c:	461a      	mov	r2, r3
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	42a3      	cmp	r3, r4
 8008212:	d1fb      	bne.n	800820c <_malloc_r+0xdc>
 8008214:	2300      	movs	r3, #0
 8008216:	6053      	str	r3, [r2, #4]
 8008218:	e7de      	b.n	80081d8 <_malloc_r+0xa8>
 800821a:	230c      	movs	r3, #12
 800821c:	6033      	str	r3, [r6, #0]
 800821e:	4630      	mov	r0, r6
 8008220:	f000 f80c 	bl	800823c <__malloc_unlock>
 8008224:	e794      	b.n	8008150 <_malloc_r+0x20>
 8008226:	6005      	str	r5, [r0, #0]
 8008228:	e7d6      	b.n	80081d8 <_malloc_r+0xa8>
 800822a:	bf00      	nop
 800822c:	20000520 	.word	0x20000520

08008230 <__malloc_lock>:
 8008230:	4801      	ldr	r0, [pc, #4]	@ (8008238 <__malloc_lock+0x8>)
 8008232:	f7ff b8ac 	b.w	800738e <__retarget_lock_acquire_recursive>
 8008236:	bf00      	nop
 8008238:	20000518 	.word	0x20000518

0800823c <__malloc_unlock>:
 800823c:	4801      	ldr	r0, [pc, #4]	@ (8008244 <__malloc_unlock+0x8>)
 800823e:	f7ff b8a7 	b.w	8007390 <__retarget_lock_release_recursive>
 8008242:	bf00      	nop
 8008244:	20000518 	.word	0x20000518

08008248 <_Balloc>:
 8008248:	b570      	push	{r4, r5, r6, lr}
 800824a:	69c6      	ldr	r6, [r0, #28]
 800824c:	4604      	mov	r4, r0
 800824e:	460d      	mov	r5, r1
 8008250:	b976      	cbnz	r6, 8008270 <_Balloc+0x28>
 8008252:	2010      	movs	r0, #16
 8008254:	f7ff ff42 	bl	80080dc <malloc>
 8008258:	4602      	mov	r2, r0
 800825a:	61e0      	str	r0, [r4, #28]
 800825c:	b920      	cbnz	r0, 8008268 <_Balloc+0x20>
 800825e:	4b18      	ldr	r3, [pc, #96]	@ (80082c0 <_Balloc+0x78>)
 8008260:	4818      	ldr	r0, [pc, #96]	@ (80082c4 <_Balloc+0x7c>)
 8008262:	216b      	movs	r1, #107	@ 0x6b
 8008264:	f000 fed0 	bl	8009008 <__assert_func>
 8008268:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800826c:	6006      	str	r6, [r0, #0]
 800826e:	60c6      	str	r6, [r0, #12]
 8008270:	69e6      	ldr	r6, [r4, #28]
 8008272:	68f3      	ldr	r3, [r6, #12]
 8008274:	b183      	cbz	r3, 8008298 <_Balloc+0x50>
 8008276:	69e3      	ldr	r3, [r4, #28]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800827e:	b9b8      	cbnz	r0, 80082b0 <_Balloc+0x68>
 8008280:	2101      	movs	r1, #1
 8008282:	fa01 f605 	lsl.w	r6, r1, r5
 8008286:	1d72      	adds	r2, r6, #5
 8008288:	0092      	lsls	r2, r2, #2
 800828a:	4620      	mov	r0, r4
 800828c:	f000 feda 	bl	8009044 <_calloc_r>
 8008290:	b160      	cbz	r0, 80082ac <_Balloc+0x64>
 8008292:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008296:	e00e      	b.n	80082b6 <_Balloc+0x6e>
 8008298:	2221      	movs	r2, #33	@ 0x21
 800829a:	2104      	movs	r1, #4
 800829c:	4620      	mov	r0, r4
 800829e:	f000 fed1 	bl	8009044 <_calloc_r>
 80082a2:	69e3      	ldr	r3, [r4, #28]
 80082a4:	60f0      	str	r0, [r6, #12]
 80082a6:	68db      	ldr	r3, [r3, #12]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e4      	bne.n	8008276 <_Balloc+0x2e>
 80082ac:	2000      	movs	r0, #0
 80082ae:	bd70      	pop	{r4, r5, r6, pc}
 80082b0:	6802      	ldr	r2, [r0, #0]
 80082b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082b6:	2300      	movs	r3, #0
 80082b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082bc:	e7f7      	b.n	80082ae <_Balloc+0x66>
 80082be:	bf00      	nop
 80082c0:	0800a16d 	.word	0x0800a16d
 80082c4:	0800a1ed 	.word	0x0800a1ed

080082c8 <_Bfree>:
 80082c8:	b570      	push	{r4, r5, r6, lr}
 80082ca:	69c6      	ldr	r6, [r0, #28]
 80082cc:	4605      	mov	r5, r0
 80082ce:	460c      	mov	r4, r1
 80082d0:	b976      	cbnz	r6, 80082f0 <_Bfree+0x28>
 80082d2:	2010      	movs	r0, #16
 80082d4:	f7ff ff02 	bl	80080dc <malloc>
 80082d8:	4602      	mov	r2, r0
 80082da:	61e8      	str	r0, [r5, #28]
 80082dc:	b920      	cbnz	r0, 80082e8 <_Bfree+0x20>
 80082de:	4b09      	ldr	r3, [pc, #36]	@ (8008304 <_Bfree+0x3c>)
 80082e0:	4809      	ldr	r0, [pc, #36]	@ (8008308 <_Bfree+0x40>)
 80082e2:	218f      	movs	r1, #143	@ 0x8f
 80082e4:	f000 fe90 	bl	8009008 <__assert_func>
 80082e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082ec:	6006      	str	r6, [r0, #0]
 80082ee:	60c6      	str	r6, [r0, #12]
 80082f0:	b13c      	cbz	r4, 8008302 <_Bfree+0x3a>
 80082f2:	69eb      	ldr	r3, [r5, #28]
 80082f4:	6862      	ldr	r2, [r4, #4]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80082fc:	6021      	str	r1, [r4, #0]
 80082fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008302:	bd70      	pop	{r4, r5, r6, pc}
 8008304:	0800a16d 	.word	0x0800a16d
 8008308:	0800a1ed 	.word	0x0800a1ed

0800830c <__multadd>:
 800830c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008310:	690d      	ldr	r5, [r1, #16]
 8008312:	4607      	mov	r7, r0
 8008314:	460c      	mov	r4, r1
 8008316:	461e      	mov	r6, r3
 8008318:	f101 0c14 	add.w	ip, r1, #20
 800831c:	2000      	movs	r0, #0
 800831e:	f8dc 3000 	ldr.w	r3, [ip]
 8008322:	b299      	uxth	r1, r3
 8008324:	fb02 6101 	mla	r1, r2, r1, r6
 8008328:	0c1e      	lsrs	r6, r3, #16
 800832a:	0c0b      	lsrs	r3, r1, #16
 800832c:	fb02 3306 	mla	r3, r2, r6, r3
 8008330:	b289      	uxth	r1, r1
 8008332:	3001      	adds	r0, #1
 8008334:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008338:	4285      	cmp	r5, r0
 800833a:	f84c 1b04 	str.w	r1, [ip], #4
 800833e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008342:	dcec      	bgt.n	800831e <__multadd+0x12>
 8008344:	b30e      	cbz	r6, 800838a <__multadd+0x7e>
 8008346:	68a3      	ldr	r3, [r4, #8]
 8008348:	42ab      	cmp	r3, r5
 800834a:	dc19      	bgt.n	8008380 <__multadd+0x74>
 800834c:	6861      	ldr	r1, [r4, #4]
 800834e:	4638      	mov	r0, r7
 8008350:	3101      	adds	r1, #1
 8008352:	f7ff ff79 	bl	8008248 <_Balloc>
 8008356:	4680      	mov	r8, r0
 8008358:	b928      	cbnz	r0, 8008366 <__multadd+0x5a>
 800835a:	4602      	mov	r2, r0
 800835c:	4b0c      	ldr	r3, [pc, #48]	@ (8008390 <__multadd+0x84>)
 800835e:	480d      	ldr	r0, [pc, #52]	@ (8008394 <__multadd+0x88>)
 8008360:	21ba      	movs	r1, #186	@ 0xba
 8008362:	f000 fe51 	bl	8009008 <__assert_func>
 8008366:	6922      	ldr	r2, [r4, #16]
 8008368:	3202      	adds	r2, #2
 800836a:	f104 010c 	add.w	r1, r4, #12
 800836e:	0092      	lsls	r2, r2, #2
 8008370:	300c      	adds	r0, #12
 8008372:	f000 fe3b 	bl	8008fec <memcpy>
 8008376:	4621      	mov	r1, r4
 8008378:	4638      	mov	r0, r7
 800837a:	f7ff ffa5 	bl	80082c8 <_Bfree>
 800837e:	4644      	mov	r4, r8
 8008380:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008384:	3501      	adds	r5, #1
 8008386:	615e      	str	r6, [r3, #20]
 8008388:	6125      	str	r5, [r4, #16]
 800838a:	4620      	mov	r0, r4
 800838c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008390:	0800a1dc 	.word	0x0800a1dc
 8008394:	0800a1ed 	.word	0x0800a1ed

08008398 <__hi0bits>:
 8008398:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800839c:	4603      	mov	r3, r0
 800839e:	bf36      	itet	cc
 80083a0:	0403      	lslcc	r3, r0, #16
 80083a2:	2000      	movcs	r0, #0
 80083a4:	2010      	movcc	r0, #16
 80083a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083aa:	bf3c      	itt	cc
 80083ac:	021b      	lslcc	r3, r3, #8
 80083ae:	3008      	addcc	r0, #8
 80083b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083b4:	bf3c      	itt	cc
 80083b6:	011b      	lslcc	r3, r3, #4
 80083b8:	3004      	addcc	r0, #4
 80083ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083be:	bf3c      	itt	cc
 80083c0:	009b      	lslcc	r3, r3, #2
 80083c2:	3002      	addcc	r0, #2
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	db05      	blt.n	80083d4 <__hi0bits+0x3c>
 80083c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083cc:	f100 0001 	add.w	r0, r0, #1
 80083d0:	bf08      	it	eq
 80083d2:	2020      	moveq	r0, #32
 80083d4:	4770      	bx	lr

080083d6 <__lo0bits>:
 80083d6:	6803      	ldr	r3, [r0, #0]
 80083d8:	4602      	mov	r2, r0
 80083da:	f013 0007 	ands.w	r0, r3, #7
 80083de:	d00b      	beq.n	80083f8 <__lo0bits+0x22>
 80083e0:	07d9      	lsls	r1, r3, #31
 80083e2:	d421      	bmi.n	8008428 <__lo0bits+0x52>
 80083e4:	0798      	lsls	r0, r3, #30
 80083e6:	bf49      	itett	mi
 80083e8:	085b      	lsrmi	r3, r3, #1
 80083ea:	089b      	lsrpl	r3, r3, #2
 80083ec:	2001      	movmi	r0, #1
 80083ee:	6013      	strmi	r3, [r2, #0]
 80083f0:	bf5c      	itt	pl
 80083f2:	6013      	strpl	r3, [r2, #0]
 80083f4:	2002      	movpl	r0, #2
 80083f6:	4770      	bx	lr
 80083f8:	b299      	uxth	r1, r3
 80083fa:	b909      	cbnz	r1, 8008400 <__lo0bits+0x2a>
 80083fc:	0c1b      	lsrs	r3, r3, #16
 80083fe:	2010      	movs	r0, #16
 8008400:	b2d9      	uxtb	r1, r3
 8008402:	b909      	cbnz	r1, 8008408 <__lo0bits+0x32>
 8008404:	3008      	adds	r0, #8
 8008406:	0a1b      	lsrs	r3, r3, #8
 8008408:	0719      	lsls	r1, r3, #28
 800840a:	bf04      	itt	eq
 800840c:	091b      	lsreq	r3, r3, #4
 800840e:	3004      	addeq	r0, #4
 8008410:	0799      	lsls	r1, r3, #30
 8008412:	bf04      	itt	eq
 8008414:	089b      	lsreq	r3, r3, #2
 8008416:	3002      	addeq	r0, #2
 8008418:	07d9      	lsls	r1, r3, #31
 800841a:	d403      	bmi.n	8008424 <__lo0bits+0x4e>
 800841c:	085b      	lsrs	r3, r3, #1
 800841e:	f100 0001 	add.w	r0, r0, #1
 8008422:	d003      	beq.n	800842c <__lo0bits+0x56>
 8008424:	6013      	str	r3, [r2, #0]
 8008426:	4770      	bx	lr
 8008428:	2000      	movs	r0, #0
 800842a:	4770      	bx	lr
 800842c:	2020      	movs	r0, #32
 800842e:	4770      	bx	lr

08008430 <__i2b>:
 8008430:	b510      	push	{r4, lr}
 8008432:	460c      	mov	r4, r1
 8008434:	2101      	movs	r1, #1
 8008436:	f7ff ff07 	bl	8008248 <_Balloc>
 800843a:	4602      	mov	r2, r0
 800843c:	b928      	cbnz	r0, 800844a <__i2b+0x1a>
 800843e:	4b05      	ldr	r3, [pc, #20]	@ (8008454 <__i2b+0x24>)
 8008440:	4805      	ldr	r0, [pc, #20]	@ (8008458 <__i2b+0x28>)
 8008442:	f240 1145 	movw	r1, #325	@ 0x145
 8008446:	f000 fddf 	bl	8009008 <__assert_func>
 800844a:	2301      	movs	r3, #1
 800844c:	6144      	str	r4, [r0, #20]
 800844e:	6103      	str	r3, [r0, #16]
 8008450:	bd10      	pop	{r4, pc}
 8008452:	bf00      	nop
 8008454:	0800a1dc 	.word	0x0800a1dc
 8008458:	0800a1ed 	.word	0x0800a1ed

0800845c <__multiply>:
 800845c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008460:	4617      	mov	r7, r2
 8008462:	690a      	ldr	r2, [r1, #16]
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	429a      	cmp	r2, r3
 8008468:	bfa8      	it	ge
 800846a:	463b      	movge	r3, r7
 800846c:	4689      	mov	r9, r1
 800846e:	bfa4      	itt	ge
 8008470:	460f      	movge	r7, r1
 8008472:	4699      	movge	r9, r3
 8008474:	693d      	ldr	r5, [r7, #16]
 8008476:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	6879      	ldr	r1, [r7, #4]
 800847e:	eb05 060a 	add.w	r6, r5, sl
 8008482:	42b3      	cmp	r3, r6
 8008484:	b085      	sub	sp, #20
 8008486:	bfb8      	it	lt
 8008488:	3101      	addlt	r1, #1
 800848a:	f7ff fedd 	bl	8008248 <_Balloc>
 800848e:	b930      	cbnz	r0, 800849e <__multiply+0x42>
 8008490:	4602      	mov	r2, r0
 8008492:	4b41      	ldr	r3, [pc, #260]	@ (8008598 <__multiply+0x13c>)
 8008494:	4841      	ldr	r0, [pc, #260]	@ (800859c <__multiply+0x140>)
 8008496:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800849a:	f000 fdb5 	bl	8009008 <__assert_func>
 800849e:	f100 0414 	add.w	r4, r0, #20
 80084a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80084a6:	4623      	mov	r3, r4
 80084a8:	2200      	movs	r2, #0
 80084aa:	4573      	cmp	r3, lr
 80084ac:	d320      	bcc.n	80084f0 <__multiply+0x94>
 80084ae:	f107 0814 	add.w	r8, r7, #20
 80084b2:	f109 0114 	add.w	r1, r9, #20
 80084b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80084ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80084be:	9302      	str	r3, [sp, #8]
 80084c0:	1beb      	subs	r3, r5, r7
 80084c2:	3b15      	subs	r3, #21
 80084c4:	f023 0303 	bic.w	r3, r3, #3
 80084c8:	3304      	adds	r3, #4
 80084ca:	3715      	adds	r7, #21
 80084cc:	42bd      	cmp	r5, r7
 80084ce:	bf38      	it	cc
 80084d0:	2304      	movcc	r3, #4
 80084d2:	9301      	str	r3, [sp, #4]
 80084d4:	9b02      	ldr	r3, [sp, #8]
 80084d6:	9103      	str	r1, [sp, #12]
 80084d8:	428b      	cmp	r3, r1
 80084da:	d80c      	bhi.n	80084f6 <__multiply+0x9a>
 80084dc:	2e00      	cmp	r6, #0
 80084de:	dd03      	ble.n	80084e8 <__multiply+0x8c>
 80084e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d055      	beq.n	8008594 <__multiply+0x138>
 80084e8:	6106      	str	r6, [r0, #16]
 80084ea:	b005      	add	sp, #20
 80084ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f0:	f843 2b04 	str.w	r2, [r3], #4
 80084f4:	e7d9      	b.n	80084aa <__multiply+0x4e>
 80084f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80084fa:	f1ba 0f00 	cmp.w	sl, #0
 80084fe:	d01f      	beq.n	8008540 <__multiply+0xe4>
 8008500:	46c4      	mov	ip, r8
 8008502:	46a1      	mov	r9, r4
 8008504:	2700      	movs	r7, #0
 8008506:	f85c 2b04 	ldr.w	r2, [ip], #4
 800850a:	f8d9 3000 	ldr.w	r3, [r9]
 800850e:	fa1f fb82 	uxth.w	fp, r2
 8008512:	b29b      	uxth	r3, r3
 8008514:	fb0a 330b 	mla	r3, sl, fp, r3
 8008518:	443b      	add	r3, r7
 800851a:	f8d9 7000 	ldr.w	r7, [r9]
 800851e:	0c12      	lsrs	r2, r2, #16
 8008520:	0c3f      	lsrs	r7, r7, #16
 8008522:	fb0a 7202 	mla	r2, sl, r2, r7
 8008526:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800852a:	b29b      	uxth	r3, r3
 800852c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008530:	4565      	cmp	r5, ip
 8008532:	f849 3b04 	str.w	r3, [r9], #4
 8008536:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800853a:	d8e4      	bhi.n	8008506 <__multiply+0xaa>
 800853c:	9b01      	ldr	r3, [sp, #4]
 800853e:	50e7      	str	r7, [r4, r3]
 8008540:	9b03      	ldr	r3, [sp, #12]
 8008542:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008546:	3104      	adds	r1, #4
 8008548:	f1b9 0f00 	cmp.w	r9, #0
 800854c:	d020      	beq.n	8008590 <__multiply+0x134>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	4647      	mov	r7, r8
 8008552:	46a4      	mov	ip, r4
 8008554:	f04f 0a00 	mov.w	sl, #0
 8008558:	f8b7 b000 	ldrh.w	fp, [r7]
 800855c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008560:	fb09 220b 	mla	r2, r9, fp, r2
 8008564:	4452      	add	r2, sl
 8008566:	b29b      	uxth	r3, r3
 8008568:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800856c:	f84c 3b04 	str.w	r3, [ip], #4
 8008570:	f857 3b04 	ldr.w	r3, [r7], #4
 8008574:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008578:	f8bc 3000 	ldrh.w	r3, [ip]
 800857c:	fb09 330a 	mla	r3, r9, sl, r3
 8008580:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008584:	42bd      	cmp	r5, r7
 8008586:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800858a:	d8e5      	bhi.n	8008558 <__multiply+0xfc>
 800858c:	9a01      	ldr	r2, [sp, #4]
 800858e:	50a3      	str	r3, [r4, r2]
 8008590:	3404      	adds	r4, #4
 8008592:	e79f      	b.n	80084d4 <__multiply+0x78>
 8008594:	3e01      	subs	r6, #1
 8008596:	e7a1      	b.n	80084dc <__multiply+0x80>
 8008598:	0800a1dc 	.word	0x0800a1dc
 800859c:	0800a1ed 	.word	0x0800a1ed

080085a0 <__pow5mult>:
 80085a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085a4:	4615      	mov	r5, r2
 80085a6:	f012 0203 	ands.w	r2, r2, #3
 80085aa:	4607      	mov	r7, r0
 80085ac:	460e      	mov	r6, r1
 80085ae:	d007      	beq.n	80085c0 <__pow5mult+0x20>
 80085b0:	4c25      	ldr	r4, [pc, #148]	@ (8008648 <__pow5mult+0xa8>)
 80085b2:	3a01      	subs	r2, #1
 80085b4:	2300      	movs	r3, #0
 80085b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085ba:	f7ff fea7 	bl	800830c <__multadd>
 80085be:	4606      	mov	r6, r0
 80085c0:	10ad      	asrs	r5, r5, #2
 80085c2:	d03d      	beq.n	8008640 <__pow5mult+0xa0>
 80085c4:	69fc      	ldr	r4, [r7, #28]
 80085c6:	b97c      	cbnz	r4, 80085e8 <__pow5mult+0x48>
 80085c8:	2010      	movs	r0, #16
 80085ca:	f7ff fd87 	bl	80080dc <malloc>
 80085ce:	4602      	mov	r2, r0
 80085d0:	61f8      	str	r0, [r7, #28]
 80085d2:	b928      	cbnz	r0, 80085e0 <__pow5mult+0x40>
 80085d4:	4b1d      	ldr	r3, [pc, #116]	@ (800864c <__pow5mult+0xac>)
 80085d6:	481e      	ldr	r0, [pc, #120]	@ (8008650 <__pow5mult+0xb0>)
 80085d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80085dc:	f000 fd14 	bl	8009008 <__assert_func>
 80085e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085e4:	6004      	str	r4, [r0, #0]
 80085e6:	60c4      	str	r4, [r0, #12]
 80085e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80085ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085f0:	b94c      	cbnz	r4, 8008606 <__pow5mult+0x66>
 80085f2:	f240 2171 	movw	r1, #625	@ 0x271
 80085f6:	4638      	mov	r0, r7
 80085f8:	f7ff ff1a 	bl	8008430 <__i2b>
 80085fc:	2300      	movs	r3, #0
 80085fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008602:	4604      	mov	r4, r0
 8008604:	6003      	str	r3, [r0, #0]
 8008606:	f04f 0900 	mov.w	r9, #0
 800860a:	07eb      	lsls	r3, r5, #31
 800860c:	d50a      	bpl.n	8008624 <__pow5mult+0x84>
 800860e:	4631      	mov	r1, r6
 8008610:	4622      	mov	r2, r4
 8008612:	4638      	mov	r0, r7
 8008614:	f7ff ff22 	bl	800845c <__multiply>
 8008618:	4631      	mov	r1, r6
 800861a:	4680      	mov	r8, r0
 800861c:	4638      	mov	r0, r7
 800861e:	f7ff fe53 	bl	80082c8 <_Bfree>
 8008622:	4646      	mov	r6, r8
 8008624:	106d      	asrs	r5, r5, #1
 8008626:	d00b      	beq.n	8008640 <__pow5mult+0xa0>
 8008628:	6820      	ldr	r0, [r4, #0]
 800862a:	b938      	cbnz	r0, 800863c <__pow5mult+0x9c>
 800862c:	4622      	mov	r2, r4
 800862e:	4621      	mov	r1, r4
 8008630:	4638      	mov	r0, r7
 8008632:	f7ff ff13 	bl	800845c <__multiply>
 8008636:	6020      	str	r0, [r4, #0]
 8008638:	f8c0 9000 	str.w	r9, [r0]
 800863c:	4604      	mov	r4, r0
 800863e:	e7e4      	b.n	800860a <__pow5mult+0x6a>
 8008640:	4630      	mov	r0, r6
 8008642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008646:	bf00      	nop
 8008648:	0800a2a0 	.word	0x0800a2a0
 800864c:	0800a16d 	.word	0x0800a16d
 8008650:	0800a1ed 	.word	0x0800a1ed

08008654 <__lshift>:
 8008654:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008658:	460c      	mov	r4, r1
 800865a:	6849      	ldr	r1, [r1, #4]
 800865c:	6923      	ldr	r3, [r4, #16]
 800865e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008662:	68a3      	ldr	r3, [r4, #8]
 8008664:	4607      	mov	r7, r0
 8008666:	4691      	mov	r9, r2
 8008668:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800866c:	f108 0601 	add.w	r6, r8, #1
 8008670:	42b3      	cmp	r3, r6
 8008672:	db0b      	blt.n	800868c <__lshift+0x38>
 8008674:	4638      	mov	r0, r7
 8008676:	f7ff fde7 	bl	8008248 <_Balloc>
 800867a:	4605      	mov	r5, r0
 800867c:	b948      	cbnz	r0, 8008692 <__lshift+0x3e>
 800867e:	4602      	mov	r2, r0
 8008680:	4b28      	ldr	r3, [pc, #160]	@ (8008724 <__lshift+0xd0>)
 8008682:	4829      	ldr	r0, [pc, #164]	@ (8008728 <__lshift+0xd4>)
 8008684:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008688:	f000 fcbe 	bl	8009008 <__assert_func>
 800868c:	3101      	adds	r1, #1
 800868e:	005b      	lsls	r3, r3, #1
 8008690:	e7ee      	b.n	8008670 <__lshift+0x1c>
 8008692:	2300      	movs	r3, #0
 8008694:	f100 0114 	add.w	r1, r0, #20
 8008698:	f100 0210 	add.w	r2, r0, #16
 800869c:	4618      	mov	r0, r3
 800869e:	4553      	cmp	r3, sl
 80086a0:	db33      	blt.n	800870a <__lshift+0xb6>
 80086a2:	6920      	ldr	r0, [r4, #16]
 80086a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086a8:	f104 0314 	add.w	r3, r4, #20
 80086ac:	f019 091f 	ands.w	r9, r9, #31
 80086b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086b8:	d02b      	beq.n	8008712 <__lshift+0xbe>
 80086ba:	f1c9 0e20 	rsb	lr, r9, #32
 80086be:	468a      	mov	sl, r1
 80086c0:	2200      	movs	r2, #0
 80086c2:	6818      	ldr	r0, [r3, #0]
 80086c4:	fa00 f009 	lsl.w	r0, r0, r9
 80086c8:	4310      	orrs	r0, r2
 80086ca:	f84a 0b04 	str.w	r0, [sl], #4
 80086ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80086d2:	459c      	cmp	ip, r3
 80086d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086d8:	d8f3      	bhi.n	80086c2 <__lshift+0x6e>
 80086da:	ebac 0304 	sub.w	r3, ip, r4
 80086de:	3b15      	subs	r3, #21
 80086e0:	f023 0303 	bic.w	r3, r3, #3
 80086e4:	3304      	adds	r3, #4
 80086e6:	f104 0015 	add.w	r0, r4, #21
 80086ea:	4560      	cmp	r0, ip
 80086ec:	bf88      	it	hi
 80086ee:	2304      	movhi	r3, #4
 80086f0:	50ca      	str	r2, [r1, r3]
 80086f2:	b10a      	cbz	r2, 80086f8 <__lshift+0xa4>
 80086f4:	f108 0602 	add.w	r6, r8, #2
 80086f8:	3e01      	subs	r6, #1
 80086fa:	4638      	mov	r0, r7
 80086fc:	612e      	str	r6, [r5, #16]
 80086fe:	4621      	mov	r1, r4
 8008700:	f7ff fde2 	bl	80082c8 <_Bfree>
 8008704:	4628      	mov	r0, r5
 8008706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800870a:	f842 0f04 	str.w	r0, [r2, #4]!
 800870e:	3301      	adds	r3, #1
 8008710:	e7c5      	b.n	800869e <__lshift+0x4a>
 8008712:	3904      	subs	r1, #4
 8008714:	f853 2b04 	ldr.w	r2, [r3], #4
 8008718:	f841 2f04 	str.w	r2, [r1, #4]!
 800871c:	459c      	cmp	ip, r3
 800871e:	d8f9      	bhi.n	8008714 <__lshift+0xc0>
 8008720:	e7ea      	b.n	80086f8 <__lshift+0xa4>
 8008722:	bf00      	nop
 8008724:	0800a1dc 	.word	0x0800a1dc
 8008728:	0800a1ed 	.word	0x0800a1ed

0800872c <__mcmp>:
 800872c:	690a      	ldr	r2, [r1, #16]
 800872e:	4603      	mov	r3, r0
 8008730:	6900      	ldr	r0, [r0, #16]
 8008732:	1a80      	subs	r0, r0, r2
 8008734:	b530      	push	{r4, r5, lr}
 8008736:	d10e      	bne.n	8008756 <__mcmp+0x2a>
 8008738:	3314      	adds	r3, #20
 800873a:	3114      	adds	r1, #20
 800873c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008740:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008744:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008748:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800874c:	4295      	cmp	r5, r2
 800874e:	d003      	beq.n	8008758 <__mcmp+0x2c>
 8008750:	d205      	bcs.n	800875e <__mcmp+0x32>
 8008752:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008756:	bd30      	pop	{r4, r5, pc}
 8008758:	42a3      	cmp	r3, r4
 800875a:	d3f3      	bcc.n	8008744 <__mcmp+0x18>
 800875c:	e7fb      	b.n	8008756 <__mcmp+0x2a>
 800875e:	2001      	movs	r0, #1
 8008760:	e7f9      	b.n	8008756 <__mcmp+0x2a>
	...

08008764 <__mdiff>:
 8008764:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008768:	4689      	mov	r9, r1
 800876a:	4606      	mov	r6, r0
 800876c:	4611      	mov	r1, r2
 800876e:	4648      	mov	r0, r9
 8008770:	4614      	mov	r4, r2
 8008772:	f7ff ffdb 	bl	800872c <__mcmp>
 8008776:	1e05      	subs	r5, r0, #0
 8008778:	d112      	bne.n	80087a0 <__mdiff+0x3c>
 800877a:	4629      	mov	r1, r5
 800877c:	4630      	mov	r0, r6
 800877e:	f7ff fd63 	bl	8008248 <_Balloc>
 8008782:	4602      	mov	r2, r0
 8008784:	b928      	cbnz	r0, 8008792 <__mdiff+0x2e>
 8008786:	4b3f      	ldr	r3, [pc, #252]	@ (8008884 <__mdiff+0x120>)
 8008788:	f240 2137 	movw	r1, #567	@ 0x237
 800878c:	483e      	ldr	r0, [pc, #248]	@ (8008888 <__mdiff+0x124>)
 800878e:	f000 fc3b 	bl	8009008 <__assert_func>
 8008792:	2301      	movs	r3, #1
 8008794:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008798:	4610      	mov	r0, r2
 800879a:	b003      	add	sp, #12
 800879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a0:	bfbc      	itt	lt
 80087a2:	464b      	movlt	r3, r9
 80087a4:	46a1      	movlt	r9, r4
 80087a6:	4630      	mov	r0, r6
 80087a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80087ac:	bfba      	itte	lt
 80087ae:	461c      	movlt	r4, r3
 80087b0:	2501      	movlt	r5, #1
 80087b2:	2500      	movge	r5, #0
 80087b4:	f7ff fd48 	bl	8008248 <_Balloc>
 80087b8:	4602      	mov	r2, r0
 80087ba:	b918      	cbnz	r0, 80087c4 <__mdiff+0x60>
 80087bc:	4b31      	ldr	r3, [pc, #196]	@ (8008884 <__mdiff+0x120>)
 80087be:	f240 2145 	movw	r1, #581	@ 0x245
 80087c2:	e7e3      	b.n	800878c <__mdiff+0x28>
 80087c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087c8:	6926      	ldr	r6, [r4, #16]
 80087ca:	60c5      	str	r5, [r0, #12]
 80087cc:	f109 0310 	add.w	r3, r9, #16
 80087d0:	f109 0514 	add.w	r5, r9, #20
 80087d4:	f104 0e14 	add.w	lr, r4, #20
 80087d8:	f100 0b14 	add.w	fp, r0, #20
 80087dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80087e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80087e4:	9301      	str	r3, [sp, #4]
 80087e6:	46d9      	mov	r9, fp
 80087e8:	f04f 0c00 	mov.w	ip, #0
 80087ec:	9b01      	ldr	r3, [sp, #4]
 80087ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80087f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80087f6:	9301      	str	r3, [sp, #4]
 80087f8:	fa1f f38a 	uxth.w	r3, sl
 80087fc:	4619      	mov	r1, r3
 80087fe:	b283      	uxth	r3, r0
 8008800:	1acb      	subs	r3, r1, r3
 8008802:	0c00      	lsrs	r0, r0, #16
 8008804:	4463      	add	r3, ip
 8008806:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800880a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800880e:	b29b      	uxth	r3, r3
 8008810:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008814:	4576      	cmp	r6, lr
 8008816:	f849 3b04 	str.w	r3, [r9], #4
 800881a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800881e:	d8e5      	bhi.n	80087ec <__mdiff+0x88>
 8008820:	1b33      	subs	r3, r6, r4
 8008822:	3b15      	subs	r3, #21
 8008824:	f023 0303 	bic.w	r3, r3, #3
 8008828:	3415      	adds	r4, #21
 800882a:	3304      	adds	r3, #4
 800882c:	42a6      	cmp	r6, r4
 800882e:	bf38      	it	cc
 8008830:	2304      	movcc	r3, #4
 8008832:	441d      	add	r5, r3
 8008834:	445b      	add	r3, fp
 8008836:	461e      	mov	r6, r3
 8008838:	462c      	mov	r4, r5
 800883a:	4544      	cmp	r4, r8
 800883c:	d30e      	bcc.n	800885c <__mdiff+0xf8>
 800883e:	f108 0103 	add.w	r1, r8, #3
 8008842:	1b49      	subs	r1, r1, r5
 8008844:	f021 0103 	bic.w	r1, r1, #3
 8008848:	3d03      	subs	r5, #3
 800884a:	45a8      	cmp	r8, r5
 800884c:	bf38      	it	cc
 800884e:	2100      	movcc	r1, #0
 8008850:	440b      	add	r3, r1
 8008852:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008856:	b191      	cbz	r1, 800887e <__mdiff+0x11a>
 8008858:	6117      	str	r7, [r2, #16]
 800885a:	e79d      	b.n	8008798 <__mdiff+0x34>
 800885c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008860:	46e6      	mov	lr, ip
 8008862:	0c08      	lsrs	r0, r1, #16
 8008864:	fa1c fc81 	uxtah	ip, ip, r1
 8008868:	4471      	add	r1, lr
 800886a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800886e:	b289      	uxth	r1, r1
 8008870:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008874:	f846 1b04 	str.w	r1, [r6], #4
 8008878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800887c:	e7dd      	b.n	800883a <__mdiff+0xd6>
 800887e:	3f01      	subs	r7, #1
 8008880:	e7e7      	b.n	8008852 <__mdiff+0xee>
 8008882:	bf00      	nop
 8008884:	0800a1dc 	.word	0x0800a1dc
 8008888:	0800a1ed 	.word	0x0800a1ed

0800888c <__d2b>:
 800888c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008890:	460f      	mov	r7, r1
 8008892:	2101      	movs	r1, #1
 8008894:	ec59 8b10 	vmov	r8, r9, d0
 8008898:	4616      	mov	r6, r2
 800889a:	f7ff fcd5 	bl	8008248 <_Balloc>
 800889e:	4604      	mov	r4, r0
 80088a0:	b930      	cbnz	r0, 80088b0 <__d2b+0x24>
 80088a2:	4602      	mov	r2, r0
 80088a4:	4b23      	ldr	r3, [pc, #140]	@ (8008934 <__d2b+0xa8>)
 80088a6:	4824      	ldr	r0, [pc, #144]	@ (8008938 <__d2b+0xac>)
 80088a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80088ac:	f000 fbac 	bl	8009008 <__assert_func>
 80088b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088b8:	b10d      	cbz	r5, 80088be <__d2b+0x32>
 80088ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088be:	9301      	str	r3, [sp, #4]
 80088c0:	f1b8 0300 	subs.w	r3, r8, #0
 80088c4:	d023      	beq.n	800890e <__d2b+0x82>
 80088c6:	4668      	mov	r0, sp
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	f7ff fd84 	bl	80083d6 <__lo0bits>
 80088ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088d2:	b1d0      	cbz	r0, 800890a <__d2b+0x7e>
 80088d4:	f1c0 0320 	rsb	r3, r0, #32
 80088d8:	fa02 f303 	lsl.w	r3, r2, r3
 80088dc:	430b      	orrs	r3, r1
 80088de:	40c2      	lsrs	r2, r0
 80088e0:	6163      	str	r3, [r4, #20]
 80088e2:	9201      	str	r2, [sp, #4]
 80088e4:	9b01      	ldr	r3, [sp, #4]
 80088e6:	61a3      	str	r3, [r4, #24]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	bf0c      	ite	eq
 80088ec:	2201      	moveq	r2, #1
 80088ee:	2202      	movne	r2, #2
 80088f0:	6122      	str	r2, [r4, #16]
 80088f2:	b1a5      	cbz	r5, 800891e <__d2b+0x92>
 80088f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80088f8:	4405      	add	r5, r0
 80088fa:	603d      	str	r5, [r7, #0]
 80088fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008900:	6030      	str	r0, [r6, #0]
 8008902:	4620      	mov	r0, r4
 8008904:	b003      	add	sp, #12
 8008906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800890a:	6161      	str	r1, [r4, #20]
 800890c:	e7ea      	b.n	80088e4 <__d2b+0x58>
 800890e:	a801      	add	r0, sp, #4
 8008910:	f7ff fd61 	bl	80083d6 <__lo0bits>
 8008914:	9b01      	ldr	r3, [sp, #4]
 8008916:	6163      	str	r3, [r4, #20]
 8008918:	3020      	adds	r0, #32
 800891a:	2201      	movs	r2, #1
 800891c:	e7e8      	b.n	80088f0 <__d2b+0x64>
 800891e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008922:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008926:	6038      	str	r0, [r7, #0]
 8008928:	6918      	ldr	r0, [r3, #16]
 800892a:	f7ff fd35 	bl	8008398 <__hi0bits>
 800892e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008932:	e7e5      	b.n	8008900 <__d2b+0x74>
 8008934:	0800a1dc 	.word	0x0800a1dc
 8008938:	0800a1ed 	.word	0x0800a1ed

0800893c <__ssputs_r>:
 800893c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008940:	688e      	ldr	r6, [r1, #8]
 8008942:	461f      	mov	r7, r3
 8008944:	42be      	cmp	r6, r7
 8008946:	680b      	ldr	r3, [r1, #0]
 8008948:	4682      	mov	sl, r0
 800894a:	460c      	mov	r4, r1
 800894c:	4690      	mov	r8, r2
 800894e:	d82d      	bhi.n	80089ac <__ssputs_r+0x70>
 8008950:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008954:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008958:	d026      	beq.n	80089a8 <__ssputs_r+0x6c>
 800895a:	6965      	ldr	r5, [r4, #20]
 800895c:	6909      	ldr	r1, [r1, #16]
 800895e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008962:	eba3 0901 	sub.w	r9, r3, r1
 8008966:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800896a:	1c7b      	adds	r3, r7, #1
 800896c:	444b      	add	r3, r9
 800896e:	106d      	asrs	r5, r5, #1
 8008970:	429d      	cmp	r5, r3
 8008972:	bf38      	it	cc
 8008974:	461d      	movcc	r5, r3
 8008976:	0553      	lsls	r3, r2, #21
 8008978:	d527      	bpl.n	80089ca <__ssputs_r+0x8e>
 800897a:	4629      	mov	r1, r5
 800897c:	f7ff fbd8 	bl	8008130 <_malloc_r>
 8008980:	4606      	mov	r6, r0
 8008982:	b360      	cbz	r0, 80089de <__ssputs_r+0xa2>
 8008984:	6921      	ldr	r1, [r4, #16]
 8008986:	464a      	mov	r2, r9
 8008988:	f000 fb30 	bl	8008fec <memcpy>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008996:	81a3      	strh	r3, [r4, #12]
 8008998:	6126      	str	r6, [r4, #16]
 800899a:	6165      	str	r5, [r4, #20]
 800899c:	444e      	add	r6, r9
 800899e:	eba5 0509 	sub.w	r5, r5, r9
 80089a2:	6026      	str	r6, [r4, #0]
 80089a4:	60a5      	str	r5, [r4, #8]
 80089a6:	463e      	mov	r6, r7
 80089a8:	42be      	cmp	r6, r7
 80089aa:	d900      	bls.n	80089ae <__ssputs_r+0x72>
 80089ac:	463e      	mov	r6, r7
 80089ae:	6820      	ldr	r0, [r4, #0]
 80089b0:	4632      	mov	r2, r6
 80089b2:	4641      	mov	r1, r8
 80089b4:	f000 faf0 	bl	8008f98 <memmove>
 80089b8:	68a3      	ldr	r3, [r4, #8]
 80089ba:	1b9b      	subs	r3, r3, r6
 80089bc:	60a3      	str	r3, [r4, #8]
 80089be:	6823      	ldr	r3, [r4, #0]
 80089c0:	4433      	add	r3, r6
 80089c2:	6023      	str	r3, [r4, #0]
 80089c4:	2000      	movs	r0, #0
 80089c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ca:	462a      	mov	r2, r5
 80089cc:	f000 fb60 	bl	8009090 <_realloc_r>
 80089d0:	4606      	mov	r6, r0
 80089d2:	2800      	cmp	r0, #0
 80089d4:	d1e0      	bne.n	8008998 <__ssputs_r+0x5c>
 80089d6:	6921      	ldr	r1, [r4, #16]
 80089d8:	4650      	mov	r0, sl
 80089da:	f7ff fb35 	bl	8008048 <_free_r>
 80089de:	230c      	movs	r3, #12
 80089e0:	f8ca 3000 	str.w	r3, [sl]
 80089e4:	89a3      	ldrh	r3, [r4, #12]
 80089e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089f0:	e7e9      	b.n	80089c6 <__ssputs_r+0x8a>
	...

080089f4 <_svfiprintf_r>:
 80089f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f8:	4698      	mov	r8, r3
 80089fa:	898b      	ldrh	r3, [r1, #12]
 80089fc:	061b      	lsls	r3, r3, #24
 80089fe:	b09d      	sub	sp, #116	@ 0x74
 8008a00:	4607      	mov	r7, r0
 8008a02:	460d      	mov	r5, r1
 8008a04:	4614      	mov	r4, r2
 8008a06:	d510      	bpl.n	8008a2a <_svfiprintf_r+0x36>
 8008a08:	690b      	ldr	r3, [r1, #16]
 8008a0a:	b973      	cbnz	r3, 8008a2a <_svfiprintf_r+0x36>
 8008a0c:	2140      	movs	r1, #64	@ 0x40
 8008a0e:	f7ff fb8f 	bl	8008130 <_malloc_r>
 8008a12:	6028      	str	r0, [r5, #0]
 8008a14:	6128      	str	r0, [r5, #16]
 8008a16:	b930      	cbnz	r0, 8008a26 <_svfiprintf_r+0x32>
 8008a18:	230c      	movs	r3, #12
 8008a1a:	603b      	str	r3, [r7, #0]
 8008a1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a20:	b01d      	add	sp, #116	@ 0x74
 8008a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a26:	2340      	movs	r3, #64	@ 0x40
 8008a28:	616b      	str	r3, [r5, #20]
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a2e:	2320      	movs	r3, #32
 8008a30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a38:	2330      	movs	r3, #48	@ 0x30
 8008a3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008bd8 <_svfiprintf_r+0x1e4>
 8008a3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a42:	f04f 0901 	mov.w	r9, #1
 8008a46:	4623      	mov	r3, r4
 8008a48:	469a      	mov	sl, r3
 8008a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a4e:	b10a      	cbz	r2, 8008a54 <_svfiprintf_r+0x60>
 8008a50:	2a25      	cmp	r2, #37	@ 0x25
 8008a52:	d1f9      	bne.n	8008a48 <_svfiprintf_r+0x54>
 8008a54:	ebba 0b04 	subs.w	fp, sl, r4
 8008a58:	d00b      	beq.n	8008a72 <_svfiprintf_r+0x7e>
 8008a5a:	465b      	mov	r3, fp
 8008a5c:	4622      	mov	r2, r4
 8008a5e:	4629      	mov	r1, r5
 8008a60:	4638      	mov	r0, r7
 8008a62:	f7ff ff6b 	bl	800893c <__ssputs_r>
 8008a66:	3001      	adds	r0, #1
 8008a68:	f000 80a7 	beq.w	8008bba <_svfiprintf_r+0x1c6>
 8008a6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a6e:	445a      	add	r2, fp
 8008a70:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a72:	f89a 3000 	ldrb.w	r3, [sl]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	f000 809f 	beq.w	8008bba <_svfiprintf_r+0x1c6>
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a86:	f10a 0a01 	add.w	sl, sl, #1
 8008a8a:	9304      	str	r3, [sp, #16]
 8008a8c:	9307      	str	r3, [sp, #28]
 8008a8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a92:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a94:	4654      	mov	r4, sl
 8008a96:	2205      	movs	r2, #5
 8008a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a9c:	484e      	ldr	r0, [pc, #312]	@ (8008bd8 <_svfiprintf_r+0x1e4>)
 8008a9e:	f7f7 fb9f 	bl	80001e0 <memchr>
 8008aa2:	9a04      	ldr	r2, [sp, #16]
 8008aa4:	b9d8      	cbnz	r0, 8008ade <_svfiprintf_r+0xea>
 8008aa6:	06d0      	lsls	r0, r2, #27
 8008aa8:	bf44      	itt	mi
 8008aaa:	2320      	movmi	r3, #32
 8008aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ab0:	0711      	lsls	r1, r2, #28
 8008ab2:	bf44      	itt	mi
 8008ab4:	232b      	movmi	r3, #43	@ 0x2b
 8008ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aba:	f89a 3000 	ldrb.w	r3, [sl]
 8008abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ac0:	d015      	beq.n	8008aee <_svfiprintf_r+0xfa>
 8008ac2:	9a07      	ldr	r2, [sp, #28]
 8008ac4:	4654      	mov	r4, sl
 8008ac6:	2000      	movs	r0, #0
 8008ac8:	f04f 0c0a 	mov.w	ip, #10
 8008acc:	4621      	mov	r1, r4
 8008ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ad2:	3b30      	subs	r3, #48	@ 0x30
 8008ad4:	2b09      	cmp	r3, #9
 8008ad6:	d94b      	bls.n	8008b70 <_svfiprintf_r+0x17c>
 8008ad8:	b1b0      	cbz	r0, 8008b08 <_svfiprintf_r+0x114>
 8008ada:	9207      	str	r2, [sp, #28]
 8008adc:	e014      	b.n	8008b08 <_svfiprintf_r+0x114>
 8008ade:	eba0 0308 	sub.w	r3, r0, r8
 8008ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	9304      	str	r3, [sp, #16]
 8008aea:	46a2      	mov	sl, r4
 8008aec:	e7d2      	b.n	8008a94 <_svfiprintf_r+0xa0>
 8008aee:	9b03      	ldr	r3, [sp, #12]
 8008af0:	1d19      	adds	r1, r3, #4
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	9103      	str	r1, [sp, #12]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	bfbb      	ittet	lt
 8008afa:	425b      	neglt	r3, r3
 8008afc:	f042 0202 	orrlt.w	r2, r2, #2
 8008b00:	9307      	strge	r3, [sp, #28]
 8008b02:	9307      	strlt	r3, [sp, #28]
 8008b04:	bfb8      	it	lt
 8008b06:	9204      	strlt	r2, [sp, #16]
 8008b08:	7823      	ldrb	r3, [r4, #0]
 8008b0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b0c:	d10a      	bne.n	8008b24 <_svfiprintf_r+0x130>
 8008b0e:	7863      	ldrb	r3, [r4, #1]
 8008b10:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b12:	d132      	bne.n	8008b7a <_svfiprintf_r+0x186>
 8008b14:	9b03      	ldr	r3, [sp, #12]
 8008b16:	1d1a      	adds	r2, r3, #4
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	9203      	str	r2, [sp, #12]
 8008b1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b20:	3402      	adds	r4, #2
 8008b22:	9305      	str	r3, [sp, #20]
 8008b24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008be8 <_svfiprintf_r+0x1f4>
 8008b28:	7821      	ldrb	r1, [r4, #0]
 8008b2a:	2203      	movs	r2, #3
 8008b2c:	4650      	mov	r0, sl
 8008b2e:	f7f7 fb57 	bl	80001e0 <memchr>
 8008b32:	b138      	cbz	r0, 8008b44 <_svfiprintf_r+0x150>
 8008b34:	9b04      	ldr	r3, [sp, #16]
 8008b36:	eba0 000a 	sub.w	r0, r0, sl
 8008b3a:	2240      	movs	r2, #64	@ 0x40
 8008b3c:	4082      	lsls	r2, r0
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	3401      	adds	r4, #1
 8008b42:	9304      	str	r3, [sp, #16]
 8008b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b48:	4824      	ldr	r0, [pc, #144]	@ (8008bdc <_svfiprintf_r+0x1e8>)
 8008b4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b4e:	2206      	movs	r2, #6
 8008b50:	f7f7 fb46 	bl	80001e0 <memchr>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	d036      	beq.n	8008bc6 <_svfiprintf_r+0x1d2>
 8008b58:	4b21      	ldr	r3, [pc, #132]	@ (8008be0 <_svfiprintf_r+0x1ec>)
 8008b5a:	bb1b      	cbnz	r3, 8008ba4 <_svfiprintf_r+0x1b0>
 8008b5c:	9b03      	ldr	r3, [sp, #12]
 8008b5e:	3307      	adds	r3, #7
 8008b60:	f023 0307 	bic.w	r3, r3, #7
 8008b64:	3308      	adds	r3, #8
 8008b66:	9303      	str	r3, [sp, #12]
 8008b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b6a:	4433      	add	r3, r6
 8008b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b6e:	e76a      	b.n	8008a46 <_svfiprintf_r+0x52>
 8008b70:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b74:	460c      	mov	r4, r1
 8008b76:	2001      	movs	r0, #1
 8008b78:	e7a8      	b.n	8008acc <_svfiprintf_r+0xd8>
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	3401      	adds	r4, #1
 8008b7e:	9305      	str	r3, [sp, #20]
 8008b80:	4619      	mov	r1, r3
 8008b82:	f04f 0c0a 	mov.w	ip, #10
 8008b86:	4620      	mov	r0, r4
 8008b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b8c:	3a30      	subs	r2, #48	@ 0x30
 8008b8e:	2a09      	cmp	r2, #9
 8008b90:	d903      	bls.n	8008b9a <_svfiprintf_r+0x1a6>
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d0c6      	beq.n	8008b24 <_svfiprintf_r+0x130>
 8008b96:	9105      	str	r1, [sp, #20]
 8008b98:	e7c4      	b.n	8008b24 <_svfiprintf_r+0x130>
 8008b9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b9e:	4604      	mov	r4, r0
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e7f0      	b.n	8008b86 <_svfiprintf_r+0x192>
 8008ba4:	ab03      	add	r3, sp, #12
 8008ba6:	9300      	str	r3, [sp, #0]
 8008ba8:	462a      	mov	r2, r5
 8008baa:	4b0e      	ldr	r3, [pc, #56]	@ (8008be4 <_svfiprintf_r+0x1f0>)
 8008bac:	a904      	add	r1, sp, #16
 8008bae:	4638      	mov	r0, r7
 8008bb0:	f7fd fdc8 	bl	8006744 <_printf_float>
 8008bb4:	1c42      	adds	r2, r0, #1
 8008bb6:	4606      	mov	r6, r0
 8008bb8:	d1d6      	bne.n	8008b68 <_svfiprintf_r+0x174>
 8008bba:	89ab      	ldrh	r3, [r5, #12]
 8008bbc:	065b      	lsls	r3, r3, #25
 8008bbe:	f53f af2d 	bmi.w	8008a1c <_svfiprintf_r+0x28>
 8008bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bc4:	e72c      	b.n	8008a20 <_svfiprintf_r+0x2c>
 8008bc6:	ab03      	add	r3, sp, #12
 8008bc8:	9300      	str	r3, [sp, #0]
 8008bca:	462a      	mov	r2, r5
 8008bcc:	4b05      	ldr	r3, [pc, #20]	@ (8008be4 <_svfiprintf_r+0x1f0>)
 8008bce:	a904      	add	r1, sp, #16
 8008bd0:	4638      	mov	r0, r7
 8008bd2:	f7fe f84f 	bl	8006c74 <_printf_i>
 8008bd6:	e7ed      	b.n	8008bb4 <_svfiprintf_r+0x1c0>
 8008bd8:	0800a246 	.word	0x0800a246
 8008bdc:	0800a250 	.word	0x0800a250
 8008be0:	08006745 	.word	0x08006745
 8008be4:	0800893d 	.word	0x0800893d
 8008be8:	0800a24c 	.word	0x0800a24c

08008bec <__sfputc_r>:
 8008bec:	6893      	ldr	r3, [r2, #8]
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	b410      	push	{r4}
 8008bf4:	6093      	str	r3, [r2, #8]
 8008bf6:	da08      	bge.n	8008c0a <__sfputc_r+0x1e>
 8008bf8:	6994      	ldr	r4, [r2, #24]
 8008bfa:	42a3      	cmp	r3, r4
 8008bfc:	db01      	blt.n	8008c02 <__sfputc_r+0x16>
 8008bfe:	290a      	cmp	r1, #10
 8008c00:	d103      	bne.n	8008c0a <__sfputc_r+0x1e>
 8008c02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c06:	f000 b933 	b.w	8008e70 <__swbuf_r>
 8008c0a:	6813      	ldr	r3, [r2, #0]
 8008c0c:	1c58      	adds	r0, r3, #1
 8008c0e:	6010      	str	r0, [r2, #0]
 8008c10:	7019      	strb	r1, [r3, #0]
 8008c12:	4608      	mov	r0, r1
 8008c14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c18:	4770      	bx	lr

08008c1a <__sfputs_r>:
 8008c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	460f      	mov	r7, r1
 8008c20:	4614      	mov	r4, r2
 8008c22:	18d5      	adds	r5, r2, r3
 8008c24:	42ac      	cmp	r4, r5
 8008c26:	d101      	bne.n	8008c2c <__sfputs_r+0x12>
 8008c28:	2000      	movs	r0, #0
 8008c2a:	e007      	b.n	8008c3c <__sfputs_r+0x22>
 8008c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c30:	463a      	mov	r2, r7
 8008c32:	4630      	mov	r0, r6
 8008c34:	f7ff ffda 	bl	8008bec <__sfputc_r>
 8008c38:	1c43      	adds	r3, r0, #1
 8008c3a:	d1f3      	bne.n	8008c24 <__sfputs_r+0xa>
 8008c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c40 <_vfiprintf_r>:
 8008c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c44:	460d      	mov	r5, r1
 8008c46:	b09d      	sub	sp, #116	@ 0x74
 8008c48:	4614      	mov	r4, r2
 8008c4a:	4698      	mov	r8, r3
 8008c4c:	4606      	mov	r6, r0
 8008c4e:	b118      	cbz	r0, 8008c58 <_vfiprintf_r+0x18>
 8008c50:	6a03      	ldr	r3, [r0, #32]
 8008c52:	b90b      	cbnz	r3, 8008c58 <_vfiprintf_r+0x18>
 8008c54:	f7fe fa78 	bl	8007148 <__sinit>
 8008c58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c5a:	07d9      	lsls	r1, r3, #31
 8008c5c:	d405      	bmi.n	8008c6a <_vfiprintf_r+0x2a>
 8008c5e:	89ab      	ldrh	r3, [r5, #12]
 8008c60:	059a      	lsls	r2, r3, #22
 8008c62:	d402      	bmi.n	8008c6a <_vfiprintf_r+0x2a>
 8008c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c66:	f7fe fb92 	bl	800738e <__retarget_lock_acquire_recursive>
 8008c6a:	89ab      	ldrh	r3, [r5, #12]
 8008c6c:	071b      	lsls	r3, r3, #28
 8008c6e:	d501      	bpl.n	8008c74 <_vfiprintf_r+0x34>
 8008c70:	692b      	ldr	r3, [r5, #16]
 8008c72:	b99b      	cbnz	r3, 8008c9c <_vfiprintf_r+0x5c>
 8008c74:	4629      	mov	r1, r5
 8008c76:	4630      	mov	r0, r6
 8008c78:	f000 f938 	bl	8008eec <__swsetup_r>
 8008c7c:	b170      	cbz	r0, 8008c9c <_vfiprintf_r+0x5c>
 8008c7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c80:	07dc      	lsls	r4, r3, #31
 8008c82:	d504      	bpl.n	8008c8e <_vfiprintf_r+0x4e>
 8008c84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c88:	b01d      	add	sp, #116	@ 0x74
 8008c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c8e:	89ab      	ldrh	r3, [r5, #12]
 8008c90:	0598      	lsls	r0, r3, #22
 8008c92:	d4f7      	bmi.n	8008c84 <_vfiprintf_r+0x44>
 8008c94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c96:	f7fe fb7b 	bl	8007390 <__retarget_lock_release_recursive>
 8008c9a:	e7f3      	b.n	8008c84 <_vfiprintf_r+0x44>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ca0:	2320      	movs	r3, #32
 8008ca2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ca6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008caa:	2330      	movs	r3, #48	@ 0x30
 8008cac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e5c <_vfiprintf_r+0x21c>
 8008cb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cb4:	f04f 0901 	mov.w	r9, #1
 8008cb8:	4623      	mov	r3, r4
 8008cba:	469a      	mov	sl, r3
 8008cbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cc0:	b10a      	cbz	r2, 8008cc6 <_vfiprintf_r+0x86>
 8008cc2:	2a25      	cmp	r2, #37	@ 0x25
 8008cc4:	d1f9      	bne.n	8008cba <_vfiprintf_r+0x7a>
 8008cc6:	ebba 0b04 	subs.w	fp, sl, r4
 8008cca:	d00b      	beq.n	8008ce4 <_vfiprintf_r+0xa4>
 8008ccc:	465b      	mov	r3, fp
 8008cce:	4622      	mov	r2, r4
 8008cd0:	4629      	mov	r1, r5
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	f7ff ffa1 	bl	8008c1a <__sfputs_r>
 8008cd8:	3001      	adds	r0, #1
 8008cda:	f000 80a7 	beq.w	8008e2c <_vfiprintf_r+0x1ec>
 8008cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ce0:	445a      	add	r2, fp
 8008ce2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ce4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 809f 	beq.w	8008e2c <_vfiprintf_r+0x1ec>
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf8:	f10a 0a01 	add.w	sl, sl, #1
 8008cfc:	9304      	str	r3, [sp, #16]
 8008cfe:	9307      	str	r3, [sp, #28]
 8008d00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d04:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d06:	4654      	mov	r4, sl
 8008d08:	2205      	movs	r2, #5
 8008d0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d0e:	4853      	ldr	r0, [pc, #332]	@ (8008e5c <_vfiprintf_r+0x21c>)
 8008d10:	f7f7 fa66 	bl	80001e0 <memchr>
 8008d14:	9a04      	ldr	r2, [sp, #16]
 8008d16:	b9d8      	cbnz	r0, 8008d50 <_vfiprintf_r+0x110>
 8008d18:	06d1      	lsls	r1, r2, #27
 8008d1a:	bf44      	itt	mi
 8008d1c:	2320      	movmi	r3, #32
 8008d1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d22:	0713      	lsls	r3, r2, #28
 8008d24:	bf44      	itt	mi
 8008d26:	232b      	movmi	r3, #43	@ 0x2b
 8008d28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d32:	d015      	beq.n	8008d60 <_vfiprintf_r+0x120>
 8008d34:	9a07      	ldr	r2, [sp, #28]
 8008d36:	4654      	mov	r4, sl
 8008d38:	2000      	movs	r0, #0
 8008d3a:	f04f 0c0a 	mov.w	ip, #10
 8008d3e:	4621      	mov	r1, r4
 8008d40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d44:	3b30      	subs	r3, #48	@ 0x30
 8008d46:	2b09      	cmp	r3, #9
 8008d48:	d94b      	bls.n	8008de2 <_vfiprintf_r+0x1a2>
 8008d4a:	b1b0      	cbz	r0, 8008d7a <_vfiprintf_r+0x13a>
 8008d4c:	9207      	str	r2, [sp, #28]
 8008d4e:	e014      	b.n	8008d7a <_vfiprintf_r+0x13a>
 8008d50:	eba0 0308 	sub.w	r3, r0, r8
 8008d54:	fa09 f303 	lsl.w	r3, r9, r3
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	9304      	str	r3, [sp, #16]
 8008d5c:	46a2      	mov	sl, r4
 8008d5e:	e7d2      	b.n	8008d06 <_vfiprintf_r+0xc6>
 8008d60:	9b03      	ldr	r3, [sp, #12]
 8008d62:	1d19      	adds	r1, r3, #4
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	9103      	str	r1, [sp, #12]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	bfbb      	ittet	lt
 8008d6c:	425b      	neglt	r3, r3
 8008d6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d72:	9307      	strge	r3, [sp, #28]
 8008d74:	9307      	strlt	r3, [sp, #28]
 8008d76:	bfb8      	it	lt
 8008d78:	9204      	strlt	r2, [sp, #16]
 8008d7a:	7823      	ldrb	r3, [r4, #0]
 8008d7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d7e:	d10a      	bne.n	8008d96 <_vfiprintf_r+0x156>
 8008d80:	7863      	ldrb	r3, [r4, #1]
 8008d82:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d84:	d132      	bne.n	8008dec <_vfiprintf_r+0x1ac>
 8008d86:	9b03      	ldr	r3, [sp, #12]
 8008d88:	1d1a      	adds	r2, r3, #4
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	9203      	str	r2, [sp, #12]
 8008d8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d92:	3402      	adds	r4, #2
 8008d94:	9305      	str	r3, [sp, #20]
 8008d96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e6c <_vfiprintf_r+0x22c>
 8008d9a:	7821      	ldrb	r1, [r4, #0]
 8008d9c:	2203      	movs	r2, #3
 8008d9e:	4650      	mov	r0, sl
 8008da0:	f7f7 fa1e 	bl	80001e0 <memchr>
 8008da4:	b138      	cbz	r0, 8008db6 <_vfiprintf_r+0x176>
 8008da6:	9b04      	ldr	r3, [sp, #16]
 8008da8:	eba0 000a 	sub.w	r0, r0, sl
 8008dac:	2240      	movs	r2, #64	@ 0x40
 8008dae:	4082      	lsls	r2, r0
 8008db0:	4313      	orrs	r3, r2
 8008db2:	3401      	adds	r4, #1
 8008db4:	9304      	str	r3, [sp, #16]
 8008db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dba:	4829      	ldr	r0, [pc, #164]	@ (8008e60 <_vfiprintf_r+0x220>)
 8008dbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dc0:	2206      	movs	r2, #6
 8008dc2:	f7f7 fa0d 	bl	80001e0 <memchr>
 8008dc6:	2800      	cmp	r0, #0
 8008dc8:	d03f      	beq.n	8008e4a <_vfiprintf_r+0x20a>
 8008dca:	4b26      	ldr	r3, [pc, #152]	@ (8008e64 <_vfiprintf_r+0x224>)
 8008dcc:	bb1b      	cbnz	r3, 8008e16 <_vfiprintf_r+0x1d6>
 8008dce:	9b03      	ldr	r3, [sp, #12]
 8008dd0:	3307      	adds	r3, #7
 8008dd2:	f023 0307 	bic.w	r3, r3, #7
 8008dd6:	3308      	adds	r3, #8
 8008dd8:	9303      	str	r3, [sp, #12]
 8008dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ddc:	443b      	add	r3, r7
 8008dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8008de0:	e76a      	b.n	8008cb8 <_vfiprintf_r+0x78>
 8008de2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008de6:	460c      	mov	r4, r1
 8008de8:	2001      	movs	r0, #1
 8008dea:	e7a8      	b.n	8008d3e <_vfiprintf_r+0xfe>
 8008dec:	2300      	movs	r3, #0
 8008dee:	3401      	adds	r4, #1
 8008df0:	9305      	str	r3, [sp, #20]
 8008df2:	4619      	mov	r1, r3
 8008df4:	f04f 0c0a 	mov.w	ip, #10
 8008df8:	4620      	mov	r0, r4
 8008dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dfe:	3a30      	subs	r2, #48	@ 0x30
 8008e00:	2a09      	cmp	r2, #9
 8008e02:	d903      	bls.n	8008e0c <_vfiprintf_r+0x1cc>
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d0c6      	beq.n	8008d96 <_vfiprintf_r+0x156>
 8008e08:	9105      	str	r1, [sp, #20]
 8008e0a:	e7c4      	b.n	8008d96 <_vfiprintf_r+0x156>
 8008e0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e10:	4604      	mov	r4, r0
 8008e12:	2301      	movs	r3, #1
 8008e14:	e7f0      	b.n	8008df8 <_vfiprintf_r+0x1b8>
 8008e16:	ab03      	add	r3, sp, #12
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	462a      	mov	r2, r5
 8008e1c:	4b12      	ldr	r3, [pc, #72]	@ (8008e68 <_vfiprintf_r+0x228>)
 8008e1e:	a904      	add	r1, sp, #16
 8008e20:	4630      	mov	r0, r6
 8008e22:	f7fd fc8f 	bl	8006744 <_printf_float>
 8008e26:	4607      	mov	r7, r0
 8008e28:	1c78      	adds	r0, r7, #1
 8008e2a:	d1d6      	bne.n	8008dda <_vfiprintf_r+0x19a>
 8008e2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e2e:	07d9      	lsls	r1, r3, #31
 8008e30:	d405      	bmi.n	8008e3e <_vfiprintf_r+0x1fe>
 8008e32:	89ab      	ldrh	r3, [r5, #12]
 8008e34:	059a      	lsls	r2, r3, #22
 8008e36:	d402      	bmi.n	8008e3e <_vfiprintf_r+0x1fe>
 8008e38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e3a:	f7fe faa9 	bl	8007390 <__retarget_lock_release_recursive>
 8008e3e:	89ab      	ldrh	r3, [r5, #12]
 8008e40:	065b      	lsls	r3, r3, #25
 8008e42:	f53f af1f 	bmi.w	8008c84 <_vfiprintf_r+0x44>
 8008e46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e48:	e71e      	b.n	8008c88 <_vfiprintf_r+0x48>
 8008e4a:	ab03      	add	r3, sp, #12
 8008e4c:	9300      	str	r3, [sp, #0]
 8008e4e:	462a      	mov	r2, r5
 8008e50:	4b05      	ldr	r3, [pc, #20]	@ (8008e68 <_vfiprintf_r+0x228>)
 8008e52:	a904      	add	r1, sp, #16
 8008e54:	4630      	mov	r0, r6
 8008e56:	f7fd ff0d 	bl	8006c74 <_printf_i>
 8008e5a:	e7e4      	b.n	8008e26 <_vfiprintf_r+0x1e6>
 8008e5c:	0800a246 	.word	0x0800a246
 8008e60:	0800a250 	.word	0x0800a250
 8008e64:	08006745 	.word	0x08006745
 8008e68:	08008c1b 	.word	0x08008c1b
 8008e6c:	0800a24c 	.word	0x0800a24c

08008e70 <__swbuf_r>:
 8008e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e72:	460e      	mov	r6, r1
 8008e74:	4614      	mov	r4, r2
 8008e76:	4605      	mov	r5, r0
 8008e78:	b118      	cbz	r0, 8008e82 <__swbuf_r+0x12>
 8008e7a:	6a03      	ldr	r3, [r0, #32]
 8008e7c:	b90b      	cbnz	r3, 8008e82 <__swbuf_r+0x12>
 8008e7e:	f7fe f963 	bl	8007148 <__sinit>
 8008e82:	69a3      	ldr	r3, [r4, #24]
 8008e84:	60a3      	str	r3, [r4, #8]
 8008e86:	89a3      	ldrh	r3, [r4, #12]
 8008e88:	071a      	lsls	r2, r3, #28
 8008e8a:	d501      	bpl.n	8008e90 <__swbuf_r+0x20>
 8008e8c:	6923      	ldr	r3, [r4, #16]
 8008e8e:	b943      	cbnz	r3, 8008ea2 <__swbuf_r+0x32>
 8008e90:	4621      	mov	r1, r4
 8008e92:	4628      	mov	r0, r5
 8008e94:	f000 f82a 	bl	8008eec <__swsetup_r>
 8008e98:	b118      	cbz	r0, 8008ea2 <__swbuf_r+0x32>
 8008e9a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008e9e:	4638      	mov	r0, r7
 8008ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ea2:	6823      	ldr	r3, [r4, #0]
 8008ea4:	6922      	ldr	r2, [r4, #16]
 8008ea6:	1a98      	subs	r0, r3, r2
 8008ea8:	6963      	ldr	r3, [r4, #20]
 8008eaa:	b2f6      	uxtb	r6, r6
 8008eac:	4283      	cmp	r3, r0
 8008eae:	4637      	mov	r7, r6
 8008eb0:	dc05      	bgt.n	8008ebe <__swbuf_r+0x4e>
 8008eb2:	4621      	mov	r1, r4
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	f7fe f87f 	bl	8006fb8 <_fflush_r>
 8008eba:	2800      	cmp	r0, #0
 8008ebc:	d1ed      	bne.n	8008e9a <__swbuf_r+0x2a>
 8008ebe:	68a3      	ldr	r3, [r4, #8]
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	60a3      	str	r3, [r4, #8]
 8008ec4:	6823      	ldr	r3, [r4, #0]
 8008ec6:	1c5a      	adds	r2, r3, #1
 8008ec8:	6022      	str	r2, [r4, #0]
 8008eca:	701e      	strb	r6, [r3, #0]
 8008ecc:	6962      	ldr	r2, [r4, #20]
 8008ece:	1c43      	adds	r3, r0, #1
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d004      	beq.n	8008ede <__swbuf_r+0x6e>
 8008ed4:	89a3      	ldrh	r3, [r4, #12]
 8008ed6:	07db      	lsls	r3, r3, #31
 8008ed8:	d5e1      	bpl.n	8008e9e <__swbuf_r+0x2e>
 8008eda:	2e0a      	cmp	r6, #10
 8008edc:	d1df      	bne.n	8008e9e <__swbuf_r+0x2e>
 8008ede:	4621      	mov	r1, r4
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	f7fe f869 	bl	8006fb8 <_fflush_r>
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	d0d9      	beq.n	8008e9e <__swbuf_r+0x2e>
 8008eea:	e7d6      	b.n	8008e9a <__swbuf_r+0x2a>

08008eec <__swsetup_r>:
 8008eec:	b538      	push	{r3, r4, r5, lr}
 8008eee:	4b29      	ldr	r3, [pc, #164]	@ (8008f94 <__swsetup_r+0xa8>)
 8008ef0:	4605      	mov	r5, r0
 8008ef2:	6818      	ldr	r0, [r3, #0]
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	b118      	cbz	r0, 8008f00 <__swsetup_r+0x14>
 8008ef8:	6a03      	ldr	r3, [r0, #32]
 8008efa:	b90b      	cbnz	r3, 8008f00 <__swsetup_r+0x14>
 8008efc:	f7fe f924 	bl	8007148 <__sinit>
 8008f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f04:	0719      	lsls	r1, r3, #28
 8008f06:	d422      	bmi.n	8008f4e <__swsetup_r+0x62>
 8008f08:	06da      	lsls	r2, r3, #27
 8008f0a:	d407      	bmi.n	8008f1c <__swsetup_r+0x30>
 8008f0c:	2209      	movs	r2, #9
 8008f0e:	602a      	str	r2, [r5, #0]
 8008f10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f14:	81a3      	strh	r3, [r4, #12]
 8008f16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f1a:	e033      	b.n	8008f84 <__swsetup_r+0x98>
 8008f1c:	0758      	lsls	r0, r3, #29
 8008f1e:	d512      	bpl.n	8008f46 <__swsetup_r+0x5a>
 8008f20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f22:	b141      	cbz	r1, 8008f36 <__swsetup_r+0x4a>
 8008f24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f28:	4299      	cmp	r1, r3
 8008f2a:	d002      	beq.n	8008f32 <__swsetup_r+0x46>
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	f7ff f88b 	bl	8008048 <_free_r>
 8008f32:	2300      	movs	r3, #0
 8008f34:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f36:	89a3      	ldrh	r3, [r4, #12]
 8008f38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008f3c:	81a3      	strh	r3, [r4, #12]
 8008f3e:	2300      	movs	r3, #0
 8008f40:	6063      	str	r3, [r4, #4]
 8008f42:	6923      	ldr	r3, [r4, #16]
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	89a3      	ldrh	r3, [r4, #12]
 8008f48:	f043 0308 	orr.w	r3, r3, #8
 8008f4c:	81a3      	strh	r3, [r4, #12]
 8008f4e:	6923      	ldr	r3, [r4, #16]
 8008f50:	b94b      	cbnz	r3, 8008f66 <__swsetup_r+0x7a>
 8008f52:	89a3      	ldrh	r3, [r4, #12]
 8008f54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f5c:	d003      	beq.n	8008f66 <__swsetup_r+0x7a>
 8008f5e:	4621      	mov	r1, r4
 8008f60:	4628      	mov	r0, r5
 8008f62:	f000 f909 	bl	8009178 <__smakebuf_r>
 8008f66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f6a:	f013 0201 	ands.w	r2, r3, #1
 8008f6e:	d00a      	beq.n	8008f86 <__swsetup_r+0x9a>
 8008f70:	2200      	movs	r2, #0
 8008f72:	60a2      	str	r2, [r4, #8]
 8008f74:	6962      	ldr	r2, [r4, #20]
 8008f76:	4252      	negs	r2, r2
 8008f78:	61a2      	str	r2, [r4, #24]
 8008f7a:	6922      	ldr	r2, [r4, #16]
 8008f7c:	b942      	cbnz	r2, 8008f90 <__swsetup_r+0xa4>
 8008f7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f82:	d1c5      	bne.n	8008f10 <__swsetup_r+0x24>
 8008f84:	bd38      	pop	{r3, r4, r5, pc}
 8008f86:	0799      	lsls	r1, r3, #30
 8008f88:	bf58      	it	pl
 8008f8a:	6962      	ldrpl	r2, [r4, #20]
 8008f8c:	60a2      	str	r2, [r4, #8]
 8008f8e:	e7f4      	b.n	8008f7a <__swsetup_r+0x8e>
 8008f90:	2000      	movs	r0, #0
 8008f92:	e7f7      	b.n	8008f84 <__swsetup_r+0x98>
 8008f94:	20000024 	.word	0x20000024

08008f98 <memmove>:
 8008f98:	4288      	cmp	r0, r1
 8008f9a:	b510      	push	{r4, lr}
 8008f9c:	eb01 0402 	add.w	r4, r1, r2
 8008fa0:	d902      	bls.n	8008fa8 <memmove+0x10>
 8008fa2:	4284      	cmp	r4, r0
 8008fa4:	4623      	mov	r3, r4
 8008fa6:	d807      	bhi.n	8008fb8 <memmove+0x20>
 8008fa8:	1e43      	subs	r3, r0, #1
 8008faa:	42a1      	cmp	r1, r4
 8008fac:	d008      	beq.n	8008fc0 <memmove+0x28>
 8008fae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fb6:	e7f8      	b.n	8008faa <memmove+0x12>
 8008fb8:	4402      	add	r2, r0
 8008fba:	4601      	mov	r1, r0
 8008fbc:	428a      	cmp	r2, r1
 8008fbe:	d100      	bne.n	8008fc2 <memmove+0x2a>
 8008fc0:	bd10      	pop	{r4, pc}
 8008fc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fca:	e7f7      	b.n	8008fbc <memmove+0x24>

08008fcc <_sbrk_r>:
 8008fcc:	b538      	push	{r3, r4, r5, lr}
 8008fce:	4d06      	ldr	r5, [pc, #24]	@ (8008fe8 <_sbrk_r+0x1c>)
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	4604      	mov	r4, r0
 8008fd4:	4608      	mov	r0, r1
 8008fd6:	602b      	str	r3, [r5, #0]
 8008fd8:	f7f9 f8fc 	bl	80021d4 <_sbrk>
 8008fdc:	1c43      	adds	r3, r0, #1
 8008fde:	d102      	bne.n	8008fe6 <_sbrk_r+0x1a>
 8008fe0:	682b      	ldr	r3, [r5, #0]
 8008fe2:	b103      	cbz	r3, 8008fe6 <_sbrk_r+0x1a>
 8008fe4:	6023      	str	r3, [r4, #0]
 8008fe6:	bd38      	pop	{r3, r4, r5, pc}
 8008fe8:	20000514 	.word	0x20000514

08008fec <memcpy>:
 8008fec:	440a      	add	r2, r1
 8008fee:	4291      	cmp	r1, r2
 8008ff0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008ff4:	d100      	bne.n	8008ff8 <memcpy+0xc>
 8008ff6:	4770      	bx	lr
 8008ff8:	b510      	push	{r4, lr}
 8008ffa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ffe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009002:	4291      	cmp	r1, r2
 8009004:	d1f9      	bne.n	8008ffa <memcpy+0xe>
 8009006:	bd10      	pop	{r4, pc}

08009008 <__assert_func>:
 8009008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800900a:	4614      	mov	r4, r2
 800900c:	461a      	mov	r2, r3
 800900e:	4b09      	ldr	r3, [pc, #36]	@ (8009034 <__assert_func+0x2c>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4605      	mov	r5, r0
 8009014:	68d8      	ldr	r0, [r3, #12]
 8009016:	b14c      	cbz	r4, 800902c <__assert_func+0x24>
 8009018:	4b07      	ldr	r3, [pc, #28]	@ (8009038 <__assert_func+0x30>)
 800901a:	9100      	str	r1, [sp, #0]
 800901c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009020:	4906      	ldr	r1, [pc, #24]	@ (800903c <__assert_func+0x34>)
 8009022:	462b      	mov	r3, r5
 8009024:	f000 f870 	bl	8009108 <fiprintf>
 8009028:	f000 f904 	bl	8009234 <abort>
 800902c:	4b04      	ldr	r3, [pc, #16]	@ (8009040 <__assert_func+0x38>)
 800902e:	461c      	mov	r4, r3
 8009030:	e7f3      	b.n	800901a <__assert_func+0x12>
 8009032:	bf00      	nop
 8009034:	20000024 	.word	0x20000024
 8009038:	0800a261 	.word	0x0800a261
 800903c:	0800a26e 	.word	0x0800a26e
 8009040:	0800a29c 	.word	0x0800a29c

08009044 <_calloc_r>:
 8009044:	b570      	push	{r4, r5, r6, lr}
 8009046:	fba1 5402 	umull	r5, r4, r1, r2
 800904a:	b934      	cbnz	r4, 800905a <_calloc_r+0x16>
 800904c:	4629      	mov	r1, r5
 800904e:	f7ff f86f 	bl	8008130 <_malloc_r>
 8009052:	4606      	mov	r6, r0
 8009054:	b928      	cbnz	r0, 8009062 <_calloc_r+0x1e>
 8009056:	4630      	mov	r0, r6
 8009058:	bd70      	pop	{r4, r5, r6, pc}
 800905a:	220c      	movs	r2, #12
 800905c:	6002      	str	r2, [r0, #0]
 800905e:	2600      	movs	r6, #0
 8009060:	e7f9      	b.n	8009056 <_calloc_r+0x12>
 8009062:	462a      	mov	r2, r5
 8009064:	4621      	mov	r1, r4
 8009066:	f7fe f915 	bl	8007294 <memset>
 800906a:	e7f4      	b.n	8009056 <_calloc_r+0x12>

0800906c <__ascii_mbtowc>:
 800906c:	b082      	sub	sp, #8
 800906e:	b901      	cbnz	r1, 8009072 <__ascii_mbtowc+0x6>
 8009070:	a901      	add	r1, sp, #4
 8009072:	b142      	cbz	r2, 8009086 <__ascii_mbtowc+0x1a>
 8009074:	b14b      	cbz	r3, 800908a <__ascii_mbtowc+0x1e>
 8009076:	7813      	ldrb	r3, [r2, #0]
 8009078:	600b      	str	r3, [r1, #0]
 800907a:	7812      	ldrb	r2, [r2, #0]
 800907c:	1e10      	subs	r0, r2, #0
 800907e:	bf18      	it	ne
 8009080:	2001      	movne	r0, #1
 8009082:	b002      	add	sp, #8
 8009084:	4770      	bx	lr
 8009086:	4610      	mov	r0, r2
 8009088:	e7fb      	b.n	8009082 <__ascii_mbtowc+0x16>
 800908a:	f06f 0001 	mvn.w	r0, #1
 800908e:	e7f8      	b.n	8009082 <__ascii_mbtowc+0x16>

08009090 <_realloc_r>:
 8009090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009094:	4607      	mov	r7, r0
 8009096:	4614      	mov	r4, r2
 8009098:	460d      	mov	r5, r1
 800909a:	b921      	cbnz	r1, 80090a6 <_realloc_r+0x16>
 800909c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090a0:	4611      	mov	r1, r2
 80090a2:	f7ff b845 	b.w	8008130 <_malloc_r>
 80090a6:	b92a      	cbnz	r2, 80090b4 <_realloc_r+0x24>
 80090a8:	f7fe ffce 	bl	8008048 <_free_r>
 80090ac:	4625      	mov	r5, r4
 80090ae:	4628      	mov	r0, r5
 80090b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090b4:	f000 f8c5 	bl	8009242 <_malloc_usable_size_r>
 80090b8:	4284      	cmp	r4, r0
 80090ba:	4606      	mov	r6, r0
 80090bc:	d802      	bhi.n	80090c4 <_realloc_r+0x34>
 80090be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80090c2:	d8f4      	bhi.n	80090ae <_realloc_r+0x1e>
 80090c4:	4621      	mov	r1, r4
 80090c6:	4638      	mov	r0, r7
 80090c8:	f7ff f832 	bl	8008130 <_malloc_r>
 80090cc:	4680      	mov	r8, r0
 80090ce:	b908      	cbnz	r0, 80090d4 <_realloc_r+0x44>
 80090d0:	4645      	mov	r5, r8
 80090d2:	e7ec      	b.n	80090ae <_realloc_r+0x1e>
 80090d4:	42b4      	cmp	r4, r6
 80090d6:	4622      	mov	r2, r4
 80090d8:	4629      	mov	r1, r5
 80090da:	bf28      	it	cs
 80090dc:	4632      	movcs	r2, r6
 80090de:	f7ff ff85 	bl	8008fec <memcpy>
 80090e2:	4629      	mov	r1, r5
 80090e4:	4638      	mov	r0, r7
 80090e6:	f7fe ffaf 	bl	8008048 <_free_r>
 80090ea:	e7f1      	b.n	80090d0 <_realloc_r+0x40>

080090ec <__ascii_wctomb>:
 80090ec:	4603      	mov	r3, r0
 80090ee:	4608      	mov	r0, r1
 80090f0:	b141      	cbz	r1, 8009104 <__ascii_wctomb+0x18>
 80090f2:	2aff      	cmp	r2, #255	@ 0xff
 80090f4:	d904      	bls.n	8009100 <__ascii_wctomb+0x14>
 80090f6:	228a      	movs	r2, #138	@ 0x8a
 80090f8:	601a      	str	r2, [r3, #0]
 80090fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090fe:	4770      	bx	lr
 8009100:	700a      	strb	r2, [r1, #0]
 8009102:	2001      	movs	r0, #1
 8009104:	4770      	bx	lr
	...

08009108 <fiprintf>:
 8009108:	b40e      	push	{r1, r2, r3}
 800910a:	b503      	push	{r0, r1, lr}
 800910c:	4601      	mov	r1, r0
 800910e:	ab03      	add	r3, sp, #12
 8009110:	4805      	ldr	r0, [pc, #20]	@ (8009128 <fiprintf+0x20>)
 8009112:	f853 2b04 	ldr.w	r2, [r3], #4
 8009116:	6800      	ldr	r0, [r0, #0]
 8009118:	9301      	str	r3, [sp, #4]
 800911a:	f7ff fd91 	bl	8008c40 <_vfiprintf_r>
 800911e:	b002      	add	sp, #8
 8009120:	f85d eb04 	ldr.w	lr, [sp], #4
 8009124:	b003      	add	sp, #12
 8009126:	4770      	bx	lr
 8009128:	20000024 	.word	0x20000024

0800912c <__swhatbuf_r>:
 800912c:	b570      	push	{r4, r5, r6, lr}
 800912e:	460c      	mov	r4, r1
 8009130:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009134:	2900      	cmp	r1, #0
 8009136:	b096      	sub	sp, #88	@ 0x58
 8009138:	4615      	mov	r5, r2
 800913a:	461e      	mov	r6, r3
 800913c:	da0d      	bge.n	800915a <__swhatbuf_r+0x2e>
 800913e:	89a3      	ldrh	r3, [r4, #12]
 8009140:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009144:	f04f 0100 	mov.w	r1, #0
 8009148:	bf14      	ite	ne
 800914a:	2340      	movne	r3, #64	@ 0x40
 800914c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009150:	2000      	movs	r0, #0
 8009152:	6031      	str	r1, [r6, #0]
 8009154:	602b      	str	r3, [r5, #0]
 8009156:	b016      	add	sp, #88	@ 0x58
 8009158:	bd70      	pop	{r4, r5, r6, pc}
 800915a:	466a      	mov	r2, sp
 800915c:	f000 f848 	bl	80091f0 <_fstat_r>
 8009160:	2800      	cmp	r0, #0
 8009162:	dbec      	blt.n	800913e <__swhatbuf_r+0x12>
 8009164:	9901      	ldr	r1, [sp, #4]
 8009166:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800916a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800916e:	4259      	negs	r1, r3
 8009170:	4159      	adcs	r1, r3
 8009172:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009176:	e7eb      	b.n	8009150 <__swhatbuf_r+0x24>

08009178 <__smakebuf_r>:
 8009178:	898b      	ldrh	r3, [r1, #12]
 800917a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800917c:	079d      	lsls	r5, r3, #30
 800917e:	4606      	mov	r6, r0
 8009180:	460c      	mov	r4, r1
 8009182:	d507      	bpl.n	8009194 <__smakebuf_r+0x1c>
 8009184:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	6123      	str	r3, [r4, #16]
 800918c:	2301      	movs	r3, #1
 800918e:	6163      	str	r3, [r4, #20]
 8009190:	b003      	add	sp, #12
 8009192:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009194:	ab01      	add	r3, sp, #4
 8009196:	466a      	mov	r2, sp
 8009198:	f7ff ffc8 	bl	800912c <__swhatbuf_r>
 800919c:	9f00      	ldr	r7, [sp, #0]
 800919e:	4605      	mov	r5, r0
 80091a0:	4639      	mov	r1, r7
 80091a2:	4630      	mov	r0, r6
 80091a4:	f7fe ffc4 	bl	8008130 <_malloc_r>
 80091a8:	b948      	cbnz	r0, 80091be <__smakebuf_r+0x46>
 80091aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ae:	059a      	lsls	r2, r3, #22
 80091b0:	d4ee      	bmi.n	8009190 <__smakebuf_r+0x18>
 80091b2:	f023 0303 	bic.w	r3, r3, #3
 80091b6:	f043 0302 	orr.w	r3, r3, #2
 80091ba:	81a3      	strh	r3, [r4, #12]
 80091bc:	e7e2      	b.n	8009184 <__smakebuf_r+0xc>
 80091be:	89a3      	ldrh	r3, [r4, #12]
 80091c0:	6020      	str	r0, [r4, #0]
 80091c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091c6:	81a3      	strh	r3, [r4, #12]
 80091c8:	9b01      	ldr	r3, [sp, #4]
 80091ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80091ce:	b15b      	cbz	r3, 80091e8 <__smakebuf_r+0x70>
 80091d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091d4:	4630      	mov	r0, r6
 80091d6:	f000 f81d 	bl	8009214 <_isatty_r>
 80091da:	b128      	cbz	r0, 80091e8 <__smakebuf_r+0x70>
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	f023 0303 	bic.w	r3, r3, #3
 80091e2:	f043 0301 	orr.w	r3, r3, #1
 80091e6:	81a3      	strh	r3, [r4, #12]
 80091e8:	89a3      	ldrh	r3, [r4, #12]
 80091ea:	431d      	orrs	r5, r3
 80091ec:	81a5      	strh	r5, [r4, #12]
 80091ee:	e7cf      	b.n	8009190 <__smakebuf_r+0x18>

080091f0 <_fstat_r>:
 80091f0:	b538      	push	{r3, r4, r5, lr}
 80091f2:	4d07      	ldr	r5, [pc, #28]	@ (8009210 <_fstat_r+0x20>)
 80091f4:	2300      	movs	r3, #0
 80091f6:	4604      	mov	r4, r0
 80091f8:	4608      	mov	r0, r1
 80091fa:	4611      	mov	r1, r2
 80091fc:	602b      	str	r3, [r5, #0]
 80091fe:	f7f8 ffc1 	bl	8002184 <_fstat>
 8009202:	1c43      	adds	r3, r0, #1
 8009204:	d102      	bne.n	800920c <_fstat_r+0x1c>
 8009206:	682b      	ldr	r3, [r5, #0]
 8009208:	b103      	cbz	r3, 800920c <_fstat_r+0x1c>
 800920a:	6023      	str	r3, [r4, #0]
 800920c:	bd38      	pop	{r3, r4, r5, pc}
 800920e:	bf00      	nop
 8009210:	20000514 	.word	0x20000514

08009214 <_isatty_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4d06      	ldr	r5, [pc, #24]	@ (8009230 <_isatty_r+0x1c>)
 8009218:	2300      	movs	r3, #0
 800921a:	4604      	mov	r4, r0
 800921c:	4608      	mov	r0, r1
 800921e:	602b      	str	r3, [r5, #0]
 8009220:	f7f8 ffc0 	bl	80021a4 <_isatty>
 8009224:	1c43      	adds	r3, r0, #1
 8009226:	d102      	bne.n	800922e <_isatty_r+0x1a>
 8009228:	682b      	ldr	r3, [r5, #0]
 800922a:	b103      	cbz	r3, 800922e <_isatty_r+0x1a>
 800922c:	6023      	str	r3, [r4, #0]
 800922e:	bd38      	pop	{r3, r4, r5, pc}
 8009230:	20000514 	.word	0x20000514

08009234 <abort>:
 8009234:	b508      	push	{r3, lr}
 8009236:	2006      	movs	r0, #6
 8009238:	f000 f834 	bl	80092a4 <raise>
 800923c:	2001      	movs	r0, #1
 800923e:	f7f8 ff6d 	bl	800211c <_exit>

08009242 <_malloc_usable_size_r>:
 8009242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009246:	1f18      	subs	r0, r3, #4
 8009248:	2b00      	cmp	r3, #0
 800924a:	bfbc      	itt	lt
 800924c:	580b      	ldrlt	r3, [r1, r0]
 800924e:	18c0      	addlt	r0, r0, r3
 8009250:	4770      	bx	lr

08009252 <_raise_r>:
 8009252:	291f      	cmp	r1, #31
 8009254:	b538      	push	{r3, r4, r5, lr}
 8009256:	4605      	mov	r5, r0
 8009258:	460c      	mov	r4, r1
 800925a:	d904      	bls.n	8009266 <_raise_r+0x14>
 800925c:	2316      	movs	r3, #22
 800925e:	6003      	str	r3, [r0, #0]
 8009260:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009264:	bd38      	pop	{r3, r4, r5, pc}
 8009266:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009268:	b112      	cbz	r2, 8009270 <_raise_r+0x1e>
 800926a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800926e:	b94b      	cbnz	r3, 8009284 <_raise_r+0x32>
 8009270:	4628      	mov	r0, r5
 8009272:	f000 f831 	bl	80092d8 <_getpid_r>
 8009276:	4622      	mov	r2, r4
 8009278:	4601      	mov	r1, r0
 800927a:	4628      	mov	r0, r5
 800927c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009280:	f000 b818 	b.w	80092b4 <_kill_r>
 8009284:	2b01      	cmp	r3, #1
 8009286:	d00a      	beq.n	800929e <_raise_r+0x4c>
 8009288:	1c59      	adds	r1, r3, #1
 800928a:	d103      	bne.n	8009294 <_raise_r+0x42>
 800928c:	2316      	movs	r3, #22
 800928e:	6003      	str	r3, [r0, #0]
 8009290:	2001      	movs	r0, #1
 8009292:	e7e7      	b.n	8009264 <_raise_r+0x12>
 8009294:	2100      	movs	r1, #0
 8009296:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800929a:	4620      	mov	r0, r4
 800929c:	4798      	blx	r3
 800929e:	2000      	movs	r0, #0
 80092a0:	e7e0      	b.n	8009264 <_raise_r+0x12>
	...

080092a4 <raise>:
 80092a4:	4b02      	ldr	r3, [pc, #8]	@ (80092b0 <raise+0xc>)
 80092a6:	4601      	mov	r1, r0
 80092a8:	6818      	ldr	r0, [r3, #0]
 80092aa:	f7ff bfd2 	b.w	8009252 <_raise_r>
 80092ae:	bf00      	nop
 80092b0:	20000024 	.word	0x20000024

080092b4 <_kill_r>:
 80092b4:	b538      	push	{r3, r4, r5, lr}
 80092b6:	4d07      	ldr	r5, [pc, #28]	@ (80092d4 <_kill_r+0x20>)
 80092b8:	2300      	movs	r3, #0
 80092ba:	4604      	mov	r4, r0
 80092bc:	4608      	mov	r0, r1
 80092be:	4611      	mov	r1, r2
 80092c0:	602b      	str	r3, [r5, #0]
 80092c2:	f7f8 ff1b 	bl	80020fc <_kill>
 80092c6:	1c43      	adds	r3, r0, #1
 80092c8:	d102      	bne.n	80092d0 <_kill_r+0x1c>
 80092ca:	682b      	ldr	r3, [r5, #0]
 80092cc:	b103      	cbz	r3, 80092d0 <_kill_r+0x1c>
 80092ce:	6023      	str	r3, [r4, #0]
 80092d0:	bd38      	pop	{r3, r4, r5, pc}
 80092d2:	bf00      	nop
 80092d4:	20000514 	.word	0x20000514

080092d8 <_getpid_r>:
 80092d8:	f7f8 bf08 	b.w	80020ec <_getpid>

080092dc <_init>:
 80092dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092de:	bf00      	nop
 80092e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092e2:	bc08      	pop	{r3}
 80092e4:	469e      	mov	lr, r3
 80092e6:	4770      	bx	lr

080092e8 <_fini>:
 80092e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ea:	bf00      	nop
 80092ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ee:	bc08      	pop	{r3}
 80092f0:	469e      	mov	lr, r3
 80092f2:	4770      	bx	lr
