# This script segment is generated automatically by AutoPilot

set name pointpillars_cnn_fmul_32ns_32ns_32_3_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_477_RAM_bkb BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_349_RAM_fYi BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_p_ZZ16pointpillars_cnnP9PointXYZIiP6BBox3DRiPA4_A3_A3_8ap_fixedILi16ELi6EL9apflZ BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_pointpillars_cnn_PointXYZI_int_BBox3D_int_ap_fixed_4_3_3_ap_fixed_ap_334_RAM_fV5 BINDTYPE {storage} TYPE {ram} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_0_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_0_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_0_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_0_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_1_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_1_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_1_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_1_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_2_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_2_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_2_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_2_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_3_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_3_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_3_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_3_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_4_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_4_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_4_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_4_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_5_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_5_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_5_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_5_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_6_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_6_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_6_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_6_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_7_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_7_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_7_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_7_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_8_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_8_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_8_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_8_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_9_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_9_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_9_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_9_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_10_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_10_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_10_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_10_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_11_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_11_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_11_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_11_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_12_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_12_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_12_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_12_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_13_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_13_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_13_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_13_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_14_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_14_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_14_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_14_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_15_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_15_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_15_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_15_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_0_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_1_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_2_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_3_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_4_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_5_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_6_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_7_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_8_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_9_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_10_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_11_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_12_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_13_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_14_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_15_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_16_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_17_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_18_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_19_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_20_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_21_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_22_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_23_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_24_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_25_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_26_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_27_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_28_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_29_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_30_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_gmem_31_m_axi BINDTYPE {interface} TYPE {adapter} IMPL {m_axi}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
set port_control {
points { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 16
	offset_end 27
}
num_points { 
	dir I
	width 32
	depth 1
	mode ap_none
	offset 28
	offset_end 35
}
boxes { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 36
	offset_end 47
}
num_objects { 
	dir O
	width 32
	depth 1
	mode ap_vld
	offset 48
	offset_end 55
}
w1_0_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 64
	offset_end 75
}
w1_0_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 76
	offset_end 87
}
w1_0_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 88
	offset_end 99
}
w1_0_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 100
	offset_end 111
}
w1_1_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 112
	offset_end 123
}
w1_1_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 124
	offset_end 135
}
w1_1_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 136
	offset_end 147
}
w1_1_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 148
	offset_end 159
}
w1_2_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 160
	offset_end 171
}
w1_2_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 172
	offset_end 183
}
w1_2_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 184
	offset_end 195
}
w1_2_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 196
	offset_end 207
}
w1_3_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 208
	offset_end 219
}
w1_3_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 220
	offset_end 231
}
w1_3_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 232
	offset_end 243
}
w1_3_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 244
	offset_end 255
}
w1_4_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 256
	offset_end 267
}
w1_4_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 268
	offset_end 279
}
w1_4_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 280
	offset_end 291
}
w1_4_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 292
	offset_end 303
}
w1_5_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 304
	offset_end 315
}
w1_5_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 316
	offset_end 327
}
w1_5_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 328
	offset_end 339
}
w1_5_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 340
	offset_end 351
}
w1_6_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 352
	offset_end 363
}
w1_6_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 364
	offset_end 375
}
w1_6_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 376
	offset_end 387
}
w1_6_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 388
	offset_end 399
}
w1_7_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 400
	offset_end 411
}
w1_7_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 412
	offset_end 423
}
w1_7_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 424
	offset_end 435
}
w1_7_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 436
	offset_end 447
}
w1_8_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 448
	offset_end 459
}
w1_8_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 460
	offset_end 471
}
w1_8_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 472
	offset_end 483
}
w1_8_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 484
	offset_end 495
}
w1_9_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 496
	offset_end 507
}
w1_9_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 508
	offset_end 519
}
w1_9_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 520
	offset_end 531
}
w1_9_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 532
	offset_end 543
}
w1_10_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 544
	offset_end 555
}
w1_10_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 556
	offset_end 567
}
w1_10_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 568
	offset_end 579
}
w1_10_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 580
	offset_end 591
}
w1_11_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 592
	offset_end 603
}
w1_11_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 604
	offset_end 615
}
w1_11_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 616
	offset_end 627
}
w1_11_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 628
	offset_end 639
}
w1_12_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 640
	offset_end 651
}
w1_12_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 652
	offset_end 663
}
w1_12_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 664
	offset_end 675
}
w1_12_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 676
	offset_end 687
}
w1_13_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 688
	offset_end 699
}
w1_13_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 700
	offset_end 711
}
w1_13_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 712
	offset_end 723
}
w1_13_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 724
	offset_end 735
}
w1_14_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 736
	offset_end 747
}
w1_14_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 748
	offset_end 759
}
w1_14_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 760
	offset_end 771
}
w1_14_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 772
	offset_end 783
}
w1_15_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 784
	offset_end 795
}
w1_15_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 796
	offset_end 807
}
w1_15_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 808
	offset_end 819
}
w1_15_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 820
	offset_end 831
}
b1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 832
	offset_end 843
}
w2_0 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 844
	offset_end 855
}
w2_1 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 856
	offset_end 867
}
w2_2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 868
	offset_end 879
}
w2_3 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 880
	offset_end 891
}
w2_4 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 892
	offset_end 903
}
w2_5 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 904
	offset_end 915
}
w2_6 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 916
	offset_end 927
}
w2_7 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 928
	offset_end 939
}
w2_8 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 940
	offset_end 951
}
w2_9 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 952
	offset_end 963
}
w2_10 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 964
	offset_end 975
}
w2_11 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 976
	offset_end 987
}
w2_12 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 988
	offset_end 999
}
w2_13 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1000
	offset_end 1011
}
w2_14 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1012
	offset_end 1023
}
w2_15 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1024
	offset_end 1035
}
w2_16 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1036
	offset_end 1047
}
w2_17 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1048
	offset_end 1059
}
w2_18 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1060
	offset_end 1071
}
w2_19 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1072
	offset_end 1083
}
w2_20 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1084
	offset_end 1095
}
w2_21 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1096
	offset_end 1107
}
w2_22 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1108
	offset_end 1119
}
w2_23 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1120
	offset_end 1131
}
w2_24 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1132
	offset_end 1143
}
w2_25 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1144
	offset_end 1155
}
w2_26 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1156
	offset_end 1167
}
w2_27 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1168
	offset_end 1179
}
w2_28 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1180
	offset_end 1191
}
w2_29 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1192
	offset_end 1203
}
w2_30 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1204
	offset_end 1215
}
w2_31 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1216
	offset_end 1227
}
b2 { 
	dir I
	width 64
	depth 1
	mode ap_none
	offset 1228
	offset_end 1239
}
ap_start { }
ap_done { }
ap_ready { }
ap_idle { }
interrupt {
}
}
dict set axilite_register_dict control $port_control


# Native S_AXILite:
if {${::AESL::PGuard_simmodel_gen}} {
	if {[info proc ::AESL_LIB_XILADAPTER::s_axilite_gen] == "::AESL_LIB_XILADAPTER::s_axilite_gen"} {
		eval "::AESL_LIB_XILADAPTER::s_axilite_gen { \
			id 1566 \
			corename pointpillars_cnn_control_axilite \
			name pointpillars_cnn_control_s_axi \
			ports {$port_control} \
			op interface \
			interrupt_clear_mode TOW \
			interrupt_trigger_type default \
			is_flushable 0 \
			is_datawidth64 0 \
			is_addrwidth64 1 \
			enable_mem_auto_widen 1 \
		} "
	} else {
		puts "@W \[IMPL-110\] Cannot find AXI Lite interface model in the library. Ignored generation of AXI Lite  interface for 'control'"
	}
}

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler pointpillars_cnn_control_s_axi BINDTYPE interface TYPE interface_s_axilite
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -1 \
    name ${PortName} \
    reset_level 0 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst_n
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -2 \
    name ${PortName} \
    reset_level 0 \
    sync_rst true \
    corename apif_ap_rst_n \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


