\hypertarget{group__ALT__DMA__PRG}{}\section{D\+MA Controller Programming A\+PI}
\label{group__ALT__DMA__PRG}\index{DMA Controller Programming API@{DMA Controller Programming API}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__DMA__CCR}{Support for D\+M\+A\+M\+O\+V C\+CR}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structALT__DMA__PROGRAM__s}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ALT__DMA__PRG_gae9006d74c88b55b9b19e8b51882dc345}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}}~(32)
\item 
\#define \mbox{\hyperlink{group__ALT__DMA__PRG_gab1f145c6cd73c64707ef47ba15550b3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+U\+NT}}~(16)
\item 
\#define \mbox{\hyperlink{group__ALT__DMA__PRG_gad2247d4b56108fe0ab3690c2bc1b6d08}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+P\+R\+O\+V\+I\+S\+I\+O\+N\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+I\+ZE}}~(\mbox{\hyperlink{group__ALT__DMA__PRG_gae9006d74c88b55b9b19e8b51882dc345}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} $\ast$ \mbox{\hyperlink{group__ALT__DMA__PRG_gab1f145c6cd73c64707ef47ba15550b3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+U\+NT}})
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{structALT__DMA__PROGRAM__s}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+s}} \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga5976fbec36fb5886299550ec7d57ef01}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga6b384475142e2b8bedeb93223c460229}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+e}} \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga5976fbec36fb5886299550ec7d57ef01}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a247858a2a995e768c8a46d5f2350654a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR}} = 0x0, 
\mbox{\hyperlink{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a670054dad7da4375bd213c3822ff8731}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR}} = 0x2, 
\mbox{\hyperlink{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a4d859da900988a2cd20e171a9f9037c2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+C\+CR}} = 0x1
 \}
\item 
enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga6b384475142e2b8bedeb93223c460229}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229ae08ad7874e586600ba599158f9a30b58}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+N\+O\+NE}}, 
\mbox{\hyperlink{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229a12a6d2207ea65bdf306708930fe22e2d}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE}}, 
\mbox{\hyperlink{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229a02cba5e91ddb91984c5531c9f9f8dae2}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST}}, 
\mbox{\hyperlink{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229acda7aa466b03e87f7d9846e8f4e3a32b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+P\+E\+R\+I\+PH}}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga6d650aaadda9cd2df796965d1d7c0308}{alt\+\_\+dma\+\_\+program\+\_\+init}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gaa13d0013fb1a4e58d688c89fe34ca3ab}{alt\+\_\+dma\+\_\+program\+\_\+uninit}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8ff0cd45014cac3b97be0cf42361551}{alt\+\_\+dma\+\_\+program\+\_\+clear}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga343dc12136a69b61aadcfed3c6129493}{alt\+\_\+dma\+\_\+program\+\_\+validate}} (const \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga77683309810874ecf93ce10a49f40094}{alt\+\_\+dma\+\_\+program\+\_\+progress\+\_\+reg}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}} reg, uint32\+\_\+t current, uint32\+\_\+t $\ast$progress)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga084ec9062e0c500f86eedf7670a508f5}{alt\+\_\+dma\+\_\+program\+\_\+update\+\_\+reg}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}} reg, uint32\+\_\+t val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga4d3de32f2f2fd611f975efb050352b84}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+A\+D\+DH}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}} addr\+\_\+reg, uint16\+\_\+t val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga6ef3213e6714e4aec03191ccdd563fe7}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+A\+D\+NH}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}} addr\+\_\+reg, uint16\+\_\+t val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga499e8cedf97fd3b92223100fdc9180c7}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+E\+ND}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga4102d413f2b01d08869311191a10844c}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+F\+L\+U\+S\+HP}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}} periph)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga2497990754e2f854a62f2319b08477cc}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+GO}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}} channel, uint32\+\_\+t val, \mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}} sec)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga49db9b693ba61e49cb8b168d6e929553}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+K\+I\+LL}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga53f081171931772be477d1fd623cac38}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+LD}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}} mod)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga9db886e14682ed5f4229101a50f5b60c}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+L\+DP}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}} mod, \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}} periph)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gaa3b096d168e102709620d9c99daa5061}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+LP}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, uint32\+\_\+t iterations)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga36195e7d2102832db066478527e62e92}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+L\+P\+E\+ND}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}} mod)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gaaef613e98af1bd060b7e8aefb9fddcf6}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+L\+P\+FE}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga6f996a101038e030bb8f6613b147a781}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+M\+OV}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}} chan\+\_\+reg, uint32\+\_\+t val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga18a7bc745f58b645f2acf26705247e3b}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+N\+OP}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gac5ce1757251771e4126ccc4c6ac88740}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+R\+MB}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga63f75901eccae410d2110e1c3927e94e}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+S\+EV}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga5a761ebdf88e1da37e54ccd81a6f895c}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+ST}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}} mod)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga97b73fb7c54dd21f84b85c3b63313982}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+S\+TP}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}} mod, \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}} periph)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga3a16bdd999586085c4a274ee1d3c18ba}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+S\+TZ}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gadb60b4036a6e054f81b4e2bf2dfb2223}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+FE}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}} evt, bool invalid)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_ga4990f947286b37cfda315697743fdd57}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+FP}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm, \mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}} periph, \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}} mod)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__DMA__PRG_gac6152eddee399ef5962782ae350a5317}{alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+MB}} (\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$pgm)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI provides functions for dynamically defining and assembling microcode programs for execution on the D\+MA controller.

The microcode program assembly A\+PI provides users with the ability to develop highly optimized and tailored algorithms for data transfer between SoC F\+P\+GA IP blocks and/or system memory.

The same microcode program assembly facilities are also used to implement the functions found in the H\+W\+L\+IB Common D\+MA Operations functional A\+PI.

An A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t structure is used to contain and assemble a D\+MA microcode program. The storage for an A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t stucture is allocated from used specified system memory. Once a microcode program has been assembled in a A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t it may be excecuted on a designated D\+MA channel thread. The microcode program may be rerun on any D\+MA channel thread whenever required as long as the integrity of the A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t containing the program is maintained. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gab1f145c6cd73c64707ef47ba15550b3b}\label{group__ALT__DMA__PRG_gab1f145c6cd73c64707ef47ba15550b3b}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_CACHE\_LINE\_COUNT@{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_COUNT}}
\index{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_COUNT@{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_COUNT}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_COUNT}{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_COUNT}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+U\+NT~(16)}

This preprocessor declares the D\+MA channel thread microcode instruction cache line count. Thus the total size of the cache is the cache line size multipled by the cache line count. Programs larger than the cache size risk having a cache miss while executing. \mbox{\Hypertarget{group__ALT__DMA__PRG_gae9006d74c88b55b9b19e8b51882dc345}\label{group__ALT__DMA__PRG_gae9006d74c88b55b9b19e8b51882dc345}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_CACHE\_LINE\_SIZE@{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_SIZE}}
\index{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_SIZE@{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_SIZE}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_SIZE}{ALT\_DMA\_PROGRAM\_CACHE\_LINE\_SIZE}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE~(32)}

This preprocessor declares the D\+MA channel thread microcode instruction cache line width in bytes. It is recommended that the program buffers be sized to a multiple of the cache line size. This will allow for the most efficient microcode speed and space utilization. \mbox{\Hypertarget{group__ALT__DMA__PRG_gad2247d4b56108fe0ab3690c2bc1b6d08}\label{group__ALT__DMA__PRG_gad2247d4b56108fe0ab3690c2bc1b6d08}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_PROVISION\_BUFFER\_SIZE@{ALT\_DMA\_PROGRAM\_PROVISION\_BUFFER\_SIZE}}
\index{ALT\_DMA\_PROGRAM\_PROVISION\_BUFFER\_SIZE@{ALT\_DMA\_PROGRAM\_PROVISION\_BUFFER\_SIZE}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_PROVISION\_BUFFER\_SIZE}{ALT\_DMA\_PROGRAM\_PROVISION\_BUFFER\_SIZE}}
{\footnotesize\ttfamily \#define A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+P\+R\+O\+V\+I\+S\+I\+O\+N\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+I\+ZE~(\mbox{\hyperlink{group__ALT__DMA__PRG_gae9006d74c88b55b9b19e8b51882dc345}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} $\ast$ \mbox{\hyperlink{group__ALT__DMA__PRG_gab1f145c6cd73c64707ef47ba15550b3b}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+C\+O\+U\+NT}})}

This preprocessor definition determines the size of the program buffer within the A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t structure. This size should provide adequate size for most D\+MA microcode programs. If calls within this A\+PI are reporting out of memory response codes, consider increasing the provisioned program buffersize.

To specify another D\+MA microcode program buffer size, redefine the macro below by defining A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+P\+R\+O\+V\+I\+S\+I\+O\+N\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+I\+ZE to another size in your Makefile. It is recommended that the size be a multiple of the microcode engine cache line size. See A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE for more information. The largest supported buffer size is 65536 bytes. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}\label{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_INST\_MOD\_t@{ALT\_DMA\_PROGRAM\_INST\_MOD\_t}}
\index{ALT\_DMA\_PROGRAM\_INST\_MOD\_t@{ALT\_DMA\_PROGRAM\_INST\_MOD\_t}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_INST\_MOD\_t}{ALT\_DMA\_PROGRAM\_INST\_MOD\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga6b384475142e2b8bedeb93223c460229}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}

This type definition enumerates the instruction modifier options available for use with selected D\+MA microcode instructions.

The enumerations values are context dependent upon the instruction being modified.

For the {\bfseries{D\+M\+A\+LD\mbox{[}S$\vert$B\mbox{]}}}, {\bfseries{D\+M\+A\+L\+DP$<$S$\vert$B$>$}}, {\bfseries{D\+M\+A\+ST\mbox{[}S$\vert$B\mbox{]}}}, and {\bfseries{D\+M\+A\+S\+TP$<$S$\vert$B$>$}} microcode instructions, the enumeration A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE specifies the {\bfseries{S}} option modifier while the enumeration A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST specifies the {\bfseries{B}} option modifier. The enumeration A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+N\+O\+NE specifies that no modifier is present for instructions where use of {\bfseries{\mbox{[}S$\vert$B\mbox{]}}} is optional.

For the {\bfseries{D\+M\+A\+W\+FP}} microcode instruction, the enumerations A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE, A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST, or A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+P\+E\+R\+I\+PH each specify one of the corresponding options {\bfseries{$<$single$\vert$burst$\vert$periph$>$}}. \mbox{\Hypertarget{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}\label{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_REG\_t@{ALT\_DMA\_PROGRAM\_REG\_t}}
\index{ALT\_DMA\_PROGRAM\_REG\_t@{ALT\_DMA\_PROGRAM\_REG\_t}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_REG\_t}{ALT\_DMA\_PROGRAM\_REG\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga5976fbec36fb5886299550ec7d57ef01}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+e}}
 \mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}

This type definition enumerates the D\+MA controller register names for use in microcode program definition. \mbox{\Hypertarget{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}\label{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_t@{ALT\_DMA\_PROGRAM\_t}}
\index{ALT\_DMA\_PROGRAM\_t@{ALT\_DMA\_PROGRAM\_t}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_t}{ALT\_DMA\_PROGRAM\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__DMA__PROGRAM__s}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+s}}
 \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}}}

This type defines the structure used to assemble and contain a microcode program which can be executed by the D\+MA controller. The internal members are undocumented and should not be altered outside of this A\+PI. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga6b384475142e2b8bedeb93223c460229}\label{group__ALT__DMA__PRG_ga6b384475142e2b8bedeb93223c460229}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_INST\_MOD\_e@{ALT\_DMA\_PROGRAM\_INST\_MOD\_e}}
\index{ALT\_DMA\_PROGRAM\_INST\_MOD\_e@{ALT\_DMA\_PROGRAM\_INST\_MOD\_e}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_INST\_MOD\_e}{ALT\_DMA\_PROGRAM\_INST\_MOD\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga6b384475142e2b8bedeb93223c460229}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+e}}}

This type definition enumerates the instruction modifier options available for use with selected D\+MA microcode instructions.

The enumerations values are context dependent upon the instruction being modified.

For the {\bfseries{D\+M\+A\+LD\mbox{[}S$\vert$B\mbox{]}}}, {\bfseries{D\+M\+A\+L\+DP$<$S$\vert$B$>$}}, {\bfseries{D\+M\+A\+ST\mbox{[}S$\vert$B\mbox{]}}}, and {\bfseries{D\+M\+A\+S\+TP$<$S$\vert$B$>$}} microcode instructions, the enumeration A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE specifies the {\bfseries{S}} option modifier while the enumeration A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST specifies the {\bfseries{B}} option modifier. The enumeration A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+N\+O\+NE specifies that no modifier is present for instructions where use of {\bfseries{\mbox{[}S$\vert$B\mbox{]}}} is optional.

For the {\bfseries{D\+M\+A\+W\+FP}} microcode instruction, the enumerations A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE, A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST, or A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+P\+E\+R\+I\+PH each specify one of the corresponding options {\bfseries{$<$single$\vert$burst$\vert$periph$>$}}. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_INST\_MOD\_NONE@{ALT\_DMA\_PROGRAM\_INST\_MOD\_NONE}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_INST\_MOD\_NONE@{ALT\_DMA\_PROGRAM\_INST\_MOD\_NONE}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229ae08ad7874e586600ba599158f9a30b58}\label{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229ae08ad7874e586600ba599158f9a30b58}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+N\+O\+NE&This D\+MA instruction modifier specifies that no special modifier is added to the instruction. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_INST\_MOD\_SINGLE@{ALT\_DMA\_PROGRAM\_INST\_MOD\_SINGLE}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_INST\_MOD\_SINGLE@{ALT\_DMA\_PROGRAM\_INST\_MOD\_SINGLE}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229a12a6d2207ea65bdf306708930fe22e2d}\label{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229a12a6d2207ea65bdf306708930fe22e2d}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE&Depending on the D\+MA microcode instruction modified, this modifier specifies {\bfseries{S}} case for a {\bfseries{\mbox{[}S$\vert$B\mbox{]}}} or a {\bfseries{$<$single$>$}} for a {\bfseries{$<$single$\vert$burst$\vert$periph$>$}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_INST\_MOD\_BURST@{ALT\_DMA\_PROGRAM\_INST\_MOD\_BURST}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_INST\_MOD\_BURST@{ALT\_DMA\_PROGRAM\_INST\_MOD\_BURST}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229a02cba5e91ddb91984c5531c9f9f8dae2}\label{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229a02cba5e91ddb91984c5531c9f9f8dae2}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST&Depending on the D\+MA microcode instruction modified, this modifier specifies {\bfseries{B}} case for a {\bfseries{\mbox{[}S$\vert$B\mbox{]}}} or a {\bfseries{$<$burst$>$}} for a {\bfseries{$<$single$\vert$burst$\vert$periph$>$}}. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_INST\_MOD\_PERIPH@{ALT\_DMA\_PROGRAM\_INST\_MOD\_PERIPH}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_INST\_MOD\_PERIPH@{ALT\_DMA\_PROGRAM\_INST\_MOD\_PERIPH}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229acda7aa466b03e87f7d9846e8f4e3a32b}\label{group__ALT__DMA__PRG_gga6b384475142e2b8bedeb93223c460229acda7aa466b03e87f7d9846e8f4e3a32b}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+P\+E\+R\+I\+PH&This D\+MA instruction modifier specifies a {\bfseries{$<$periph$>$}} for a {\bfseries{$<$single$\vert$burst$\vert$periph$>$}}. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga5976fbec36fb5886299550ec7d57ef01}\label{group__ALT__DMA__PRG_ga5976fbec36fb5886299550ec7d57ef01}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_REG\_e@{ALT\_DMA\_PROGRAM\_REG\_e}}
\index{ALT\_DMA\_PROGRAM\_REG\_e@{ALT\_DMA\_PROGRAM\_REG\_e}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{ALT\_DMA\_PROGRAM\_REG\_e}{ALT\_DMA\_PROGRAM\_REG\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__DMA__PRG_ga5976fbec36fb5886299550ec7d57ef01}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+e}}}

This type definition enumerates the D\+MA controller register names for use in microcode program definition. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_REG\_SAR@{ALT\_DMA\_PROGRAM\_REG\_SAR}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_REG\_SAR@{ALT\_DMA\_PROGRAM\_REG\_SAR}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a247858a2a995e768c8a46d5f2350654a}\label{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a247858a2a995e768c8a46d5f2350654a}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR&Source Address Register \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_REG\_DAR@{ALT\_DMA\_PROGRAM\_REG\_DAR}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_REG\_DAR@{ALT\_DMA\_PROGRAM\_REG\_DAR}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a670054dad7da4375bd213c3822ff8731}\label{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a670054dad7da4375bd213c3822ff8731}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR&Destination Address Register \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_DMA\_PROGRAM\_REG\_CCR@{ALT\_DMA\_PROGRAM\_REG\_CCR}!DMA Controller Programming API@{DMA Controller Programming API}}\index{DMA Controller Programming API@{DMA Controller Programming API}!ALT\_DMA\_PROGRAM\_REG\_CCR@{ALT\_DMA\_PROGRAM\_REG\_CCR}}}\mbox{\Hypertarget{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a4d859da900988a2cd20e171a9f9037c2}\label{group__ALT__DMA__PRG_gga5976fbec36fb5886299550ec7d57ef01a4d859da900988a2cd20e171a9f9037c2}} 
A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+C\+CR&Channel Control Register \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gaf8ff0cd45014cac3b97be0cf42361551}\label{group__ALT__DMA__PRG_gaf8ff0cd45014cac3b97be0cf42361551}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_clear@{alt\_dma\_program\_clear}}
\index{alt\_dma\_program\_clear@{alt\_dma\_program\_clear}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_clear()}{alt\_dma\_program\_clear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+clear (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

This function clears the existing D\+MA microcode program in the given program buffer.


\begin{DoxyParams}{Parameters}
{\em pgm} & A pointer to a D\+MA program buffer structure.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga4d3de32f2f2fd611f975efb050352b84}\label{group__ALT__DMA__PRG_ga4d3de32f2f2fd611f975efb050352b84}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAADDH@{alt\_dma\_program\_DMAADDH}}
\index{alt\_dma\_program\_DMAADDH@{alt\_dma\_program\_DMAADDH}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAADDH()}{alt\_dma\_program\_DMAADDH()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+A\+D\+DH (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}]{addr\+\_\+reg,  }\item[{uint16\+\_\+t}]{val }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+A\+D\+DH (Add Halfword) instruction into the microcode program buffer. This instruction uses 3 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA program buffer to contain the assembled instruction.\\
\hline
{\em addr\+\_\+reg} & The channel address register (A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR or A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR) to add the value to.\\
\hline
{\em val} & The 16-\/bit unsigned value to add to the channel address register.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid channel register specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga6ef3213e6714e4aec03191ccdd563fe7}\label{group__ALT__DMA__PRG_ga6ef3213e6714e4aec03191ccdd563fe7}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAADNH@{alt\_dma\_program\_DMAADNH}}
\index{alt\_dma\_program\_DMAADNH@{alt\_dma\_program\_DMAADNH}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAADNH()}{alt\_dma\_program\_DMAADNH()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+A\+D\+NH (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}]{addr\+\_\+reg,  }\item[{uint16\+\_\+t}]{val }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+A\+D\+NH (Add Negative Halfword) instruction into the microcode program buffer. This instruction uses 3 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em addr\+\_\+reg} & The channel address register (A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR or A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR) to add the value to.\\
\hline
{\em val} & The 16-\/bit unsigned value to add to the channel address register.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid channel register specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga499e8cedf97fd3b92223100fdc9180c7}\label{group__ALT__DMA__PRG_ga499e8cedf97fd3b92223100fdc9180c7}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAEND@{alt\_dma\_program\_DMAEND}}
\index{alt\_dma\_program\_DMAEND@{alt\_dma\_program\_DMAEND}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAEND()}{alt\_dma\_program\_DMAEND()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+E\+ND (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+E\+ND (End) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga4102d413f2b01d08869311191a10844c}\label{group__ALT__DMA__PRG_ga4102d413f2b01d08869311191a10844c}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAFLUSHP@{alt\_dma\_program\_DMAFLUSHP}}
\index{alt\_dma\_program\_DMAFLUSHP@{alt\_dma\_program\_DMAFLUSHP}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAFLUSHP()}{alt\_dma\_program\_DMAFLUSHP()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+F\+L\+U\+S\+HP (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}]{periph }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+F\+L\+U\+S\+HP (Flush Peripheral) instruction into the microcode program buffer. This instruction uses 2 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em periph} & The peripheral to flush.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid peripheral specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga2497990754e2f854a62f2319b08477cc}\label{group__ALT__DMA__PRG_ga2497990754e2f854a62f2319b08477cc}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAGO@{alt\_dma\_program\_DMAGO}}
\index{alt\_dma\_program\_DMAGO@{alt\_dma\_program\_DMAGO}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAGO()}{alt\_dma\_program\_DMAGO()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+GO (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga959232e3b00ce45a3049183cce4c9d59}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+t}}}]{channel,  }\item[{uint32\+\_\+t}]{val,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_ga59d720d9a72123eca037cc48a734fd7c}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+S\+E\+C\+U\+R\+I\+T\+Y\+\_\+t}}}]{sec }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+GO (Go) instruction into the microcode program buffer. This instruction uses 6 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em channel} & The stopped channel to act upon.\\
\hline
{\em val} & The value to write to the channel program counter register.\\
\hline
{\em sec} & The security state for the operation.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid channel or security specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga49db9b693ba61e49cb8b168d6e929553}\label{group__ALT__DMA__PRG_ga49db9b693ba61e49cb8b168d6e929553}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAKILL@{alt\_dma\_program\_DMAKILL}}
\index{alt\_dma\_program\_DMAKILL@{alt\_dma\_program\_DMAKILL}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAKILL()}{alt\_dma\_program\_DMAKILL()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+K\+I\+LL (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+K\+I\+LL (Kill) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga53f081171931772be477d1fd623cac38}\label{group__ALT__DMA__PRG_ga53f081171931772be477d1fd623cac38}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMALD@{alt\_dma\_program\_DMALD}}
\index{alt\_dma\_program\_DMALD@{alt\_dma\_program\_DMALD}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMALD()}{alt\_dma\_program\_DMALD()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+LD (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}]{mod }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+LD (Load) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em mod} & The program instruction modifier for the type of transfer. Only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST are valid options.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid instruction modifier specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga9db886e14682ed5f4229101a50f5b60c}\label{group__ALT__DMA__PRG_ga9db886e14682ed5f4229101a50f5b60c}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMALDP@{alt\_dma\_program\_DMALDP}}
\index{alt\_dma\_program\_DMALDP@{alt\_dma\_program\_DMALDP}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMALDP()}{alt\_dma\_program\_DMALDP()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+L\+DP (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}]{mod,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}]{periph }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+L\+DP (Load and notify Peripheral) instruction into the microcode program buffer. This instruction uses 2 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em mod} & The program instruction modifier for the type of transfer. Only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST are valid options.\\
\hline
{\em periph} & The peripheral to notify.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid instruction modifier or peripheral specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gaa3b096d168e102709620d9c99daa5061}\label{group__ALT__DMA__PRG_gaa3b096d168e102709620d9c99daa5061}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMALP@{alt\_dma\_program\_DMALP}}
\index{alt\_dma\_program\_DMALP@{alt\_dma\_program\_DMALP}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMALP()}{alt\_dma\_program\_DMALP()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+LP (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{uint32\+\_\+t}]{iterations }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+LP (Loop) instruction into the microcode program buffer. This instruction uses 2 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em iterations} & The number of iterations to run for. Valid values are 1 -\/ 256.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid iterations specified. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON} & All loop registers are in use. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga36195e7d2102832db066478527e62e92}\label{group__ALT__DMA__PRG_ga36195e7d2102832db066478527e62e92}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMALPEND@{alt\_dma\_program\_DMALPEND}}
\index{alt\_dma\_program\_DMALPEND@{alt\_dma\_program\_DMALPEND}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMALPEND()}{alt\_dma\_program\_DMALPEND()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+L\+P\+E\+ND (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}]{mod }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+L\+P\+E\+ND (Loop End) instruction into the microcode program buffer. This instruction uses 2 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em mod} & The program instruction modifier for the loop terminator. Only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+N\+O\+NE, A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST are valid options.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid instruction modifier specified. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+A\+R\+G\+\_\+\+R\+A\+N\+GE} & Loop size is too large to be supported. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON} & A valid D\+M\+A\+LP or D\+M\+A\+L\+P\+FE was not added to the program buffer before adding this D\+M\+A\+L\+P\+E\+ND instruction. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gaaef613e98af1bd060b7e8aefb9fddcf6}\label{group__ALT__DMA__PRG_gaaef613e98af1bd060b7e8aefb9fddcf6}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMALPFE@{alt\_dma\_program\_DMALPFE}}
\index{alt\_dma\_program\_DMALPFE@{alt\_dma\_program\_DMALPFE}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMALPFE()}{alt\_dma\_program\_DMALPFE()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+L\+P\+FE (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+L\+P\+FE (Loop Forever) instruction into the microcode program buffer. No instruction is added to the buffer but a previous D\+M\+A\+L\+P\+E\+ND to create an infinite loop.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga6f996a101038e030bb8f6613b147a781}\label{group__ALT__DMA__PRG_ga6f996a101038e030bb8f6613b147a781}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAMOV@{alt\_dma\_program\_DMAMOV}}
\index{alt\_dma\_program\_DMAMOV@{alt\_dma\_program\_DMAMOV}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAMOV()}{alt\_dma\_program\_DMAMOV()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+M\+OV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}]{chan\+\_\+reg,  }\item[{uint32\+\_\+t}]{val }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+M\+OV (Move) instruction into the microcode program buffer. This instruction uses 6 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em chan\+\_\+reg} & The channel non-\/looping register (A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR, A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR or A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+C\+CR) to copy the value to.\\
\hline
{\em val} & The value to write to the specified register.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid channel register specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga18a7bc745f58b645f2acf26705247e3b}\label{group__ALT__DMA__PRG_ga18a7bc745f58b645f2acf26705247e3b}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMANOP@{alt\_dma\_program\_DMANOP}}
\index{alt\_dma\_program\_DMANOP@{alt\_dma\_program\_DMANOP}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMANOP()}{alt\_dma\_program\_DMANOP()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+N\+OP (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+N\+OP (No Operation) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gac5ce1757251771e4126ccc4c6ac88740}\label{group__ALT__DMA__PRG_gac5ce1757251771e4126ccc4c6ac88740}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMARMB@{alt\_dma\_program\_DMARMB}}
\index{alt\_dma\_program\_DMARMB@{alt\_dma\_program\_DMARMB}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMARMB()}{alt\_dma\_program\_DMARMB()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+R\+MB (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+R\+MB (Read Memory Barrier) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga63f75901eccae410d2110e1c3927e94e}\label{group__ALT__DMA__PRG_ga63f75901eccae410d2110e1c3927e94e}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMASEV@{alt\_dma\_program\_DMASEV}}
\index{alt\_dma\_program\_DMASEV@{alt\_dma\_program\_DMASEV}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMASEV()}{alt\_dma\_program\_DMASEV()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+S\+EV (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+S\+EV (Send Event) instruction into the microcode program buffer. This instruction uses 2 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em evt} & The event to send.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid event specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga5a761ebdf88e1da37e54ccd81a6f895c}\label{group__ALT__DMA__PRG_ga5a761ebdf88e1da37e54ccd81a6f895c}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAST@{alt\_dma\_program\_DMAST}}
\index{alt\_dma\_program\_DMAST@{alt\_dma\_program\_DMAST}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAST()}{alt\_dma\_program\_DMAST()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+ST (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}]{mod }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+ST (Store) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em mod} & The program instruction modifier for the type of transfer. Only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST are valid options.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga97b73fb7c54dd21f84b85c3b63313982}\label{group__ALT__DMA__PRG_ga97b73fb7c54dd21f84b85c3b63313982}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMASTP@{alt\_dma\_program\_DMASTP}}
\index{alt\_dma\_program\_DMASTP@{alt\_dma\_program\_DMASTP}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMASTP()}{alt\_dma\_program\_DMASTP()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+S\+TP (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}]{mod,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}]{periph }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+S\+TP (Store and notify Peripheral) instruction into the microcode program buffer. This instruction uses 2 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em mod} & The program instruction modifier for the type of transfer. Only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST are valid options.\\
\hline
{\em periph} & The peripheral to notify.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid instruction modifier or peripheral specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga3a16bdd999586085c4a274ee1d3c18ba}\label{group__ALT__DMA__PRG_ga3a16bdd999586085c4a274ee1d3c18ba}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMASTZ@{alt\_dma\_program\_DMASTZ}}
\index{alt\_dma\_program\_DMASTZ@{alt\_dma\_program\_DMASTZ}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMASTZ()}{alt\_dma\_program\_DMASTZ()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+S\+TZ (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+S\+TZ (Store Zero) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gadb60b4036a6e054f81b4e2bf2dfb2223}\label{group__ALT__DMA__PRG_gadb60b4036a6e054f81b4e2bf2dfb2223}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAWFE@{alt\_dma\_program\_DMAWFE}}
\index{alt\_dma\_program\_DMAWFE@{alt\_dma\_program\_DMAWFE}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAWFE()}{alt\_dma\_program\_DMAWFE()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+FE (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gad02f1735ad41b201414e8d032e0f9426}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+E\+V\+E\+N\+T\+\_\+t}}}]{evt,  }\item[{bool}]{invalid }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+W\+FE (Wait For Event) instruction into the microcode program buffer. This instruction uses 2 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em evt} & The event to wait for.\\
\hline
{\em invalid} & If invalid is set to true, the instruction will be configured to invalidate the instruction cache for the current D\+MA thread.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid event specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga4990f947286b37cfda315697743fdd57}\label{group__ALT__DMA__PRG_ga4990f947286b37cfda315697743fdd57}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAWFP@{alt\_dma\_program\_DMAWFP}}
\index{alt\_dma\_program\_DMAWFP@{alt\_dma\_program\_DMAWFP}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAWFP()}{alt\_dma\_program\_DMAWFP()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+FP (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__COMMON_gae9baf8ac891f0583f9c1c61528cc1736}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+t}}}]{periph,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gaf8145a0ef11f4188f07bb0c961575d4a}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+t}}}]{mod }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+W\+FP (Wait for Peripheral) instruction into the microcode program buffer. This instruction uses 2 bytes of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
{\em periph} & The peripheral to wait on.\\
\hline
{\em mod} & The program instruction modifier for the type of transfer. Only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+S\+I\+N\+G\+LE, A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+B\+U\+R\+ST, or A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+I\+N\+S\+T\+\_\+\+M\+O\+D\+\_\+\+P\+E\+R\+I\+PH are valid options.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & Invalid peripheral or instruction modifier specified. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gac6152eddee399ef5962782ae350a5317}\label{group__ALT__DMA__PRG_gac6152eddee399ef5962782ae350a5317}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_DMAWMB@{alt\_dma\_program\_DMAWMB}}
\index{alt\_dma\_program\_DMAWMB@{alt\_dma\_program\_DMAWMB}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_DMAWMB()}{alt\_dma\_program\_DMAWMB()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+\+D\+M\+A\+W\+MB (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

Assembles a D\+M\+A\+W\+MB (Write Memory Barrier) instruction into the microcode program buffer. This instruction uses 1 byte of buffer space.


\begin{DoxyParams}{Parameters}
{\em pgm} & The D\+MA programm buffer to contain the assembled instruction.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful instruction assembly status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+D\+M\+A\+\_\+\+B\+U\+F\+\_\+\+O\+VF} & D\+MA program buffer overflow. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga6d650aaadda9cd2df796965d1d7c0308}\label{group__ALT__DMA__PRG_ga6d650aaadda9cd2df796965d1d7c0308}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_init@{alt\_dma\_program\_init}}
\index{alt\_dma\_program\_init@{alt\_dma\_program\_init}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_init()}{alt\_dma\_program\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

This function initializes a system memory buffer for use as a D\+MA microcode program buffer. This should be the first A\+PI call made on the program buffer type.


\begin{DoxyParams}{Parameters}
{\em pgm} & A pointer to a D\+MA program buffer structure.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga77683309810874ecf93ce10a49f40094}\label{group__ALT__DMA__PRG_ga77683309810874ecf93ce10a49f40094}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_progress\_reg@{alt\_dma\_program\_progress\_reg}}
\index{alt\_dma\_program\_progress\_reg@{alt\_dma\_program\_progress\_reg}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_progress\_reg()}{alt\_dma\_program\_progress\_reg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+progress\+\_\+reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}]{reg,  }\item[{uint32\+\_\+t}]{current,  }\item[{uint32\+\_\+t $\ast$}]{progress }\end{DoxyParamCaption})}

This function reports the number bytes incremented for the register specified. The purpose is to determine the progress of an ongoing D\+MA transfer.

It is implemented by calculating the difference of the programmed S\+AR or D\+AR with the current channel S\+AR or D\+AR register value.


\begin{DoxyParams}{Parameters}
{\em pgm} & A pointer to a D\+MA program buffer structure.\\
\hline
{\em channel} & The channel that the program is running on.\\
\hline
{\em reg} & Register to change the value for. Valid for only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR.\\
\hline
{\em current} & The current snapshot value of the register read from the D\+MA channel.\\
\hline
{\em progress} & \mbox{[}out\mbox{]} A pointer to a memory location that will be used to store the number of bytes transfered.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The specified channel is invalid, the specified register is invalid, or the D\+M\+A\+M\+OV for the specified register has not yet been assembled in the current program buffer. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_gaa13d0013fb1a4e58d688c89fe34ca3ab}\label{group__ALT__DMA__PRG_gaa13d0013fb1a4e58d688c89fe34ca3ab}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_uninit@{alt\_dma\_program\_uninit}}
\index{alt\_dma\_program\_uninit@{alt\_dma\_program\_uninit}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_uninit()}{alt\_dma\_program\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+uninit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

This function verifies that the D\+MA microcode program buffer is no longer in use and performs any needed uninitialization steps.


\begin{DoxyParams}{Parameters}
{\em pgm} & A pointer to a D\+MA program buffer structure.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga084ec9062e0c500f86eedf7670a508f5}\label{group__ALT__DMA__PRG_ga084ec9062e0c500f86eedf7670a508f5}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_update\_reg@{alt\_dma\_program\_update\_reg}}
\index{alt\_dma\_program\_update\_reg@{alt\_dma\_program\_update\_reg}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_update\_reg()}{alt\_dma\_program\_update\_reg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+update\+\_\+reg (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm,  }\item[{\mbox{\hyperlink{group__ALT__DMA__PRG_ga772371a3d6334e110911154cf94950e8}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+t}}}]{reg,  }\item[{uint32\+\_\+t}]{val }\end{DoxyParamCaption})}

This function updates a pre-\/existing D\+M\+A\+M\+OV value affecting the S\+AR or D\+AR registers. This allows for pre-\/assembled programs that can be used on different source and destination addresses.


\begin{DoxyParams}{Parameters}
{\em pgm} & A pointer to a D\+MA program buffer structure.\\
\hline
{\em reg} & Register to change the value for. Valid for only A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+S\+AR and A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+\+R\+E\+G\+\_\+\+D\+AR.\\
\hline
{\em val} & The value to update to.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The specified register is invalid or the D\+M\+A\+M\+OV for the specified register has not yet been assembled in the current program buffer. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__DMA__PRG_ga343dc12136a69b61aadcfed3c6129493}\label{group__ALT__DMA__PRG_ga343dc12136a69b61aadcfed3c6129493}} 
\index{DMA Controller Programming API@{DMA Controller Programming API}!alt\_dma\_program\_validate@{alt\_dma\_program\_validate}}
\index{alt\_dma\_program\_validate@{alt\_dma\_program\_validate}!DMA Controller Programming API@{DMA Controller Programming API}}
\subsubsection{\texorpdfstring{alt\_dma\_program\_validate()}{alt\_dma\_program\_validate()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+dma\+\_\+program\+\_\+validate (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__DMA__PRG_gadb7028531574894854db4db6d797de97}{A\+L\+T\+\_\+\+D\+M\+A\+\_\+\+P\+R\+O\+G\+R\+A\+M\+\_\+t}} $\ast$}]{pgm }\end{DoxyParamCaption})}

This function validate that the given D\+MA microcode program buffer contains a well formed program. If caches are enabled, the program buffer contents will be cleaned to R\+AM.


\begin{DoxyParams}{Parameters}
{\em pgm} & A pointer to a D\+MA program buffer structure.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The given program is well formed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The given program is not well formed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The cache operation timed out. \\
\hline
\end{DoxyRetVals}
