

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_315_2'
================================================================
* Date:           Tue Feb  8 11:02:31 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_2  |        8|        8|         7|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      94|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     282|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     282|     240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U460  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln315_fu_139_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln317_1_fu_160_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln317_fu_149_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln319_fu_175_p2     |         +|   0|  0|   9|           2|           2|
    |icmp_ln315_fu_133_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln316_fu_171_p2    |      icmp|   0|  0|   8|           2|           2|
    |select_ln316_fu_188_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  94|          22|          53|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_38    |   9|          2|    2|          4|
    |i_fu_50                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln317_1_reg_245               |   6|   0|    6|          0|
    |add_ln319_reg_261                 |   2|   0|    2|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |b_num_load_reg_255                |  32|   0|   32|          0|
    |i_38_reg_230                      |   2|   0|    2|          0|
    |i_fu_50                           |   2|   0|    2|          0|
    |icmp_ln316_reg_250                |   1|   0|    1|          0|
    |select_ln316_reg_271              |  32|   0|   32|          0|
    |add_ln317_1_reg_245               |  64|  32|    6|          0|
    |b_num_load_reg_255                |  64|  32|   32|          0|
    |icmp_ln316_reg_250                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 282|  96|  129|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_315_2|  return value|
|sub_ln290              |   in|    6|     ap_none|                       sub_ln290|        scalar|
|b_num_address0         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce0              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_we0              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_d0               |  out|   32|   ap_memory|                           b_num|         array|
|b_num_address1         |  out|    6|   ap_memory|                           b_num|         array|
|b_num_ce1              |  out|    1|   ap_memory|                           b_num|         array|
|b_num_q1               |   in|   32|   ap_memory|                           b_num|         array|
|sub_ln542              |   in|    6|     ap_none|                       sub_ln542|        scalar|
|sub11_i                |   in|    2|     ap_none|                         sub11_i|        scalar|
|trunc_ln297_1          |   in|    2|     ap_none|                   trunc_ln297_1|        scalar|
|num_aux_0_1_2_reload   |   in|   32|     ap_none|            num_aux_0_1_2_reload|        scalar|
|num_aux_1_1_2_reload   |   in|   32|     ap_none|            num_aux_1_1_2_reload|        scalar|
|num_aux_2_1_2_reload   |   in|   32|     ap_none|            num_aux_2_1_2_reload|        scalar|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%num_aux_2_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_2_1_2_reload"   --->   Operation 11 'read' 'num_aux_2_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%num_aux_1_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_1_1_2_reload"   --->   Operation 12 'read' 'num_aux_1_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_aux_0_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_aux_0_1_2_reload"   --->   Operation 13 'read' 'num_aux_0_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln297_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln297_1"   --->   Operation 14 'read' 'trunc_ln297_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub11_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sub11_i"   --->   Operation 15 'read' 'sub11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 16 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_ln290_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln290"   --->   Operation 17 'read' 'sub_ln290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_38 = load i2 %i" [../src/ban.cpp:319]   --->   Operation 20 'load' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.44ns)   --->   "%icmp_ln315 = icmp_eq  i2 %i_38, i2 3" [../src/ban.cpp:315]   --->   Operation 22 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.54ns)   --->   "%add_ln315 = add i2 %i_38, i2 1" [../src/ban.cpp:315]   --->   Operation 24 'add' 'add_ln315' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %.split67_ifconv, void %.exitStub" [../src/ban.cpp:315]   --->   Operation 25 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i2 %i_38" [../src/ban.cpp:317]   --->   Operation 26 'zext' 'zext_ln317' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln317 = add i6 %sub_ln290_read, i6 %zext_ln317" [../src/ban.cpp:317]   --->   Operation 27 'add' 'add_ln317' <Predicate = (!icmp_ln315)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln317_2 = zext i6 %add_ln317" [../src/ban.cpp:317]   --->   Operation 28 'zext' 'zext_ln317_2' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln317_2" [../src/ban.cpp:317]   --->   Operation 29 'getelementptr' 'b_num_addr' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln317_1 = add i6 %sub_ln542_read, i6 %zext_ln317" [../src/ban.cpp:317]   --->   Operation 30 'add' 'add_ln317_1' <Predicate = (!icmp_ln315)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:317]   --->   Operation 31 'load' 'b_num_load' <Predicate = (!icmp_ln315)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln315 = store i2 %add_ln315, i2 %i" [../src/ban.cpp:315]   --->   Operation 32 'store' 'store_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%icmp_ln316 = icmp_ult  i2 %i_38, i2 %sub11_i_read" [../src/ban.cpp:316]   --->   Operation 33 'icmp' 'icmp_ln316' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr" [../src/ban.cpp:317]   --->   Operation 34 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 35 [1/1] (0.54ns)   --->   "%add_ln319 = add i2 %i_38, i2 %trunc_ln297_1_read" [../src/ban.cpp:319]   --->   Operation 35 'add' 'add_ln319' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 36 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_aux_0_1_2_reload_read, i32 %num_aux_1_1_2_reload_read, i32 %num_aux_2_1_2_reload_read, i2 %add_ln319" [../src/ban.cpp:319]   --->   Operation 36 'mux' 'tmp_s' <Predicate = (!icmp_ln316)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [4/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 37 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 38 [3/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 38 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 39 [2/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 39 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 40 [1/4] (6.43ns)   --->   "%add24_i = fadd i32 %b_num_load, i32 %tmp_s" [../src/ban.cpp:319]   --->   Operation 40 'fadd' 'add24_i' <Predicate = (!icmp_ln316)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.44ns)   --->   "%select_ln316 = select i1 %icmp_ln316, i32 %b_num_load, i32 %add24_i" [../src/ban.cpp:316]   --->   Operation 41 'select' 'select_ln316' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln315)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln317_3 = zext i6 %add_ln317_1" [../src/ban.cpp:317]   --->   Operation 42 'zext' 'zext_ln317_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%b_num_addr_13 = getelementptr i32 %b_num, i64 0, i64 %zext_ln317_3" [../src/ban.cpp:317]   --->   Operation 43 'getelementptr' 'b_num_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/ban.cpp:315]   --->   Operation 44 'specloopname' 'specloopname_ln315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln317 = store i32 %select_ln316, i6 %b_num_addr_13" [../src/ban.cpp:317]   --->   Operation 45 'store' 'store_ln317' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln290]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ sub_ln542]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub11_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln297_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_aux_0_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_aux_1_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_aux_2_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                         (alloca           ) [ 01000000]
num_aux_2_1_2_reload_read (read             ) [ 01110000]
num_aux_1_1_2_reload_read (read             ) [ 01110000]
num_aux_0_1_2_reload_read (read             ) [ 01110000]
trunc_ln297_1_read        (read             ) [ 01100000]
sub11_i_read              (read             ) [ 01100000]
sub_ln542_read            (read             ) [ 00000000]
sub_ln290_read            (read             ) [ 00000000]
store_ln0                 (store            ) [ 00000000]
br_ln0                    (br               ) [ 00000000]
i_38                      (load             ) [ 01100000]
specpipeline_ln0          (specpipeline     ) [ 00000000]
icmp_ln315                (icmp             ) [ 01111110]
empty                     (speclooptripcount) [ 00000000]
add_ln315                 (add              ) [ 00000000]
br_ln315                  (br               ) [ 00000000]
zext_ln317                (zext             ) [ 00000000]
add_ln317                 (add              ) [ 00000000]
zext_ln317_2              (zext             ) [ 00000000]
b_num_addr                (getelementptr    ) [ 01100000]
add_ln317_1               (add              ) [ 01111111]
store_ln315               (store            ) [ 00000000]
icmp_ln316                (icmp             ) [ 01011110]
b_num_load                (load             ) [ 01011110]
add_ln319                 (add              ) [ 01010000]
tmp_s                     (mux              ) [ 01001110]
add24_i                   (fadd             ) [ 00000000]
select_ln316              (select           ) [ 01000001]
zext_ln317_3              (zext             ) [ 00000000]
b_num_addr_13             (getelementptr    ) [ 00000000]
specloopname_ln315        (specloopname     ) [ 00000000]
store_ln317               (store            ) [ 00000000]
br_ln0                    (br               ) [ 00000000]
ret_ln0                   (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln290">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln290"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_num">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln542">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub11_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub11_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln297_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln297_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_aux_0_1_2_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_0_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="num_aux_1_1_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_1_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="num_aux_2_1_2_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_aux_2_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="num_aux_2_1_2_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_aux_2_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="num_aux_1_1_2_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_aux_1_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="num_aux_0_1_2_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_aux_0_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln297_1_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln297_1_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sub11_i_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="2" slack="0"/>
<pin id="81" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub11_i_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub_ln542_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln542_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sub_ln290_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln290_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_num_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="1"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b_num_load/1 store_ln317/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="b_num_addr_13_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_13/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add24_i/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_38_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_38/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln315_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="2" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln315_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln315/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln317_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln317_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="0"/>
<pin id="152" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln317_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln317_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln315_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln316_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="1"/>
<pin id="173" dir="0" index="1" bw="2" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln316/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln319_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="0" index="1" bw="2" slack="1"/>
<pin id="178" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2"/>
<pin id="182" dir="0" index="2" bw="32" slack="2"/>
<pin id="183" dir="0" index="3" bw="32" slack="2"/>
<pin id="184" dir="0" index="4" bw="2" slack="1"/>
<pin id="185" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln316_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="4"/>
<pin id="190" dir="0" index="1" bw="32" slack="4"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln316/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln317_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="6"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln317_3/7 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="num_aux_2_1_2_reload_read_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_aux_2_1_2_reload_read "/>
</bind>
</comp>

<comp id="210" class="1005" name="num_aux_1_1_2_reload_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_aux_1_1_2_reload_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="num_aux_0_1_2_reload_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_aux_0_1_2_reload_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="trunc_ln297_1_read_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln297_1_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="sub11_i_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub11_i_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_38_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln315_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="5"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="240" class="1005" name="b_num_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="1"/>
<pin id="242" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln317_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="6"/>
<pin id="247" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="add_ln317_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln316_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln316 "/>
</bind>
</comp>

<comp id="255" class="1005" name="b_num_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln319_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln319 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_s_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="271" class="1005" name="select_ln316_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln316 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="90" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="164"><net_src comp="84" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="145" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="139" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="179" pin="5"/><net_sink comp="121" pin=1"/></net>

<net id="193"><net_src comp="121" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="201"><net_src comp="50" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="208"><net_src comp="54" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="179" pin=3"/></net>

<net id="213"><net_src comp="60" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="218"><net_src comp="66" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="223"><net_src comp="72" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="228"><net_src comp="78" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="233"><net_src comp="130" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="239"><net_src comp="133" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="96" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="248"><net_src comp="160" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="253"><net_src comp="171" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="258"><net_src comp="103" pin="7"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="264"><net_src comp="175" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="179" pin=4"/></net>

<net id="269"><net_src comp="179" pin="5"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="274"><net_src comp="188" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="103" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_num | {7 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_315_2 : sub_ln290 | {1 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : b_num | {1 2 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : sub_ln542 | {1 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : sub11_i | {1 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : trunc_ln297_1 | {1 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : num_aux_0_1_2_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : num_aux_1_1_2_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_315_2 : num_aux_2_1_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_38 : 1
		icmp_ln315 : 2
		add_ln315 : 2
		br_ln315 : 3
		zext_ln317 : 2
		add_ln317 : 3
		zext_ln317_2 : 4
		b_num_addr : 5
		add_ln317_1 : 3
		b_num_load : 6
		store_ln315 : 3
	State 2
	State 3
		add24_i : 1
	State 4
	State 5
	State 6
		select_ln316 : 1
	State 7
		b_num_addr_13 : 1
		store_ln317 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   fadd   |              grp_fu_121              |    2    |   227   |   214   |
|----------|--------------------------------------|---------|---------|---------|
|          |           add_ln315_fu_139           |    0    |    0    |    9    |
|    add   |           add_ln317_fu_149           |    0    |    0    |    13   |
|          |          add_ln317_1_fu_160          |    0    |    0    |    13   |
|          |           add_ln319_fu_175           |    0    |    0    |    9    |
|----------|--------------------------------------|---------|---------|---------|
|  select  |          select_ln316_fu_188         |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln315_fu_133          |    0    |    0    |    8    |
|          |           icmp_ln316_fu_171          |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
|    mux   |             tmp_s_fu_179             |    0    |    0    |    14   |
|----------|--------------------------------------|---------|---------|---------|
|          | num_aux_2_1_2_reload_read_read_fu_54 |    0    |    0    |    0    |
|          | num_aux_1_1_2_reload_read_read_fu_60 |    0    |    0    |    0    |
|          | num_aux_0_1_2_reload_read_read_fu_66 |    0    |    0    |    0    |
|   read   |     trunc_ln297_1_read_read_fu_72    |    0    |    0    |    0    |
|          |        sub11_i_read_read_fu_78       |    0    |    0    |    0    |
|          |       sub_ln542_read_read_fu_84      |    0    |    0    |    0    |
|          |       sub_ln290_read_read_fu_90      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           zext_ln317_fu_145          |    0    |    0    |    0    |
|   zext   |          zext_ln317_2_fu_155         |    0    |    0    |    0    |
|          |          zext_ln317_3_fu_194         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |   227   |   320   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln317_1_reg_245       |    6   |
|        add_ln319_reg_261        |    2   |
|        b_num_addr_reg_240       |    6   |
|        b_num_load_reg_255       |   32   |
|           i_38_reg_230          |    2   |
|            i_reg_198            |    2   |
|        icmp_ln315_reg_236       |    1   |
|        icmp_ln316_reg_250       |    1   |
|num_aux_0_1_2_reload_read_reg_215|   32   |
|num_aux_1_1_2_reload_read_reg_210|   32   |
|num_aux_2_1_2_reload_read_reg_205|   32   |
|       select_ln316_reg_271      |   32   |
|       sub11_i_read_reg_225      |    2   |
|          tmp_s_reg_266          |   32   |
|    trunc_ln297_1_read_reg_220   |    2   |
+---------------------------------+--------+
|              Total              |   216  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_121    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  0.854  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   320  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   443  |   338  |
+-----------+--------+--------+--------+--------+
