<!DOCTYPE html><html lang="en" class="bg-surface-base antialiased"><head><meta charSet="utf-8"/><meta name="viewport" content="width=device-width, initial-scale=1, interactive-widget=resizes-content"/><link rel="stylesheet" href="/_next/static/css/62c4caba71dfda84.css" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" data-precedence="next"/><link rel="stylesheet" href="/_next/static/css/eb3d87f98fe1565f.css" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" data-precedence="next"/><link rel="stylesheet" href="/_next/static/css/1b5e561215938d4d.css" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" data-precedence="next"/><link rel="stylesheet" href="/_next/static/css/0227d069a630d414.css" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" data-precedence="next"/><link rel="stylesheet" href="/_next/static/css/f87fff2ab93d05a7.css" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" data-precedence="next"/><link rel="preload" as="script" fetchPriority="low" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" href="/_next/static/chunks/webpack-e121ed42680f327e.js"/><script src="/_next/static/chunks/78a669d9-e7993486b22c4915.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/40c4a5a7-abdabb07419d1cfc.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/2230-f7c87dc9fa57c408.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/main-app-536d4b8fca62396a.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/63f0ec43-8ee6a76d70472249.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/7670-7326298c9856172b.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/282-691fffb366e24ca5.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/7515-336759ef5dad2b52.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/927-34e2a6da3e15e26b.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/5855-243eeca8f0e4cabd.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/4393-1c8dff25ec904469.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/2225-454cf9f44775e7ce.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/7618-43536a8fb0dd3bfe.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/page/%5Bslug%5D/layout-55a344716dd57c44.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/7720-3a1e7e411adba2d3.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/7086-1f1c4891d766e04f.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/page/%5Bslug%5D/not-found-69a3edc7db5749d6.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/global-error-4d07d20223cd4b4c.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/8208b75a-a48e5a4507a0de91.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/5497-ab85ef3ea59dd353.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/6281-c6e84786dade3614.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/2660-d983a7f287e89f18.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/5002-9735c25beda556ba.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/3655-6717081f7512305a.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/8945-e4e3cf487f5e27c7.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/9214-a10614844a67ba31.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/4789-2080f6497f78b5b6.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/layout-226f2bd71acf9f9e.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/24cf1b50-159cca90b09285e0.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/9ffa21ba-c069766d809bd4c7.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/600-9a9fcafaaa6c1c4c.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/5448-2a3cfd853d899c9a.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/8-8ca70ca619d8e099.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/page/%5Bslug%5D/page-540a27b6839afde5.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/error-4a29e9399afba038.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><script src="/_next/static/chunks/app/not-found-dd95690acf732f18.js" async="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script><meta name="next-size-adjust" content=""/><title>Grokipedia</title><meta name="description" content="Grokipedia is an open source, comprehensive collection of all knowledge."/><link rel="icon" type="image/x-icon" href="/favicon.ico" sizes="48x48"/><link rel="icon" href="/images/icon-dark.png" media="(prefers-color-scheme: light)" type="image/png"/><link rel="icon" href="/images/icon-light.png" media="(prefers-color-scheme: dark)" type="image/png"/><link rel="apple-touch-icon" href="/icon-192x192.png"/><link rel="manifest" href="/manifest.webmanifest"/><meta name="robots" content="index, follow"/><meta name="googlebot" content="index, follow, max-snippet:-1"/><meta property="og:title" content="Grokipedia"/><meta property="og:description" content="Grokipedia is an open source, comprehensive collection of all knowledge."/><meta property="og:url" content="https://grokipedia.com"/><meta property="og:site_name" content="Grokipedia"/><meta property="og:locale" content="en_US"/><meta property="og:type" content="website"/><meta property="og:image" content="https://grokipedia.com/icon-512x512.png"/><meta property="og:image:width" content="512"/><meta property="og:image:height" content="512"/><meta property="og:image:alt" content="Grokipedia"/><meta name="twitter:card" content="summary"/><meta name="twitter:creator" content="@Grokipedia"/><meta name="twitter:title" content="Grokipedia"/><meta name="twitter:description" content="Grokipedia is an open source, comprehensive collection of all knowledge."/><meta name="twitter:image" content="https://grokipedia.com/icon-512x512.png"/><title>Itanium</title><meta name="description" content="Itanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said &quot;we could run circles around PowerPC...we could kill the..."/><meta name="author" content="system"/><link rel="manifest" href="/manifest.webmanifest"/><meta name="keywords" content="IA-64, IA64"/><meta name="robots" content="index, follow"/><meta name="googlebot" content="index, follow, max-snippet:-1"/><link rel="canonical" href="https://grokipedia.com/page/Itanium"/><meta property="og:title" content="Itanium"/><meta property="og:description" content="Itanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said &quot;we could run circles around PowerPC...we could kill the..."/><meta property="og:url" content="https://grokipedia.com/page/Itanium"/><meta property="og:site_name" content="Grokipedia"/><meta property="og:locale" content="en"/><meta property="og:image" content="https://grokipedia.com/icon-512x512.png"/><meta property="og:image:width" content="512"/><meta property="og:image:height" content="512"/><meta property="og:image:alt" content="Itanium"/><meta property="og:type" content="article"/><meta property="article:modified_time" content="1970-01-21T09:19:12.815Z"/><meta name="twitter:card" content="summary"/><meta name="twitter:creator" content="@Grokipedia"/><meta name="twitter:title" content="Itanium"/><meta name="twitter:description" content="Itanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said &quot;we could run circles around PowerPC...we could kill the..."/><meta name="twitter:image" content="https://grokipedia.com/icon-512x512.png"/><link rel="icon" href="/favicon.ico" type="image/x-icon" sizes="16x16"/><meta name="sentry-trace" content="fa1e524b3b01c0c08d07c2988609f060-cbffd7c49355c349-1"/><meta name="baggage" content="sentry-environment=production,sentry-public_key=5f2258f71198ee26a355127af230c3a6,sentry-trace_id=fa1e524b3b01c0c08d07c2988609f060,sentry-org_id=4508179396558848,sentry-transaction=GET%20%2Fpage%2F%5Bslug%5D,sentry-sampled=true,sentry-sample_rand=0.6935429249464289,sentry-sample_rate=1"/><script src="/_next/static/chunks/polyfills-42372ed130431b0a.js" noModule="" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3"></script></head><body class="flex h-[100svh] w-full flex-col __variable_13c637 __variable_8a0ba0 __variable_779740 __variable_2484fd __variable_525cc3 __variable_13486b"><div hidden=""><!--$--><!--/$--></div><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">((a,b,c,d,e,f,g,h)=>{let i=document.documentElement,j=["light","dark"];function k(b){var c;(Array.isArray(a)?a:[a]).forEach(a=>{let c="class"===a,d=c&&f?e.map(a=>f[a]||a):e;c?(i.classList.remove(...d),i.classList.add(f&&f[b]?f[b]:b)):i.setAttribute(a,b)}),c=b,h&&j.includes(c)&&(i.style.colorScheme=c)}if(d)k(d);else try{let a=localStorage.getItem(b)||c,d=g&&"system"===a?window.matchMedia("(prefers-color-scheme: dark)").matches?"dark":"light":a;k(d)}catch(a){}})("class","theme","dark",null,["light","dark"],null,true,true)</script><header class="h-16 bg-surface-base fixed top-0 z-50 w-full"><div class="hidden h-full grid-cols-[1fr_3fr_1fr] items-center gap-4 !py-0 md:grid max-w-full py-6 px-4 w-full mx-auto"><div class="-ml-2 justify-self-start"><a class="cursor-pointer" href="/"><svg width="200" height="auto" viewBox="0 0 955 225" fill="none" xmlns="http://www.w3.org/2000/svg"><path d="M99.6937 159.214C90.008 159.214 81.5652 157.414 74.3652 153.814C67.1652 150.214 61.5509 144.986 57.5223 138.129C53.5794 131.271 51.608 123.043 51.608 113.443C51.608 103.843 53.5794 95.4857 57.5223 88.3714C61.5509 81.2572 67.1652 75.7286 74.3652 71.7857C81.6509 67.8429 90.1794 65.8714 99.9509 65.8714C103.208 65.8714 106.679 66.1286 110.365 66.6429C114.051 67.0714 117.222 67.6714 119.879 68.4429C121.508 68.8714 123.008 69.2572 124.379 69.6C125.751 69.9429 127.122 70.1143 128.494 70.1143C129.522 70.1143 130.551 69.9857 131.579 69.7286C131.751 73.5 131.922 77.4 132.094 81.4286C132.265 85.4572 132.522 89.6572 132.865 94.0286C131.065 94.2857 129.565 94.3714 128.365 94.2857C126.651 86.4 123.522 80.5714 118.979 76.8C114.437 72.9429 108.394 71.0143 100.851 71.0143C94.8509 71.0143 89.708 72.1286 85.4223 74.3572C81.2223 76.5 77.7937 79.4572 75.1366 83.2286C72.5652 87 70.6794 91.3714 69.4794 96.3429C68.2794 101.229 67.6794 106.457 67.6794 112.029C67.6794 120.171 68.9223 127.371 71.408 133.629C73.8937 139.886 77.6652 144.814 82.7223 148.414C87.8652 151.929 94.2937 153.686 102.008 153.686C104.408 153.686 107.065 153.471 109.979 153.043C112.894 152.529 115.679 151.757 118.337 150.729V134.529C118.337 131.871 118.208 129.814 117.951 128.357C117.779 126.814 117.222 125.7 116.279 125.014C115.422 124.329 114.008 123.857 112.037 123.6C110.151 123.257 107.537 122.957 104.194 122.7C103.937 121.329 103.937 119.957 104.194 118.586C105.994 118.586 108.179 118.629 110.751 118.714C113.322 118.714 115.894 118.757 118.465 118.843C121.122 118.843 123.308 118.843 125.022 118.843C127.679 118.843 130.722 118.8 134.151 118.714C137.665 118.629 140.665 118.586 143.151 118.586C143.322 119.871 143.322 121.2 143.151 122.571C139.637 123 137.108 123.429 135.565 123.857C134.022 124.286 133.079 125.143 132.737 126.429C132.394 127.714 132.222 129.9 132.222 132.986V137.1C132.222 141.129 132.308 144.514 132.479 147.257C132.737 150 132.951 151.971 133.122 153.171C121.208 157.2 110.065 159.214 99.6937 159.214ZM148.19 157.414C147.933 156.043 147.933 154.714 148.19 153.429C151.105 153.257 153.248 153 154.619 152.657C155.99 152.229 156.89 151.371 157.319 150.086C157.748 148.8 157.962 146.743 157.962 143.914V115.114C157.962 111.771 157.79 109.286 157.448 107.657C157.19 106.029 156.376 104.914 155.005 104.314C153.719 103.629 151.49 103.071 148.319 102.643C148.062 101.443 148.062 100.329 148.319 99.3C151.748 98.6143 155.09 97.8429 158.348 96.9857C161.605 96.0429 165.033 94.8429 168.633 93.3857L170.819 94.1572V105.471C176.819 97.8429 182.948 94.0286 189.205 94.0286C192.205 94.0286 194.433 94.8429 195.89 96.4714C197.348 98.0143 198.076 99.7714 198.076 101.743C198.076 104.057 197.305 105.857 195.762 107.143C194.219 108.343 192.462 108.943 190.49 108.943C188.862 108.943 187.233 108.514 185.605 107.657C184.062 106.8 182.905 105.471 182.133 103.671C179.219 103.671 176.605 104.829 174.29 107.143C172.062 109.371 170.948 111.986 170.948 114.986V142.629C170.948 145.971 171.119 148.371 171.462 149.829C171.89 151.286 172.919 152.229 174.548 152.657C176.262 153 179.005 153.257 182.776 153.429C182.948 154.629 182.948 155.957 182.776 157.414C179.862 157.414 176.862 157.371 173.776 157.286C170.69 157.2 167.519 157.157 164.262 157.157C161.09 157.157 158.262 157.2 155.776 157.286C153.376 157.371 150.848 157.414 148.19 157.414ZM229.285 158.829C223.028 158.829 217.542 157.5 212.828 154.843C208.199 152.1 204.599 148.371 202.028 143.657C199.457 138.857 198.171 133.371 198.171 127.2C198.171 120.514 199.499 114.686 202.157 109.714C204.899 104.743 208.714 100.886 213.599 98.1429C218.485 95.4 224.099 94.0286 230.442 94.0286C236.699 94.0286 242.142 95.4 246.771 98.1429C251.399 100.886 254.999 104.657 257.571 109.457C260.142 114.257 261.428 119.7 261.428 125.786C261.428 132.043 260.057 137.7 257.314 142.757C254.657 147.729 250.928 151.671 246.128 154.586C241.328 157.414 235.714 158.829 229.285 158.829ZM212.699 125.657C212.699 134.4 214.114 141.343 216.942 146.486C219.857 151.543 224.185 154.071 229.928 154.071C235.414 154.071 239.614 151.671 242.528 146.871C245.442 141.986 246.899 135.471 246.899 127.329C246.899 118.671 245.442 111.771 242.528 106.629C239.614 101.486 235.371 98.9143 229.799 98.9143C224.314 98.9143 220.071 101.271 217.071 105.986C214.157 110.7 212.699 117.257 212.699 125.657ZM267.394 157.414C267.308 157.071 267.265 156.729 267.265 156.386C267.265 156.043 267.265 155.7 267.265 155.357C267.265 155.014 267.265 154.714 267.265 154.457C267.265 154.114 267.308 153.771 267.394 153.429C270.308 153.257 272.451 153 273.822 152.657C275.194 152.229 276.094 151.371 276.522 150.086C276.951 148.8 277.165 146.743 277.165 143.914V79.5C277.165 76.8429 276.908 74.8714 276.394 73.5857C275.965 72.2143 274.979 71.2714 273.437 70.7572C271.979 70.1572 269.751 69.7286 266.751 69.4714C266.665 69.1286 266.622 68.8286 266.622 68.5714C266.622 68.3143 266.622 68.0572 266.622 67.8C266.622 67.4572 266.622 67.1572 266.622 66.9C266.622 66.6429 266.665 66.3429 266.751 66C270.179 65.5714 273.694 64.9286 277.294 64.0714C280.894 63.1286 284.579 61.8429 288.351 60.2143L290.537 60.9857C290.451 62.8714 290.365 65.0143 290.279 67.4143C290.279 69.8143 290.279 72.4286 290.279 75.2572V122.957C291.308 122.957 292.165 122.786 292.851 122.443C293.537 122.1 294.094 121.757 294.522 121.414C294.694 121.243 295.037 120.943 295.551 120.514C296.065 120 296.965 119.1 298.251 117.814C299.537 116.529 301.379 114.6 303.779 112.029C306.008 109.543 307.765 107.614 309.051 106.243C310.422 104.786 311.108 103.586 311.108 102.643C311.108 101.957 310.508 101.4 309.308 100.971C308.194 100.457 306.651 100.157 304.679 100.071C304.594 99.7286 304.551 99.3857 304.551 99.0429C304.551 98.7 304.551 98.3572 304.551 98.0143C304.551 97.6714 304.551 97.3286 304.551 96.9857C304.551 96.6429 304.594 96.3 304.679 95.9572C306.394 95.9572 308.537 96 311.108 96.0857C313.765 96.1714 316.122 96.2143 318.179 96.2143C319.208 96.2143 320.665 96.2143 322.551 96.2143C324.522 96.1286 326.494 96.0857 328.465 96.0857C330.437 96.0857 331.894 96.0857 332.837 96.0857C332.922 96.4286 332.965 96.7714 332.965 97.1143C333.051 97.4572 333.094 97.8 333.094 98.1429C333.094 98.4857 333.051 98.8286 332.965 99.1714C332.965 99.4286 332.922 99.7286 332.837 100.071C328.379 100.157 324.608 101.271 321.522 103.414C318.437 105.471 315.479 107.914 312.651 110.743L303.394 120L321.137 143.4C323.022 145.886 324.565 147.857 325.765 149.314C327.051 150.686 328.422 151.671 329.879 152.271C331.337 152.871 333.351 153.257 335.922 153.429C336.094 154.629 336.094 155.957 335.922 157.414C334.808 157.414 333.137 157.371 330.908 157.286C328.765 157.2 325.379 157.157 320.751 157.157C320.065 157.157 319.037 157.157 317.665 157.157C316.294 157.157 315.008 157.243 313.808 157.414C313.808 156.471 313.294 155.186 312.265 153.557C311.237 151.843 310.422 150.6 309.822 149.829C309.565 149.4 308.922 148.5 307.894 147.129C306.865 145.671 305.622 144 304.165 142.114C302.794 140.143 301.379 138.171 299.922 136.2C298.465 134.143 297.137 132.343 295.937 130.8C294.994 129.514 294.094 128.529 293.237 127.843C292.465 127.071 291.479 126.686 290.279 126.686V142.629C290.279 145.971 290.408 148.371 290.665 149.829C291.008 151.286 291.737 152.229 292.851 152.657C294.051 153 295.851 153.257 298.251 153.429C298.422 154.714 298.422 156.043 298.251 157.414C296.022 157.414 293.665 157.371 291.179 157.286C288.779 157.2 286.165 157.157 283.337 157.157C280.594 157.157 277.894 157.2 275.237 157.286C272.579 157.371 269.965 157.414 267.394 157.414ZM369.34 157.414C366.94 157.414 364.454 157.371 361.883 157.286C359.311 157.2 356.526 157.157 353.526 157.157C350.783 157.157 347.997 157.2 345.169 157.286C342.426 157.371 339.769 157.414 337.197 157.414C336.94 156.043 336.94 154.714 337.197 153.429C340.111 153.257 342.254 153 343.626 152.657C344.997 152.229 345.897 151.371 346.326 150.086C346.754 148.8 346.969 146.743 346.969 143.914V115.114C346.969 111.771 346.84 109.286 346.583 107.657C346.326 106.029 345.511 104.914 344.14 104.314C342.854 103.629 340.583 103.071 337.326 102.643C337.069 101.443 337.069 100.329 337.326 99.3C341.097 98.6143 344.697 97.7572 348.126 96.7286C351.554 95.7 354.854 94.5857 358.026 93.3857L360.211 94.1572C360.126 96.8143 360.04 99.3 359.954 101.614C359.954 103.929 359.954 106.114 359.954 108.171V142.629C359.954 145.971 360.126 148.371 360.469 149.829C360.897 151.286 361.754 152.229 363.04 152.657C364.411 153 366.511 153.257 369.34 153.429C369.597 154.714 369.597 156.043 369.34 157.414ZM343.626 71.5286C343.626 69.0429 344.483 66.9429 346.197 65.2286C347.997 63.5143 350.14 62.6572 352.626 62.6572C355.026 62.6572 357.083 63.5143 358.797 65.2286C360.597 66.9429 361.497 69 361.497 71.4C361.497 73.6286 360.64 75.6857 358.926 77.5715C357.211 79.3714 355.026 80.2714 352.369 80.2714C349.969 80.2714 347.911 79.4143 346.197 77.7C344.483 75.9857 343.626 73.9286 343.626 71.5286ZM372.678 188.914C372.592 187.543 372.592 186.214 372.678 184.929C375.678 184.757 377.864 184.457 379.235 184.029C380.607 183.6 381.464 182.743 381.807 181.457C382.235 180.257 382.45 178.286 382.45 175.543V115.114C382.45 111.771 382.278 109.286 381.935 107.657C381.678 106.029 380.864 104.914 379.492 104.314C378.207 103.629 375.978 103.071 372.807 102.643C372.635 101.443 372.635 100.329 372.807 99.3C376.321 98.6143 379.75 97.8 383.092 96.8572C386.435 95.9143 389.907 94.7572 393.507 93.3857L395.307 94.2857C395.221 96.4286 395.178 98.2714 395.178 99.8143C395.178 101.271 395.178 102.686 395.178 104.057C398.521 100.543 401.821 98.0143 405.078 96.4714C408.335 94.8429 411.807 94.0286 415.492 94.0286C420.892 94.0286 425.435 95.4429 429.121 98.2714C432.892 101.1 435.764 104.786 437.735 109.329C439.707 113.871 440.692 118.8 440.692 124.114C440.692 130.371 439.321 136.157 436.578 141.471C433.921 146.7 430.192 150.9 425.392 154.071C420.592 157.243 415.021 158.829 408.678 158.829C406.192 158.829 403.835 158.614 401.607 158.186C399.378 157.843 397.278 157.329 395.307 156.643V174C395.307 177.343 395.564 179.743 396.078 181.2C396.592 182.657 397.707 183.557 399.421 183.9C401.135 184.329 403.835 184.629 407.521 184.8C407.607 186.171 407.607 187.543 407.521 188.914C404.607 188.914 401.65 188.871 398.65 188.786C395.735 188.7 392.521 188.657 389.007 188.657C385.664 188.657 382.792 188.7 380.392 188.786C377.992 188.871 375.421 188.914 372.678 188.914ZM395.178 146.1C398.864 151.414 403.75 154.071 409.835 154.071C414.121 154.071 417.507 152.871 419.992 150.471C422.564 148.071 424.407 144.943 425.521 141.086C426.721 137.229 427.321 133.157 427.321 128.871C427.321 124.586 426.764 120.386 425.65 116.271C424.535 112.157 422.692 108.771 420.121 106.114C417.635 103.371 414.207 102 409.835 102C404.607 102 399.721 104.529 395.178 109.586V146.1ZM477.335 158.829C471.25 158.829 466.107 157.414 461.907 154.586C457.707 151.757 454.493 147.986 452.264 143.271C450.121 138.471 449.05 133.2 449.05 127.457C449.05 121.543 450.164 116.057 452.393 111C454.707 105.943 458.05 101.871 462.421 98.7857C466.793 95.6143 472.107 94.0286 478.364 94.0286C485.907 94.0286 491.778 96.3 495.978 100.843C500.264 105.3 502.407 111.086 502.407 118.2C502.407 119.057 502.364 119.829 502.278 120.514C502.278 121.114 502.235 121.629 502.15 122.057L461.65 121.671C461.65 122.014 461.65 122.314 461.65 122.571C461.65 130.971 463.578 137.571 467.435 142.371C471.293 147.171 476.693 149.571 483.635 149.571C489.464 149.571 495.207 147.686 500.864 143.914C501.721 144.943 502.364 145.929 502.793 146.871C495.507 154.843 487.021 158.829 477.335 158.829ZM462.035 116.914L488.65 116.4C488.735 116.229 488.778 116.014 488.778 115.757C488.778 115.414 488.778 115.2 488.778 115.114C488.778 110.486 487.75 106.629 485.693 103.543C483.721 100.457 480.764 98.9143 476.821 98.9143C473.135 98.9143 469.921 100.414 467.178 103.414C464.435 106.414 462.721 110.914 462.035 116.914ZM559.644 158.957L557.587 158.057L557.073 149.186C554.073 152.443 550.987 154.886 547.816 156.514C544.73 158.057 541.302 158.829 537.53 158.829C532.216 158.829 527.544 157.414 523.516 154.586C519.573 151.671 516.53 147.9 514.387 143.271C512.244 138.643 511.173 133.629 511.173 128.229C511.173 121.971 512.502 116.271 515.159 111.129C517.902 105.986 521.716 101.871 526.602 98.7857C531.573 95.6143 537.359 94.0286 543.959 94.0286C545.93 94.0286 547.987 94.2 550.13 94.5429C552.273 94.8 554.502 95.2714 556.816 95.9572V79.5C556.816 76.8429 556.559 74.8714 556.044 73.5857C555.53 72.2143 554.502 71.2714 552.959 70.7572C551.502 70.1572 549.273 69.7286 546.273 69.4714C546.016 68.3572 546.016 67.2 546.273 66C549.702 65.5714 553.216 64.9286 556.816 64.0714C560.416 63.1286 564.102 61.8429 567.873 60.2143L570.059 60.9857C569.973 62.8714 569.887 65.0143 569.802 67.4143C569.802 69.8143 569.802 72.4286 569.802 75.2572V139.029C569.802 142.286 569.93 144.729 570.187 146.357C570.445 147.986 571.216 149.143 572.502 149.829C573.787 150.429 575.973 150.986 579.059 151.5C579.316 152.614 579.316 153.771 579.059 154.971C575.63 155.486 572.287 156.043 569.03 156.643C565.773 157.243 562.644 158.014 559.644 158.957ZM556.944 106.886C553.259 101.829 548.416 99.3 542.416 99.3C536.502 99.3 532.044 101.486 529.044 105.857C526.044 110.143 524.544 116.1 524.544 123.729C524.544 128.186 525.144 132.471 526.344 136.586C527.544 140.7 529.516 144.086 532.259 146.743C535.002 149.4 538.644 150.729 543.187 150.729C548.93 150.729 553.516 148.243 556.944 143.271V106.886ZM615.699 157.414C613.299 157.414 610.813 157.371 608.242 157.286C605.67 157.2 602.885 157.157 599.885 157.157C597.142 157.157 594.356 157.2 591.527 157.286C588.785 157.371 586.127 157.414 583.556 157.414C583.299 156.043 583.299 154.714 583.556 153.429C586.47 153.257 588.613 153 589.985 152.657C591.356 152.229 592.256 151.371 592.685 150.086C593.113 148.8 593.327 146.743 593.327 143.914V115.114C593.327 111.771 593.199 109.286 592.942 107.657C592.685 106.029 591.87 104.914 590.499 104.314C589.213 103.629 586.942 103.071 583.685 102.643C583.427 101.443 583.427 100.329 583.685 99.3C587.456 98.6143 591.056 97.7572 594.485 96.7286C597.913 95.7 601.213 94.5857 604.385 93.3857L606.57 94.1572C606.485 96.8143 606.399 99.3 606.313 101.614C606.313 103.929 606.313 106.114 606.313 108.171V142.629C606.313 145.971 606.485 148.371 606.827 149.829C607.256 151.286 608.113 152.229 609.399 152.657C610.77 153 612.87 153.257 615.699 153.429C615.956 154.714 615.956 156.043 615.699 157.414ZM589.985 71.5286C589.985 69.0429 590.842 66.9429 592.556 65.2286C594.356 63.5143 596.499 62.6572 598.985 62.6572C601.385 62.6572 603.442 63.5143 605.156 65.2286C606.956 66.9429 607.856 69 607.856 71.4C607.856 73.6286 606.999 75.6857 605.285 77.5715C603.57 79.3714 601.385 80.2714 598.727 80.2714C596.327 80.2714 594.27 79.4143 592.556 77.7C590.842 75.9857 589.985 73.9286 589.985 71.5286ZM665.837 158.571C660.18 158.571 656.623 155.743 655.165 150.086C649.08 155.914 642.865 158.829 636.523 158.829C632.151 158.829 628.423 157.543 625.337 154.971C622.337 152.314 620.837 148.671 620.837 144.043C620.837 132.729 632.365 125.614 655.423 122.7C655.423 120.643 655.423 118.543 655.423 116.4C655.508 114.257 655.551 111.986 655.551 109.586C655.551 106.586 654.437 104.271 652.208 102.643C650.065 100.929 647.451 100.071 644.365 100.071C642.137 100.071 640.251 100.414 638.708 101.1C638.708 103.071 638.28 105.086 637.423 107.143C636.565 109.2 635.365 110.957 633.823 112.414C632.365 113.786 630.565 114.471 628.423 114.471C626.537 114.471 625.037 113.957 623.923 112.929C622.894 111.814 622.38 110.486 622.38 108.943C622.38 106.886 623.323 104.957 625.208 103.157C627.18 101.271 629.665 99.6857 632.665 98.4C635.665 97.0286 638.794 95.9572 642.051 95.1857C645.308 94.4143 648.223 94.0286 650.794 94.0286C653.965 94.0286 656.88 94.6286 659.537 95.8286C662.28 96.9429 664.465 98.6572 666.094 100.971C667.808 103.2 668.665 105.986 668.665 109.329C668.665 111.386 668.623 114.086 668.537 117.429C668.451 120.686 668.365 124.2 668.28 127.971C668.28 131.657 668.237 135.171 668.151 138.514C668.065 141.857 668.023 144.557 668.023 146.614C668.023 149.357 669.223 150.729 671.623 150.729C673.165 150.729 675.523 150.214 678.694 149.186C679.037 149.614 679.251 150.086 679.337 150.6C679.508 151.114 679.637 151.586 679.723 152.014C677.58 154.329 675.308 156 672.908 157.029C670.594 158.057 668.237 158.571 665.837 158.571ZM655.165 146.614L655.423 127.329C647.537 128.357 642.094 130.029 639.094 132.343C636.18 134.657 634.723 137.614 634.723 141.214C634.723 144.214 635.494 146.529 637.037 148.157C638.665 149.7 640.68 150.471 643.08 150.471C644.623 150.471 646.337 150.129 648.223 149.443C650.194 148.757 652.508 147.814 655.165 146.614Z" fill="currentColor"></path><rect x="715" y="65" width="195" height="105" rx="52.5" fill="currentColor" fill-opacity="0.05"></rect><path d="M767.529 142.875L754.049 107.938H762.552L769.309 127.582C769.705 128.812 770.078 130.032 770.43 131.24C770.781 132.449 771.078 133.559 771.32 134.569H771.616C771.858 133.559 772.144 132.449 772.473 131.24C772.825 130.032 773.198 128.812 773.594 127.582L780.186 107.938H788.689L775.472 142.875H767.529ZM810.856 143.633C806.901 143.633 803.528 142.71 800.737 140.865C797.969 138.997 795.871 136.305 794.442 132.79C793.014 129.252 792.3 124.989 792.3 120.001V118.255C792.3 113.245 793.014 108.982 794.442 105.467C795.871 101.929 797.969 99.2373 800.737 97.3916C803.528 95.5239 806.901 94.5901 810.856 94.5901C814.789 94.5901 818.129 95.5129 820.875 97.3586C823.644 99.2043 825.731 101.907 827.138 105.467C828.566 109.004 829.28 113.267 829.28 118.255V120.001C829.28 124.989 828.577 129.252 827.171 132.79C825.764 136.327 823.677 139.019 820.908 140.865C818.162 142.71 814.811 143.633 810.856 143.633ZM810.889 136.382C813.064 136.382 814.877 135.789 816.327 134.602C817.799 133.416 818.898 131.658 819.623 129.329C820.348 126.978 820.711 124.066 820.711 120.595V117.694C820.711 114.223 820.337 111.311 819.59 108.96C818.865 106.609 817.777 104.84 816.327 103.654C814.877 102.445 813.064 101.841 810.889 101.841C808.714 101.841 806.879 102.434 805.385 103.621C803.912 104.785 802.792 106.554 802.023 108.927C801.276 111.278 800.902 114.201 800.902 117.694V120.595C800.902 124.044 801.287 126.945 802.056 129.296C802.825 131.647 803.945 133.416 805.418 134.602C806.89 135.789 808.714 136.382 810.889 136.382ZM838.988 143.205C838 143.205 837.099 142.985 836.286 142.545C835.495 142.106 834.879 141.491 834.44 140.7C834.001 139.909 833.781 139.019 833.781 138.03C833.781 137.019 834.001 136.118 834.44 135.327C834.879 134.536 835.495 133.921 836.286 133.482C837.099 133.042 838 132.823 838.988 132.823C839.977 132.823 840.867 133.042 841.658 133.482C842.449 133.921 843.064 134.536 843.504 135.327C843.943 136.118 844.163 137.019 844.163 138.03C844.163 139.019 843.943 139.909 843.504 140.7C843.064 141.491 842.449 142.106 841.658 142.545C840.867 142.985 839.977 143.205 838.988 143.205ZM857.365 142.875V104.511L846.39 111.663V103.357L858.453 95.3481H865.802V142.875H857.365Z" fill="currentColor"></path></svg></a></div><div class="mx-auto flex w-full"><button class="focus-visible:ring-ring inline-flex items-center justify-center gap-x-2 whitespace-nowrap text-sm font-medium transition-colors focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 border-input text-primary hover:border-primary/15 border hover:bg-overlay-hover py-2 max-w-full px-3 shadow-none sm:w-80 focus-visible:z-1 mx-auto h-full w-full rounded-full bg-surface-l1" type="button"><div class="flex items-center justify-between sm:w-full gap-4"><div class="flex items-center justify-start gap-2"><span class="inline-flex items-center justify-center p-0 m-0 w-4 h-4 text-muted" data-namespace="@xai/icons" data-slot="icon"><svg xmlns="http://www.w3.org/2000/svg" fill="currentColor" viewBox="0 0 24 24" aria-hidden="true" class="w-4 h-4" focusable="false" style="fill:currentColor"><path d="m18.031 16.617 4.283 4.282-1.415 1.415-4.282-4.283A8.96 8.96 0 0 1 11 20c-4.968 0-9-4.032-9-9s4.032-9 9-9 9 4.032 9 9a8.96 8.96 0 0 1-1.969 5.617m-2.006-.742A6.98 6.98 0 0 0 18 11c0-3.867-3.133-7-7-7s-7 3.133-7 7 3.133 7 7 7a6.98 6.98 0 0 0 4.875-1.975z"></path></svg></span><p class="text-sm text-muted hidden sm:block">Search</p></div><span class="hidden sm:block"><div class="bg-foreground/10 text-muted inline-flex items-center rounded-md px-1 py-0.5 text-center font-sans text-xs font-normal tracking-widest rtl:space-x-reverse"><span>⌘</span><span class="text-xs">K</span></div></span></div></button></div><div class="flex items-center gap-2 justify-self-end"><button class="focus-visible:ring-ring inline-flex items-center justify-center gap-x-2 whitespace-nowrap rounded-full text-sm font-medium transition-colors focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary hover:bg-overlay-hover px-4 py-2 w-9 h-9 flex-shrink-0" type="button" id="radix-_R_7apfiumdb_" aria-haspopup="menu" aria-expanded="false" data-state="closed"><span class="inline-flex items-center justify-center p-0 m-0 w-6 h-6 rotate-0 scale-100 transition-all dark:-rotate-90 dark:scale-0" data-namespace="@xai/icons" data-slot="icon"><svg xmlns="http://www.w3.org/2000/svg" fill="currentColor" viewBox="0 0 24 24" aria-hidden="true" class="w-6 h-6" focusable="false" style="fill:currentColor"><path d="M12 18a6 6 0 1 1 0-12 6 6 0 0 1 0 12m0-2a4 4 0 1 0 0-8 4 4 0 0 0 0 8M11 1h2v3h-2zm0 19h2v3h-2zM3.515 4.929l1.414-1.414L7.05 5.636 5.636 7.05zM16.95 18.364l1.414-1.414 2.121 2.121-1.414 1.414zm2.121-14.85 1.414 1.415-2.121 2.121-1.414-1.414zM5.636 16.95l1.414 1.414-2.121 2.121-1.414-1.414zM23 11v2h-3v-2zM4 11v2H1v-2z"></path></svg></span><span class="inline-flex items-center justify-center p-0 m-0 w-6 h-6 absolute rotate-90 scale-0 transition-all dark:rotate-0 dark:scale-100" data-namespace="@xai/icons" data-slot="icon"><svg xmlns="http://www.w3.org/2000/svg" fill="currentColor" viewBox="0 0 24 24" aria-hidden="true" class="w-6 h-6" focusable="false" style="fill:currentColor"><path d="M10 7a7 7 0 0 0 12 4.9v.1c0 5.523-4.477 10-10 10S2 17.523 2 12 6.477 2 12 2h.1A6.98 6.98 0 0 0 10 7m-6 5a8 8 0 0 0 15.062 3.762A9 9 0 0 1 8.238 4.938 8 8 0 0 0 4 12"></path></svg></span><span class="sr-only">Toggle theme</span></button></div></div><div class="flex h-full items-center md:hidden justify-between max-w-full py-6 px-4 w-full mx-auto pt-8"><div class="flex items-center"><div class="-ml-2"><button class="focus-visible:ring-ring inline-flex items-center justify-center gap-x-2 whitespace-nowrap rounded-full text-sm font-medium transition-colors focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary hover:bg-overlay-hover h-9 w-9" type="button" aria-label="Toggle table of contents"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-list h-6 w-6"><path d="M3 12h.01"></path><path d="M3 18h.01"></path><path d="M3 6h.01"></path><path d="M8 12h13"></path><path d="M8 18h13"></path><path d="M8 6h13"></path></svg></button></div><a class="cursor-pointer" href="/"><svg width="160" height="auto" viewBox="0 0 955 225" fill="none" xmlns="http://www.w3.org/2000/svg"><path d="M99.6937 159.214C90.008 159.214 81.5652 157.414 74.3652 153.814C67.1652 150.214 61.5509 144.986 57.5223 138.129C53.5794 131.271 51.608 123.043 51.608 113.443C51.608 103.843 53.5794 95.4857 57.5223 88.3714C61.5509 81.2572 67.1652 75.7286 74.3652 71.7857C81.6509 67.8429 90.1794 65.8714 99.9509 65.8714C103.208 65.8714 106.679 66.1286 110.365 66.6429C114.051 67.0714 117.222 67.6714 119.879 68.4429C121.508 68.8714 123.008 69.2572 124.379 69.6C125.751 69.9429 127.122 70.1143 128.494 70.1143C129.522 70.1143 130.551 69.9857 131.579 69.7286C131.751 73.5 131.922 77.4 132.094 81.4286C132.265 85.4572 132.522 89.6572 132.865 94.0286C131.065 94.2857 129.565 94.3714 128.365 94.2857C126.651 86.4 123.522 80.5714 118.979 76.8C114.437 72.9429 108.394 71.0143 100.851 71.0143C94.8509 71.0143 89.708 72.1286 85.4223 74.3572C81.2223 76.5 77.7937 79.4572 75.1366 83.2286C72.5652 87 70.6794 91.3714 69.4794 96.3429C68.2794 101.229 67.6794 106.457 67.6794 112.029C67.6794 120.171 68.9223 127.371 71.408 133.629C73.8937 139.886 77.6652 144.814 82.7223 148.414C87.8652 151.929 94.2937 153.686 102.008 153.686C104.408 153.686 107.065 153.471 109.979 153.043C112.894 152.529 115.679 151.757 118.337 150.729V134.529C118.337 131.871 118.208 129.814 117.951 128.357C117.779 126.814 117.222 125.7 116.279 125.014C115.422 124.329 114.008 123.857 112.037 123.6C110.151 123.257 107.537 122.957 104.194 122.7C103.937 121.329 103.937 119.957 104.194 118.586C105.994 118.586 108.179 118.629 110.751 118.714C113.322 118.714 115.894 118.757 118.465 118.843C121.122 118.843 123.308 118.843 125.022 118.843C127.679 118.843 130.722 118.8 134.151 118.714C137.665 118.629 140.665 118.586 143.151 118.586C143.322 119.871 143.322 121.2 143.151 122.571C139.637 123 137.108 123.429 135.565 123.857C134.022 124.286 133.079 125.143 132.737 126.429C132.394 127.714 132.222 129.9 132.222 132.986V137.1C132.222 141.129 132.308 144.514 132.479 147.257C132.737 150 132.951 151.971 133.122 153.171C121.208 157.2 110.065 159.214 99.6937 159.214ZM148.19 157.414C147.933 156.043 147.933 154.714 148.19 153.429C151.105 153.257 153.248 153 154.619 152.657C155.99 152.229 156.89 151.371 157.319 150.086C157.748 148.8 157.962 146.743 157.962 143.914V115.114C157.962 111.771 157.79 109.286 157.448 107.657C157.19 106.029 156.376 104.914 155.005 104.314C153.719 103.629 151.49 103.071 148.319 102.643C148.062 101.443 148.062 100.329 148.319 99.3C151.748 98.6143 155.09 97.8429 158.348 96.9857C161.605 96.0429 165.033 94.8429 168.633 93.3857L170.819 94.1572V105.471C176.819 97.8429 182.948 94.0286 189.205 94.0286C192.205 94.0286 194.433 94.8429 195.89 96.4714C197.348 98.0143 198.076 99.7714 198.076 101.743C198.076 104.057 197.305 105.857 195.762 107.143C194.219 108.343 192.462 108.943 190.49 108.943C188.862 108.943 187.233 108.514 185.605 107.657C184.062 106.8 182.905 105.471 182.133 103.671C179.219 103.671 176.605 104.829 174.29 107.143C172.062 109.371 170.948 111.986 170.948 114.986V142.629C170.948 145.971 171.119 148.371 171.462 149.829C171.89 151.286 172.919 152.229 174.548 152.657C176.262 153 179.005 153.257 182.776 153.429C182.948 154.629 182.948 155.957 182.776 157.414C179.862 157.414 176.862 157.371 173.776 157.286C170.69 157.2 167.519 157.157 164.262 157.157C161.09 157.157 158.262 157.2 155.776 157.286C153.376 157.371 150.848 157.414 148.19 157.414ZM229.285 158.829C223.028 158.829 217.542 157.5 212.828 154.843C208.199 152.1 204.599 148.371 202.028 143.657C199.457 138.857 198.171 133.371 198.171 127.2C198.171 120.514 199.499 114.686 202.157 109.714C204.899 104.743 208.714 100.886 213.599 98.1429C218.485 95.4 224.099 94.0286 230.442 94.0286C236.699 94.0286 242.142 95.4 246.771 98.1429C251.399 100.886 254.999 104.657 257.571 109.457C260.142 114.257 261.428 119.7 261.428 125.786C261.428 132.043 260.057 137.7 257.314 142.757C254.657 147.729 250.928 151.671 246.128 154.586C241.328 157.414 235.714 158.829 229.285 158.829ZM212.699 125.657C212.699 134.4 214.114 141.343 216.942 146.486C219.857 151.543 224.185 154.071 229.928 154.071C235.414 154.071 239.614 151.671 242.528 146.871C245.442 141.986 246.899 135.471 246.899 127.329C246.899 118.671 245.442 111.771 242.528 106.629C239.614 101.486 235.371 98.9143 229.799 98.9143C224.314 98.9143 220.071 101.271 217.071 105.986C214.157 110.7 212.699 117.257 212.699 125.657ZM267.394 157.414C267.308 157.071 267.265 156.729 267.265 156.386C267.265 156.043 267.265 155.7 267.265 155.357C267.265 155.014 267.265 154.714 267.265 154.457C267.265 154.114 267.308 153.771 267.394 153.429C270.308 153.257 272.451 153 273.822 152.657C275.194 152.229 276.094 151.371 276.522 150.086C276.951 148.8 277.165 146.743 277.165 143.914V79.5C277.165 76.8429 276.908 74.8714 276.394 73.5857C275.965 72.2143 274.979 71.2714 273.437 70.7572C271.979 70.1572 269.751 69.7286 266.751 69.4714C266.665 69.1286 266.622 68.8286 266.622 68.5714C266.622 68.3143 266.622 68.0572 266.622 67.8C266.622 67.4572 266.622 67.1572 266.622 66.9C266.622 66.6429 266.665 66.3429 266.751 66C270.179 65.5714 273.694 64.9286 277.294 64.0714C280.894 63.1286 284.579 61.8429 288.351 60.2143L290.537 60.9857C290.451 62.8714 290.365 65.0143 290.279 67.4143C290.279 69.8143 290.279 72.4286 290.279 75.2572V122.957C291.308 122.957 292.165 122.786 292.851 122.443C293.537 122.1 294.094 121.757 294.522 121.414C294.694 121.243 295.037 120.943 295.551 120.514C296.065 120 296.965 119.1 298.251 117.814C299.537 116.529 301.379 114.6 303.779 112.029C306.008 109.543 307.765 107.614 309.051 106.243C310.422 104.786 311.108 103.586 311.108 102.643C311.108 101.957 310.508 101.4 309.308 100.971C308.194 100.457 306.651 100.157 304.679 100.071C304.594 99.7286 304.551 99.3857 304.551 99.0429C304.551 98.7 304.551 98.3572 304.551 98.0143C304.551 97.6714 304.551 97.3286 304.551 96.9857C304.551 96.6429 304.594 96.3 304.679 95.9572C306.394 95.9572 308.537 96 311.108 96.0857C313.765 96.1714 316.122 96.2143 318.179 96.2143C319.208 96.2143 320.665 96.2143 322.551 96.2143C324.522 96.1286 326.494 96.0857 328.465 96.0857C330.437 96.0857 331.894 96.0857 332.837 96.0857C332.922 96.4286 332.965 96.7714 332.965 97.1143C333.051 97.4572 333.094 97.8 333.094 98.1429C333.094 98.4857 333.051 98.8286 332.965 99.1714C332.965 99.4286 332.922 99.7286 332.837 100.071C328.379 100.157 324.608 101.271 321.522 103.414C318.437 105.471 315.479 107.914 312.651 110.743L303.394 120L321.137 143.4C323.022 145.886 324.565 147.857 325.765 149.314C327.051 150.686 328.422 151.671 329.879 152.271C331.337 152.871 333.351 153.257 335.922 153.429C336.094 154.629 336.094 155.957 335.922 157.414C334.808 157.414 333.137 157.371 330.908 157.286C328.765 157.2 325.379 157.157 320.751 157.157C320.065 157.157 319.037 157.157 317.665 157.157C316.294 157.157 315.008 157.243 313.808 157.414C313.808 156.471 313.294 155.186 312.265 153.557C311.237 151.843 310.422 150.6 309.822 149.829C309.565 149.4 308.922 148.5 307.894 147.129C306.865 145.671 305.622 144 304.165 142.114C302.794 140.143 301.379 138.171 299.922 136.2C298.465 134.143 297.137 132.343 295.937 130.8C294.994 129.514 294.094 128.529 293.237 127.843C292.465 127.071 291.479 126.686 290.279 126.686V142.629C290.279 145.971 290.408 148.371 290.665 149.829C291.008 151.286 291.737 152.229 292.851 152.657C294.051 153 295.851 153.257 298.251 153.429C298.422 154.714 298.422 156.043 298.251 157.414C296.022 157.414 293.665 157.371 291.179 157.286C288.779 157.2 286.165 157.157 283.337 157.157C280.594 157.157 277.894 157.2 275.237 157.286C272.579 157.371 269.965 157.414 267.394 157.414ZM369.34 157.414C366.94 157.414 364.454 157.371 361.883 157.286C359.311 157.2 356.526 157.157 353.526 157.157C350.783 157.157 347.997 157.2 345.169 157.286C342.426 157.371 339.769 157.414 337.197 157.414C336.94 156.043 336.94 154.714 337.197 153.429C340.111 153.257 342.254 153 343.626 152.657C344.997 152.229 345.897 151.371 346.326 150.086C346.754 148.8 346.969 146.743 346.969 143.914V115.114C346.969 111.771 346.84 109.286 346.583 107.657C346.326 106.029 345.511 104.914 344.14 104.314C342.854 103.629 340.583 103.071 337.326 102.643C337.069 101.443 337.069 100.329 337.326 99.3C341.097 98.6143 344.697 97.7572 348.126 96.7286C351.554 95.7 354.854 94.5857 358.026 93.3857L360.211 94.1572C360.126 96.8143 360.04 99.3 359.954 101.614C359.954 103.929 359.954 106.114 359.954 108.171V142.629C359.954 145.971 360.126 148.371 360.469 149.829C360.897 151.286 361.754 152.229 363.04 152.657C364.411 153 366.511 153.257 369.34 153.429C369.597 154.714 369.597 156.043 369.34 157.414ZM343.626 71.5286C343.626 69.0429 344.483 66.9429 346.197 65.2286C347.997 63.5143 350.14 62.6572 352.626 62.6572C355.026 62.6572 357.083 63.5143 358.797 65.2286C360.597 66.9429 361.497 69 361.497 71.4C361.497 73.6286 360.64 75.6857 358.926 77.5715C357.211 79.3714 355.026 80.2714 352.369 80.2714C349.969 80.2714 347.911 79.4143 346.197 77.7C344.483 75.9857 343.626 73.9286 343.626 71.5286ZM372.678 188.914C372.592 187.543 372.592 186.214 372.678 184.929C375.678 184.757 377.864 184.457 379.235 184.029C380.607 183.6 381.464 182.743 381.807 181.457C382.235 180.257 382.45 178.286 382.45 175.543V115.114C382.45 111.771 382.278 109.286 381.935 107.657C381.678 106.029 380.864 104.914 379.492 104.314C378.207 103.629 375.978 103.071 372.807 102.643C372.635 101.443 372.635 100.329 372.807 99.3C376.321 98.6143 379.75 97.8 383.092 96.8572C386.435 95.9143 389.907 94.7572 393.507 93.3857L395.307 94.2857C395.221 96.4286 395.178 98.2714 395.178 99.8143C395.178 101.271 395.178 102.686 395.178 104.057C398.521 100.543 401.821 98.0143 405.078 96.4714C408.335 94.8429 411.807 94.0286 415.492 94.0286C420.892 94.0286 425.435 95.4429 429.121 98.2714C432.892 101.1 435.764 104.786 437.735 109.329C439.707 113.871 440.692 118.8 440.692 124.114C440.692 130.371 439.321 136.157 436.578 141.471C433.921 146.7 430.192 150.9 425.392 154.071C420.592 157.243 415.021 158.829 408.678 158.829C406.192 158.829 403.835 158.614 401.607 158.186C399.378 157.843 397.278 157.329 395.307 156.643V174C395.307 177.343 395.564 179.743 396.078 181.2C396.592 182.657 397.707 183.557 399.421 183.9C401.135 184.329 403.835 184.629 407.521 184.8C407.607 186.171 407.607 187.543 407.521 188.914C404.607 188.914 401.65 188.871 398.65 188.786C395.735 188.7 392.521 188.657 389.007 188.657C385.664 188.657 382.792 188.7 380.392 188.786C377.992 188.871 375.421 188.914 372.678 188.914ZM395.178 146.1C398.864 151.414 403.75 154.071 409.835 154.071C414.121 154.071 417.507 152.871 419.992 150.471C422.564 148.071 424.407 144.943 425.521 141.086C426.721 137.229 427.321 133.157 427.321 128.871C427.321 124.586 426.764 120.386 425.65 116.271C424.535 112.157 422.692 108.771 420.121 106.114C417.635 103.371 414.207 102 409.835 102C404.607 102 399.721 104.529 395.178 109.586V146.1ZM477.335 158.829C471.25 158.829 466.107 157.414 461.907 154.586C457.707 151.757 454.493 147.986 452.264 143.271C450.121 138.471 449.05 133.2 449.05 127.457C449.05 121.543 450.164 116.057 452.393 111C454.707 105.943 458.05 101.871 462.421 98.7857C466.793 95.6143 472.107 94.0286 478.364 94.0286C485.907 94.0286 491.778 96.3 495.978 100.843C500.264 105.3 502.407 111.086 502.407 118.2C502.407 119.057 502.364 119.829 502.278 120.514C502.278 121.114 502.235 121.629 502.15 122.057L461.65 121.671C461.65 122.014 461.65 122.314 461.65 122.571C461.65 130.971 463.578 137.571 467.435 142.371C471.293 147.171 476.693 149.571 483.635 149.571C489.464 149.571 495.207 147.686 500.864 143.914C501.721 144.943 502.364 145.929 502.793 146.871C495.507 154.843 487.021 158.829 477.335 158.829ZM462.035 116.914L488.65 116.4C488.735 116.229 488.778 116.014 488.778 115.757C488.778 115.414 488.778 115.2 488.778 115.114C488.778 110.486 487.75 106.629 485.693 103.543C483.721 100.457 480.764 98.9143 476.821 98.9143C473.135 98.9143 469.921 100.414 467.178 103.414C464.435 106.414 462.721 110.914 462.035 116.914ZM559.644 158.957L557.587 158.057L557.073 149.186C554.073 152.443 550.987 154.886 547.816 156.514C544.73 158.057 541.302 158.829 537.53 158.829C532.216 158.829 527.544 157.414 523.516 154.586C519.573 151.671 516.53 147.9 514.387 143.271C512.244 138.643 511.173 133.629 511.173 128.229C511.173 121.971 512.502 116.271 515.159 111.129C517.902 105.986 521.716 101.871 526.602 98.7857C531.573 95.6143 537.359 94.0286 543.959 94.0286C545.93 94.0286 547.987 94.2 550.13 94.5429C552.273 94.8 554.502 95.2714 556.816 95.9572V79.5C556.816 76.8429 556.559 74.8714 556.044 73.5857C555.53 72.2143 554.502 71.2714 552.959 70.7572C551.502 70.1572 549.273 69.7286 546.273 69.4714C546.016 68.3572 546.016 67.2 546.273 66C549.702 65.5714 553.216 64.9286 556.816 64.0714C560.416 63.1286 564.102 61.8429 567.873 60.2143L570.059 60.9857C569.973 62.8714 569.887 65.0143 569.802 67.4143C569.802 69.8143 569.802 72.4286 569.802 75.2572V139.029C569.802 142.286 569.93 144.729 570.187 146.357C570.445 147.986 571.216 149.143 572.502 149.829C573.787 150.429 575.973 150.986 579.059 151.5C579.316 152.614 579.316 153.771 579.059 154.971C575.63 155.486 572.287 156.043 569.03 156.643C565.773 157.243 562.644 158.014 559.644 158.957ZM556.944 106.886C553.259 101.829 548.416 99.3 542.416 99.3C536.502 99.3 532.044 101.486 529.044 105.857C526.044 110.143 524.544 116.1 524.544 123.729C524.544 128.186 525.144 132.471 526.344 136.586C527.544 140.7 529.516 144.086 532.259 146.743C535.002 149.4 538.644 150.729 543.187 150.729C548.93 150.729 553.516 148.243 556.944 143.271V106.886ZM615.699 157.414C613.299 157.414 610.813 157.371 608.242 157.286C605.67 157.2 602.885 157.157 599.885 157.157C597.142 157.157 594.356 157.2 591.527 157.286C588.785 157.371 586.127 157.414 583.556 157.414C583.299 156.043 583.299 154.714 583.556 153.429C586.47 153.257 588.613 153 589.985 152.657C591.356 152.229 592.256 151.371 592.685 150.086C593.113 148.8 593.327 146.743 593.327 143.914V115.114C593.327 111.771 593.199 109.286 592.942 107.657C592.685 106.029 591.87 104.914 590.499 104.314C589.213 103.629 586.942 103.071 583.685 102.643C583.427 101.443 583.427 100.329 583.685 99.3C587.456 98.6143 591.056 97.7572 594.485 96.7286C597.913 95.7 601.213 94.5857 604.385 93.3857L606.57 94.1572C606.485 96.8143 606.399 99.3 606.313 101.614C606.313 103.929 606.313 106.114 606.313 108.171V142.629C606.313 145.971 606.485 148.371 606.827 149.829C607.256 151.286 608.113 152.229 609.399 152.657C610.77 153 612.87 153.257 615.699 153.429C615.956 154.714 615.956 156.043 615.699 157.414ZM589.985 71.5286C589.985 69.0429 590.842 66.9429 592.556 65.2286C594.356 63.5143 596.499 62.6572 598.985 62.6572C601.385 62.6572 603.442 63.5143 605.156 65.2286C606.956 66.9429 607.856 69 607.856 71.4C607.856 73.6286 606.999 75.6857 605.285 77.5715C603.57 79.3714 601.385 80.2714 598.727 80.2714C596.327 80.2714 594.27 79.4143 592.556 77.7C590.842 75.9857 589.985 73.9286 589.985 71.5286ZM665.837 158.571C660.18 158.571 656.623 155.743 655.165 150.086C649.08 155.914 642.865 158.829 636.523 158.829C632.151 158.829 628.423 157.543 625.337 154.971C622.337 152.314 620.837 148.671 620.837 144.043C620.837 132.729 632.365 125.614 655.423 122.7C655.423 120.643 655.423 118.543 655.423 116.4C655.508 114.257 655.551 111.986 655.551 109.586C655.551 106.586 654.437 104.271 652.208 102.643C650.065 100.929 647.451 100.071 644.365 100.071C642.137 100.071 640.251 100.414 638.708 101.1C638.708 103.071 638.28 105.086 637.423 107.143C636.565 109.2 635.365 110.957 633.823 112.414C632.365 113.786 630.565 114.471 628.423 114.471C626.537 114.471 625.037 113.957 623.923 112.929C622.894 111.814 622.38 110.486 622.38 108.943C622.38 106.886 623.323 104.957 625.208 103.157C627.18 101.271 629.665 99.6857 632.665 98.4C635.665 97.0286 638.794 95.9572 642.051 95.1857C645.308 94.4143 648.223 94.0286 650.794 94.0286C653.965 94.0286 656.88 94.6286 659.537 95.8286C662.28 96.9429 664.465 98.6572 666.094 100.971C667.808 103.2 668.665 105.986 668.665 109.329C668.665 111.386 668.623 114.086 668.537 117.429C668.451 120.686 668.365 124.2 668.28 127.971C668.28 131.657 668.237 135.171 668.151 138.514C668.065 141.857 668.023 144.557 668.023 146.614C668.023 149.357 669.223 150.729 671.623 150.729C673.165 150.729 675.523 150.214 678.694 149.186C679.037 149.614 679.251 150.086 679.337 150.6C679.508 151.114 679.637 151.586 679.723 152.014C677.58 154.329 675.308 156 672.908 157.029C670.594 158.057 668.237 158.571 665.837 158.571ZM655.165 146.614L655.423 127.329C647.537 128.357 642.094 130.029 639.094 132.343C636.18 134.657 634.723 137.614 634.723 141.214C634.723 144.214 635.494 146.529 637.037 148.157C638.665 149.7 640.68 150.471 643.08 150.471C644.623 150.471 646.337 150.129 648.223 149.443C650.194 148.757 652.508 147.814 655.165 146.614Z" fill="currentColor"></path><rect x="715" y="65" width="195" height="105" rx="52.5" fill="currentColor" fill-opacity="0.05"></rect><path d="M767.529 142.875L754.049 107.938H762.552L769.309 127.582C769.705 128.812 770.078 130.032 770.43 131.24C770.781 132.449 771.078 133.559 771.32 134.569H771.616C771.858 133.559 772.144 132.449 772.473 131.24C772.825 130.032 773.198 128.812 773.594 127.582L780.186 107.938H788.689L775.472 142.875H767.529ZM810.856 143.633C806.901 143.633 803.528 142.71 800.737 140.865C797.969 138.997 795.871 136.305 794.442 132.79C793.014 129.252 792.3 124.989 792.3 120.001V118.255C792.3 113.245 793.014 108.982 794.442 105.467C795.871 101.929 797.969 99.2373 800.737 97.3916C803.528 95.5239 806.901 94.5901 810.856 94.5901C814.789 94.5901 818.129 95.5129 820.875 97.3586C823.644 99.2043 825.731 101.907 827.138 105.467C828.566 109.004 829.28 113.267 829.28 118.255V120.001C829.28 124.989 828.577 129.252 827.171 132.79C825.764 136.327 823.677 139.019 820.908 140.865C818.162 142.71 814.811 143.633 810.856 143.633ZM810.889 136.382C813.064 136.382 814.877 135.789 816.327 134.602C817.799 133.416 818.898 131.658 819.623 129.329C820.348 126.978 820.711 124.066 820.711 120.595V117.694C820.711 114.223 820.337 111.311 819.59 108.96C818.865 106.609 817.777 104.84 816.327 103.654C814.877 102.445 813.064 101.841 810.889 101.841C808.714 101.841 806.879 102.434 805.385 103.621C803.912 104.785 802.792 106.554 802.023 108.927C801.276 111.278 800.902 114.201 800.902 117.694V120.595C800.902 124.044 801.287 126.945 802.056 129.296C802.825 131.647 803.945 133.416 805.418 134.602C806.89 135.789 808.714 136.382 810.889 136.382ZM838.988 143.205C838 143.205 837.099 142.985 836.286 142.545C835.495 142.106 834.879 141.491 834.44 140.7C834.001 139.909 833.781 139.019 833.781 138.03C833.781 137.019 834.001 136.118 834.44 135.327C834.879 134.536 835.495 133.921 836.286 133.482C837.099 133.042 838 132.823 838.988 132.823C839.977 132.823 840.867 133.042 841.658 133.482C842.449 133.921 843.064 134.536 843.504 135.327C843.943 136.118 844.163 137.019 844.163 138.03C844.163 139.019 843.943 139.909 843.504 140.7C843.064 141.491 842.449 142.106 841.658 142.545C840.867 142.985 839.977 143.205 838.988 143.205ZM857.365 142.875V104.511L846.39 111.663V103.357L858.453 95.3481H865.802V142.875H857.365Z" fill="currentColor"></path></svg></a></div><div class="flex items-center gap-1"><button class="focus-visible:ring-ring inline-flex items-center justify-center gap-x-2 whitespace-nowrap rounded-full text-sm font-medium transition-colors focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary hover:bg-overlay-hover px-4 py-2 w-9 h-9 flex-shrink-0 [&amp;_svg]:!w-5" type="button" id="radix-_R_aipfiumdb_" aria-haspopup="menu" aria-expanded="false" data-state="closed"><span class="inline-flex items-center justify-center p-0 m-0 w-6 h-6 rotate-0 scale-100 transition-all dark:-rotate-90 dark:scale-0" data-namespace="@xai/icons" data-slot="icon"><svg xmlns="http://www.w3.org/2000/svg" fill="currentColor" viewBox="0 0 24 24" aria-hidden="true" class="w-6 h-6" focusable="false" style="fill:currentColor"><path d="M12 18a6 6 0 1 1 0-12 6 6 0 0 1 0 12m0-2a4 4 0 1 0 0-8 4 4 0 0 0 0 8M11 1h2v3h-2zm0 19h2v3h-2zM3.515 4.929l1.414-1.414L7.05 5.636 5.636 7.05zM16.95 18.364l1.414-1.414 2.121 2.121-1.414 1.414zm2.121-14.85 1.414 1.415-2.121 2.121-1.414-1.414zM5.636 16.95l1.414 1.414-2.121 2.121-1.414-1.414zM23 11v2h-3v-2zM4 11v2H1v-2z"></path></svg></span><span class="inline-flex items-center justify-center p-0 m-0 w-6 h-6 absolute rotate-90 scale-0 transition-all dark:rotate-0 dark:scale-100" data-namespace="@xai/icons" data-slot="icon"><svg xmlns="http://www.w3.org/2000/svg" fill="currentColor" viewBox="0 0 24 24" aria-hidden="true" class="w-6 h-6" focusable="false" style="fill:currentColor"><path d="M10 7a7 7 0 0 0 12 4.9v.1c0 5.523-4.477 10-10 10S2 17.523 2 12 6.477 2 12 2h.1A6.98 6.98 0 0 0 10 7m-6 5a8 8 0 0 0 15.062 3.762A9 9 0 0 1 8.238 4.938 8 8 0 0 0 4 12"></path></svg></span><span class="sr-only">Toggle theme</span></button><button class="focus-visible:ring-ring inline-flex items-center justify-center gap-x-2 whitespace-nowrap rounded-full text-sm font-medium transition-colors focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary hover:bg-overlay-hover h-9 w-9" type="button"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-search h-5 w-5"><circle cx="11" cy="11" r="8"></circle><path d="m21 21-4.3-4.3"></path></svg></button></div></div></header><div class="bg-surface-base fixed right-0 top-16 z-50 h-[calc(100vh-4rem)] w-full transform border-l transition-transform duration-300 ease-in-out sm:w-1/2 md:hidden translate-x-full"><div class="flex flex-col gap-4 p-4"><div class="flex flex-row gap-2"><button class="focus-visible:ring-ring inline-flex items-center gap-x-2 whitespace-nowrap text-sm font-medium transition-colors focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 border-input text-primary hover:border-primary/15 border hover:bg-overlay-hover py-2 max-w-full shadow-none sm:w-80 h-10 w-full justify-start rounded-full bg-surface-l1 px-4" type="button"><div class="flex items-center justify-between sm:w-full gap-4"><div class="flex items-center justify-start gap-2"><span class="inline-flex items-center justify-center p-0 m-0 w-4 h-4 text-muted" data-namespace="@xai/icons" data-slot="icon"><svg xmlns="http://www.w3.org/2000/svg" fill="currentColor" viewBox="0 0 24 24" aria-hidden="true" class="w-4 h-4" focusable="false" style="fill:currentColor"><path d="m18.031 16.617 4.283 4.282-1.415 1.415-4.282-4.283A8.96 8.96 0 0 1 11 20c-4.968 0-9-4.032-9-9s4.032-9 9-9 9 4.032 9 9a8.96 8.96 0 0 1-1.969 5.617m-2.006-.742A6.98 6.98 0 0 0 18 11c0-3.867-3.133-7-7-7s-7 3.133-7 7 3.133 7 7 7a6.98 6.98 0 0 0 4.875-1.975z"></path></svg></span><p class="text-sm text-muted hidden sm:block">Search</p></div><span class="hidden sm:block"><div class="bg-foreground/10 text-muted inline-flex items-center rounded-md px-1 py-0.5 text-center font-sans text-xs font-normal tracking-widest rtl:space-x-reverse"><span>⌘</span><span class="text-xs">K</span></div></span></div></button></div></div></div><div><div class="min-[1350px]:grid min-[1350px]:grid-cols-[1fr_3fr_1fr]"><nav class="bg-surface-base hidden h-[calc(100vh-4rem)] overflow-y-auto px-6 pb-32 min-[1350px]:sticky min-[1350px]:top-16 min-[1350px]:block scrollbar-none [-ms-overflow-style:none] [scrollbar-width:none] [&amp;::-webkit-scrollbar]:hidden [overscroll-behavior:contain] pt-8"><ul class="space-y-2 text-sm"><li style="padding-left:0rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium" class="transition-opacity hover:opacity-100 opacity-50">Itanium</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#history" class="transition-opacity hover:opacity-100 opacity-50">History</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#development-19892001" class="transition-opacity hover:opacity-100 opacity-50">Development: 1989–2001</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#inception-19891994" class="transition-opacity hover:opacity-100 opacity-50">Inception: 1989–1994</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#design-and-delays-19942001" class="transition-opacity hover:opacity-100 opacity-50">Design and delays: 1994–2001</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#expectations" class="transition-opacity hover:opacity-100 opacity-50">Expectations</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-merced-2001" class="transition-opacity hover:opacity-100 opacity-50">Itanium (Merced): 2001</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-2-mckinley-and-madison-20022006" class="transition-opacity hover:opacity-100 opacity-50">Itanium 2 (McKinley and Madison): 2002–2006</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-2-9000-and-itanium-9100-2006-and-2007" class="transition-opacity hover:opacity-100 opacity-50">Itanium 2 9000 and Itanium 9100: 2006 and 2007</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-9300-tukwila-2010" class="transition-opacity hover:opacity-100 opacity-50">Itanium 9300 (Tukwila): 2010</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#hp-vs-oracle" class="transition-opacity hover:opacity-100 opacity-50">HP vs. Oracle</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-9500-poulson-2012" class="transition-opacity hover:opacity-100 opacity-50">Itanium 9500 (Poulson): 2012</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-9700-kittson-2017" class="transition-opacity hover:opacity-100 opacity-50">Itanium 9700 (Kittson): 2017</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#market-share" class="transition-opacity hover:opacity-100 opacity-50">Market share</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#hardware-support" class="transition-opacity hover:opacity-100 opacity-50">Hardware support</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#systems" class="transition-opacity hover:opacity-100 opacity-50">Systems</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#chipsets" class="transition-opacity hover:opacity-100 opacity-50">Chipsets</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#intel" class="transition-opacity hover:opacity-100 opacity-50">Intel</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#hewlett-packard" class="transition-opacity hover:opacity-100 opacity-50">Hewlett-Packard</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#others" class="transition-opacity hover:opacity-100 opacity-50">Others</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#software-support" class="transition-opacity hover:opacity-100 opacity-50">Software support</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#unix" class="transition-opacity hover:opacity-100 opacity-50">Unix</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#bsd" class="transition-opacity hover:opacity-100 opacity-50">BSD</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#linux" class="transition-opacity hover:opacity-100 opacity-50">Linux</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#distribution-support" class="transition-opacity hover:opacity-100 opacity-50">Distribution support</a></li><li style="padding-left:2.25rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#deprecation" class="transition-opacity hover:opacity-100 opacity-50">Deprecation</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#microsoft-windows" class="transition-opacity hover:opacity-100 opacity-50">Microsoft Windows</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#openvms" class="transition-opacity hover:opacity-100 opacity-50">OpenVMS</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#nonstop-os" class="transition-opacity hover:opacity-100 opacity-50">NonStop OS</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#compiler" class="transition-opacity hover:opacity-100 opacity-50">Compiler</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#virtualization-and-emulation" class="transition-opacity hover:opacity-100 opacity-50">Virtualization and emulation</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#competition" class="transition-opacity hover:opacity-100 opacity-50">Competition</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#supercomputers-and-high-performance-computing" class="transition-opacity hover:opacity-100 opacity-50">Supercomputers and high-performance computing</a></li><li style="padding-left:0rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#itanium-processors" class="transition-opacity hover:opacity-100 opacity-50">Itanium Processors</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#processors" class="transition-opacity hover:opacity-100 opacity-50">Processors</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#released-processors" class="transition-opacity hover:opacity-100 opacity-50">Released processors</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#market-reception" class="transition-opacity hover:opacity-100 opacity-50">Market reception</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#high-end-server-market" class="transition-opacity hover:opacity-100 opacity-50">High-end server market</a></li><li style="padding-left:1.5rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#other-markets" class="transition-opacity hover:opacity-100 opacity-50">Other markets</a></li><li style="padding-left:0.75rem" class="flex items-start gap-2"><div class="bg-foreground mt-[0.5rem] h-1 w-1 flex-shrink-0 transition-opacity opacity-0"></div><a href="#references" class="transition-opacity hover:opacity-100 opacity-50">References</a></li></ul></nav><div class="relative top-16 pb-32 pt-8 px-4 md:px-8"><div class="mx-auto max-w-[850px]"><button data-state="closed" type="button" class="flex items-center"><div class="text-fg-tertiary mb-2 flex cursor-help items-center gap-2 text-sm"><span class="inline-flex items-center justify-center p-0 m-0" data-namespace="@xai/icons" data-slot="icon" style="height:16px;width:16px"><svg xmlns="http://www.w3.org/2000/svg" fill="none" viewBox="0 0 33 33" aria-hidden="true" class="" focusable="false" style="fill:currentColor;height:16px;width:16px"><path fill="currentColor" d="m13.237 21.04 11.082-8.19c.543-.4 1.32-.244 1.578.38 1.363 3.288.754 7.241-1.957 9.955-2.71 2.714-6.482 3.31-9.93 1.954l-3.765 1.745c5.401 3.697 11.96 2.782 16.059-1.324 3.251-3.255 4.258-7.692 3.317-11.693l.008.009c-1.365-5.878.336-8.227 3.82-13.031q.123-.17.247-.345l-4.585 4.59v-.014L13.234 21.044M10.95 23.031c-3.877-3.707-3.208-9.446.1-12.755 2.446-2.449 6.454-3.448 9.952-1.979L24.76 6.56c-.677-.49-1.545-1.017-2.54-1.387A12.465 12.465 0 0 0 8.675 7.901c-3.519 3.523-4.625 8.94-2.725 13.561 1.42 3.454-.907 5.898-3.251 8.364-.83.874-1.664 1.749-2.335 2.674l10.583-9.466"></path></svg></span><span>Fact-checked by Grok<!-- --> <!-- -->4 days ago</span></div></button><article class="text-[16px]"><h1 id="itanium" class="group relative mb-2 scroll-mt-24 font-serif text-[2.125em] font-semibold tracking-[-1px] [&amp;:not(:first-child)]:mt-14" node="[object Object]">Itanium<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h1>
<span class="mb-4 block break-words text-[1em] leading-7">Itanium (/aɪˈteɪniəm/; <em>eye- TAY-nee-əm</em>) is a discontinued family of <span class="inline text-[1em] leading-7">64-bit</span> <span class="inline text-[1em] leading-7">Intel</span> <span class="inline text-[1em] leading-7">microprocessors</span> that implement the <span class="inline text-[1em] leading-7">Intel Itanium architecture</span> (formerly called IA-64). The Itanium architecture originated at <span class="inline text-[1em] leading-7">Hewlett-Packard</span> (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for <span class="inline text-[1em] leading-7">enterprise servers</span> and <span class="inline text-[1em] leading-7">high-performance computing</span> systems. In the concept phase, engineers said &quot;we could run circles around PowerPC...we could kill the x86&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_280qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[1]</sup> Early predictions were that IA-64 would expand to the lower-end servers, supplanting <span class="inline text-[1em] leading-7">Xeon</span>, and eventually penetrate into the <span class="inline text-[1em] leading-7">personal computers</span>, eventually to supplant <span class="inline text-[1em] leading-7">reduced instruction set computing</span> (RISC) and <span class="inline text-[1em] leading-7">complex instruction set computing</span> (CISC) architectures for all general-purpose applications.</span>
<span class="mb-4 block break-words text-[1em] leading-7">When first released in 2001 after a decade of development, Itanium&#x27;s performance was disappointing compared to better-established RISC and CISC processors. Emulation to run existing x86 applications and operating systems was particularly poor. Itanium-based systems were produced by HP and its successor <span class="inline text-[1em] leading-7">Hewlett Packard Enterprise</span> (HPE) as the <span class="inline text-[1em] leading-7">Integrity Servers</span> line, and by several other manufacturers. In 2008, Itanium was the fourth-most deployed microprocessor architecture for <span class="inline text-[1em] leading-7">enterprise-class systems</span>, behind <span class="inline text-[1em] leading-7">x86-64</span>, <span class="inline text-[1em] leading-7">Power ISA</span>, and <span class="inline text-[1em] leading-7">SPARC</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1o1abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[2]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In February 2017, Intel released the final generation, Kittson, to test customers, and in May began shipping in volume.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_81qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[3]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_c1qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[4]</sup> It was only used in mission-critical servers from HPE. Standard support for HP-UX 11i v3, the primary OS for Itanium systems, ends on December 31, 2025.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_k1qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[5]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In 2019, Intel announced that new orders for Itanium would be accepted until January 30, 2020, and shipments would cease by July 29, 2021.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_82abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[6]</sup> This took place on schedule.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_g2abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[7]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Itanium never sold well outside enterprise servers and high-performance computing systems, and the architecture was ultimately supplanted by competitor AMD&#x27;s <span class="inline text-[1em] leading-7">x86-64</span> (also called AMD64) architecture. x86-64 is a compatible extension to the 32-bit x86 architecture, implemented by, for example, Intel&#x27;s own Xeon line and <span class="inline text-[1em] leading-7">AMD</span>&#x27;s <span class="inline text-[1em] leading-7">Opteron</span> line. By 2009, most servers were being shipped with x86-64 processors, and they dominate the low cost desktop and laptop markets which were not initially targeted by Itanium.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_102qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[8]</sup> In an article titled &quot;Intel&#x27;s Itanium is finally dead: The Itanic sunken by the x86 juggernaut&quot; Techspot declared &quot;Itanium&#x27;s promise ended up sunken by a lack of legacy 32-bit support and difficulties in working with the architecture for writing and maintaining software&quot;, while the dream of a single dominant <span class="inline text-[1em] leading-7">ISA</span> would be realized by the AMD64 extensions.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1g2qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[9]</sup></span>
<h2 id="history" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">History<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<h3 id="development-19892001" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Development: 1989–2001<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<h4 id="inception-19891994" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Inception: 1989–1994<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">In 1989, HP started to research an architecture that would exceed the expected limits of the <span class="inline text-[1em] leading-7">reduced instruction set computer</span> (RISC) architectures caused by the great increase in complexity needed for executing multiple <span class="inline text-[1em] leading-7">instructions per cycle</span> due to the need for dynamic <span class="inline text-[1em] leading-7">dependency</span> checking and precise <span class="inline text-[1em] leading-7">exception handling</span>. HP hired <span class="inline text-[1em] leading-7">Bob Rau</span> of <span class="inline text-[1em] leading-7">Cydrome</span> and <span class="inline text-[1em] leading-7">Josh Fisher</span> of <span class="inline text-[1em] leading-7">Multiflow</span>, the pioneers of <span class="inline text-[1em] leading-7">very long instruction word</span> (VLIW) computing. One VLIW instruction word can contain several independent <span class="inline text-[1em] leading-7">instructions</span>, which can be executed in parallel without having to evaluate them for independence. A <span class="inline text-[1em] leading-7">compiler</span> must attempt to find <span class="inline text-[1em] leading-7">valid combinations of instructions that can be executed at the same time</span>, effectively performing the instruction scheduling that conventional <span class="inline text-[1em] leading-7">superscalar processors</span> must do in hardware at runtime.</span>
<span class="mb-4 block break-words text-[1em] leading-7">HP researchers modified the classic VLIW into a new type of architecture, later named <span class="inline text-[1em] leading-7">Explicitly Parallel Instruction Computing</span> (EPIC), which differs by: having template bits which show which instructions are independent inside and between the bundles of three instructions, which enables the explicitly parallel execution of multiple bundles and increasing the processors&#x27; <span class="inline text-[1em] leading-7">issue width</span> without the need to recompile; by <span class="inline text-[1em] leading-7">predication</span> of instructions to reduce the need for <span class="inline text-[1em] leading-7">branches</span>; and by full interlocking to eliminate the <span class="inline text-[1em] leading-7">delay slots</span>. In EPIC the assignment of <span class="inline text-[1em] leading-7">execution units</span> to instructions and the timing of their issuing can be decided by hardware, unlike in the classic VLIW. HP intended to use these features in PA-WideWord, the planned successor to their <span class="inline text-[1em] leading-7">PA-RISC</span> ISA. EPIC was intended to provide the best balance between the efficient use of silicon area and electricity, and general-purpose flexibility.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_205abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[10]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_245abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[11]</sup> In 1993 HP held an internal competition to design the best (simulated) microarchitectures of a RISC and an EPIC type, led by Jerry Huck and <span class="inline text-[1em] leading-7">Rajiv Gupta</span> respectively. The EPIC team won, with over double the simulated performance of the RISC competitor.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2k5abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[12]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">At the same time Intel was also looking for ways to make better ISAs. In 1989 Intel had launched the <span class="inline text-[1em] leading-7">i860</span>, which it marketed for workstations, servers, and <span class="inline text-[1em] leading-7">iPSC</span> and <span class="inline text-[1em] leading-7">Paragon</span> supercomputers. It differed from other RISCs by being able to switch between the normal single instruction per cycle mode, and a mode where pairs of instructions are explicitly defined as parallel so as to execute them in the same cycle without having to do dependency checking. Another distinguishing feature were the instructions for an exposed floating-point pipeline, that enabled the tripling of throughput compared to the conventional floating-point instructions. Both of these features were left largely unused because compilers didn&#x27;t support them, a problem that later challenged Itanium too. Without them, i860&#x27;s parallelism (and thus performance) was no better than other RISCs, so it failed in the market. Itanium would adopt a more flexible form of explicit parallelism than i860 had.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_105qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[13]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In November 1993 HP approached Intel, seeking collaboration on an innovative future architecture.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_86abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[14]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_c6abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[15]</sup> At the time Intel was looking to extend x86 to 64 bits in a processor codenamed P7, which they found challenging.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_k6abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[16]</sup> Later Intel claimed that four different design teams had explored 64-bit extensions, but each of them concluded that it was not economically feasible.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_s6abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[17]</sup> At the meeting with HP, Intel&#x27;s engineers were impressed when Jerry Huck and <span class="inline text-[1em] leading-7">Rajiv Gupta</span> presented the PA-WideWord architecture they had designed to replace <span class="inline text-[1em] leading-7">PA-RISC</span>. &quot;When we saw WideWord, we saw a lot of things we had only been looking at doing, already in their full glory&quot;, said Intel&#x27;s <span class="inline text-[1em] leading-7">John Crawford</span>, who in 1994 became the chief architect of Merced, and who had earlier argued against extending the x86 with P7. HP&#x27;s Gupta recalled: &quot;I looked Albert Yu [Intel&#x27;s general manager for microprocessors] in the eyes and showed him we could run circles around <span class="inline text-[1em] leading-7">PowerPC</span>, that we could kill PowerPC, that we could kill the x86.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_246abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[1]</sup> Soon Intel and HP started conducting in-depth technical discussions at an HP office, where each side had six<!-- --> engineers who exchanged and discussed both companies&#x27; confidential architectural research. They then decided to use not only PA-WideWord, but also the more experimental <span class="inline text-[1em] leading-7">HP Labs</span> PlayDoh as the source of their joint future architecture.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2s6abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[19]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_306abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[20]</sup> Convinced of the superiority of the new project, in 1994 Intel canceled their existing plans for P7.</span>
<span class="mb-4 block break-words text-[1em] leading-7">In June 1994 Intel and HP announced their joint effort to make a new ISA that would adopt ideas of Wide Word and VLIW. Yu declared: &quot;If I were competitors, I&#x27;d be really worried. If you think you have a future, you don&#x27;t.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_86qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[1]</sup> On P7&#x27;s future, Intel said the alliance would impact it, but &quot;it is not clear&quot; whether it would &quot;fully encompass the new architecture&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_g6qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[21]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_k6qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[22]</sup> Later the same month, Intel said that some of the first features of the new architecture would start appearing on Intel chips as early as the P7, but the full version would appear sometime later.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_s6qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[23]</sup> In August 1994 <span class="inline text-[1em] leading-7">EE Times</span> reported that Intel told investors that P7 was being re-evaluated and possibly canceled in favor of the HP processor. Intel immediately issued a clarification, saying that P7 is still being defined, and that HP may contribute to its architecture. Later it was confirmed that the P7 codename had indeed passed to the HP-Intel processor. By early 1996 Intel revealed its new codename, <em>Merced</em>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1k6qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[24]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1o6qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[25]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">HP believed that it was no longer cost-effective for individual enterprise systems companies such as itself to develop proprietary microprocessors, so it partnered with Intel in 1994 to develop the IA-64 architecture, derived from EPIC. Intel was willing to undertake the very large development effort on IA-64 in the expectation that the resulting microprocessor would be used by the majority of enterprise systems manufacturers. HP and Intel initiated a large joint development effort with a goal of delivering the first product, Merced, in 1998.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_87abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[11]</sup></span>
<h4 id="design-and-delays-19942001" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Design and delays: 1994–2001<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">Merced was designed by a team of 500, which Intel later admitted was too inexperienced, with many recent college graduates. Crawford (Intel) was the chief architect, while Huck (HP) held the second position. Early in the development HP and Intel had a disagreement where Intel wanted more dedicated hardware for more floating-point instructions. HP prevailed upon the discovery of <span class="inline text-[1em] leading-7">a floating-point hardware bug</span> in Intel&#x27;s <span class="inline text-[1em] leading-7">Pentium</span>. When Merced was <span class="inline text-[1em] leading-7">floorplanned</span> for the first time in mid-1996, it turned out to be far too large, &quot;this was a lot worse than anything I&#x27;d seen before&quot;, said Crawford. The designers had to reduce the complexity (and thus performance) of subsystems, including the x86 unit and cutting the L2 cache to 96 KB. Eventually it was agreed that the size target could only be reached by using the <span class="inline text-[1em] leading-7">180 nm</span> process instead of the intended <span class="inline text-[1em] leading-7">250 nm</span>. Later problems emerged with attempts to speed up the critical paths without disturbing the other circuits&#x27; speed. Merced was <span class="inline text-[1em] leading-7">taped out</span> on 4 July 1999, and in August Intel produced the first complete test chip.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1o8abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[1]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">The expectations for Merced waned over time as delays and performance deficiencies emerged, shifting the focus and onus for success onto the HP-led second Itanium design, codenamed <em>McKinley</em>. In July 1997 the switch to the <span class="inline text-[1em] leading-7">180 nm process</span> delayed Merced into the second half of 1999.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_o8qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[26]</sup> Shortly before the reveal of <span class="inline text-[1em] leading-7">EPIC</span> at the Microprocessor Forum in October 1997, an analyst of the <span class="inline text-[1em] leading-7">Microprocessor Report</span> said that Itanium would &quot;not show the competitive performance until 2001. It will take the second version of the chip for the performance to get shown&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1g8qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[27]</sup> At the Forum, Intel&#x27;s <span class="inline text-[1em] leading-7">Fred Pollack</span> originated the &quot;wait for McKinley&quot; mantra when he said that it would double the Merced&#x27;s performance and would &quot;knock your socks off&quot;,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_208qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[28]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_248qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[29]</sup> while using the same 180 nm process as Merced.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2c8qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[30]</sup> Pollack also said that Merced&#x27;s x86 performance would be lower than the fastest x86 processors, and that x86 would &quot;continue to grow at its historical rates&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2k8qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[28]</sup> Intel said that IA-64 won&#x27;t have much presence in the consumer market for 5 to 10 years.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2s8qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[31]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Later it was reported that HP&#x27;s motivation when starting to design McKinley in 1996 was to have more control over the project so as to avoid the issues affecting Merced&#x27;s performance and schedule.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_89abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[32]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_c9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[33]</sup> The design team finalized McKinley&#x27;s project goals in 1997.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_k9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[34]</sup> In late May 1998 Merced was delayed to mid-2000, and by August 1998 analysts were questioning its commercial viability, given that McKinley would arrive shortly after with double the performance, as delays were causing Merced to turn into simply a development vehicle for the Itanium ecosystem. The &quot;wait for McKinley&quot; narrative was becoming prevalent.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_s9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[35]</sup> The same day it was reported that due to the delays, HP would extend its line of PA-RISC <span class="inline text-[1em] leading-7">PA-8000</span> series processors from PA-8500 to as far as PA-8900.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1c9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[36]</sup> In October 1998 HP announced its plans for four more generations of PA-RISC processors, with PA-8900 set to reach 1.2 GHz in 2003.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1k9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[37]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">By March 1999 some analysts expected Merced to ship in volume only in 2001, but the volume was widely expected to be low as most customers would wait for McKinley.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_89qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[32]</sup> In May 1999, two months before Merced&#x27;s <span class="inline text-[1em] leading-7">tape-out</span>, an analyst said that failure to tape-out before July would result in another delay.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_o9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[38]</sup> In July 1999, upon reports that the first silicon would be made in late August, analysts predicted a delay to late 2000, and came into agreement that Merced would be used chiefly for debugging and testing the IA-64 software. Linley Gwennap of <span class="inline text-[1em] leading-7">MPR</span> said of Merced that &quot;at this point, everyone is expecting it&#x27;s going to be late and slow, and the real advance is going to come from McKinley. What this does is puts a lot more pressure on McKinley and for that team to deliver&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_189qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[39]</sup> By then, Intel had revealed that Merced would be initially priced at $5000.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1g9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[40]</sup> In August 1999 HP advised some of their customers to skip Merced and wait for McKinley.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1o9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[41]</sup> By July 2000 HP told the press that the first Itanium systems would be for niche uses, and that &quot;You&#x27;re not going to put this stuff near your data center for several years.&quot;; HP expected its Itanium systems to outsell the PA-RISC systems only in 2005.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_209qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[42]</sup> The same July Intel told of another delay, due to a <span class="inline text-[1em] leading-7">stepping</span> change to fix bugs. Now only &quot;pilot systems&quot; would ship that year, while the general availability was pushed to the &quot;first half of 2001&quot;. Server makers had largely forgone spending on the R&amp;D for the Merced-based systems, instead using motherboards or whole servers of Intel&#x27;s design. To foster a wide ecosystem, by mid-2000 Intel had provided 15,000 Itaniums in 5,000 systems to software developers and hardware designers.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2g9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[43]</sup> In March 2001 Intel said Itanium systems would begin shipping to customers in the second quarter, followed by a broader deployment in the second half of the year. By then even Intel publicly acknowledged that many customers would wait for McKinley.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2o9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[44]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Itanium Server Sales forecast history<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8aabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[45]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_caabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[46]</sup></span>
<h4 id="expectations" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Expectations<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">During development, Intel, HP, and industry analysts predicted that IA-64 would dominate first in 64-bit servers and workstations, then expand to the lower-end servers, supplanting Xeon, and finally penetrate into the <span class="inline text-[1em] leading-7">personal computers</span>, eventually to supplant RISC and <span class="inline text-[1em] leading-7">complex instruction set computing</span> (CISC) architectures for all general-purpose applications, though not replacing x86 &quot;for the foreseeable future&quot; according to Intel.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_obabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[47]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_sbabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[12]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_10babav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[48]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_14babav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[49]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18babav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[50]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1cbabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[51]</sup> In 1997-1998, Intel CEO <span class="inline text-[1em] leading-7">Andy Grove</span> predicted that Itanium would not come to the desktop computers for four of five years after launch, and said &quot;I don&#x27;t see Merced appearing on a mainstream desktop inside of a decade&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1sbabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[52]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_20babav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[12]</sup> In contrast, Itanium was expected to capture 70% of the 64-bit server market in 2002.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_28babav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[53]</sup> Already in 1998 Itanium&#x27;s focus on the high end of the computer market was criticized for making it vulnerable to challengers expanding from the lower-end market segments, but many people in the computer industry feared voicing doubts about Itanium in the fear of Intel&#x27;s retaliation.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2gbabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[12]</sup> <span class="inline text-[1em] leading-7">Compaq</span> and <span class="inline text-[1em] leading-7">Silicon Graphics</span> decided to abandon further development of the <span class="inline text-[1em] leading-7">Alpha</span> and <span class="inline text-[1em] leading-7">MIPS</span> architectures respectively in favor of migrating to IA-64.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3obabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[54]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Several groups ported operating systems for the architecture, including <span class="inline text-[1em] leading-7">Microsoft Windows</span>, <span class="inline text-[1em] leading-7">OpenVMS</span>, <span class="inline text-[1em] leading-7">Linux</span>, <span class="inline text-[1em] leading-7">HP-UX</span>, <span class="inline text-[1em] leading-7">Solaris</span>,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1gbqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[55]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1kbqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[56]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1obqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[57]</sup> <span class="inline text-[1em] leading-7">Tru64 UNIX</span>,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_28bqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[54]</sup> and <span class="inline text-[1em] leading-7">Monterey/64</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2obqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[58]</sup> The latter three were canceled before reaching the market. By 1997, it was apparent that the IA-64 architecture and the compiler were much more difficult to implement than originally thought, and the delivery timeframe of Merced began slipping.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_30bqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[39]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Intel announced the official name of the processor, <em>Itanium</em> , on October 4, 1999.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gcabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[59]</sup> Within hours, the name <em><strong>Itanic</strong></em> had been coined on a <span class="inline text-[1em] leading-7">Usenet</span> newsgroup, a reference to the <span class="inline text-[1em] leading-7">RMS <em>Titanic</em></span>, the &quot;unsinkable&quot; <span class="inline text-[1em] leading-7">ocean liner</span> that sank on her maiden voyage in 1912.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1ocabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[60]</sup> &quot;Itanic&quot; was then used often by <em><span class="inline text-[1em] leading-7">The Register</span></em> ,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_28cabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[61]</sup> and others,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2gcabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[62]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2kcabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[63]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2ocabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[64]</sup> to imply that the multibillion-dollar investment in Itanium—and the early hype associated with it—would be followed by its relatively quick demise.</span>
<h3 id="itanium-merced-2001" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Itanium (Merced): 2001<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">After having sampled 40,000 chips to the partners, Intel launched Itanium on May 29, 2001, with first OEM systems from HP, IBM and Dell shipping to customers in June.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8dabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[65]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_cdabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[66]</sup> By then Itanium&#x27;s performance was not superior to competing RISC and CISC processors.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_kdabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[67]</sup> Itanium competed at the low-end (primarily four-<span class="inline text-[1em] leading-7">CPU</span> and smaller systems) with servers based on <span class="inline text-[1em] leading-7">x86</span> processors, and at the high-end with <span class="inline text-[1em] leading-7">IBM POWER</span> and <span class="inline text-[1em] leading-7">Sun Microsystems</span> <span class="inline text-[1em] leading-7">SPARC</span> processors. Intel repositioned Itanium to focus on the high-end business and <span class="inline text-[1em] leading-7">HPC</span> computing markets, attempting to duplicate the x86&#x27;s successful &quot;horizontal&quot; market (i.e., single architecture, multiple systems vendors). The success of this initial processor version was limited to replacing the <span class="inline text-[1em] leading-7">PA-RISC</span> in HP systems, <span class="inline text-[1em] leading-7">Alpha</span> in Compaq systems and <span class="inline text-[1em] leading-7">MIPS</span> in <span class="inline text-[1em] leading-7">SGI</span> systems, though IBM also delivered a supercomputer based on this processor.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3cdabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[68]</sup> POWER and SPARC remained strong, while the <span class="inline text-[1em] leading-7">32-bit</span> x86 architecture continued to grow into the enterprise space, building on the economies of scale fueled by its enormous installed base.</span>
<span class="mb-4 block break-words text-[1em] leading-7">Only a few thousand systems using the original <em>Merced</em> Itanium processor were sold, due to relatively poor performance, high cost and limited software availability.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gdqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[69]</sup> Recognizing that the lack of software could be a serious problem for the future, Intel made thousands of these early systems available to independent software vendors (ISVs) to stimulate development. HP and Intel brought the next-generation Itanium 2 processor to the market a year later. Few of the microarchitectural features of Merced would be carried over to all the subsequent Itanium designs, including the 16+16 KB L1 cache size and the 6-wide (two-bundle) instruction decoding.</span>













































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Attribute</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Details</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Launched</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">29 May–June 2001</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Discontinued</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">10 April 2003</span><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2h8eabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[70]</sup></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Common manufacturer</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Intel</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Max. CPU clock rate</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">733 to 800 MHz</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">FSB speeds</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">266 MT/s</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L2 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">96 KB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L3 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2 or 4 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Cores</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Socket</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">PAC418</span></td></tr></tbody></table></div>
<h3 id="itanium-2-mckinley-and-madison-20022006" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Itanium 2 (McKinley and Madison): 2002–2006<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">The <strong>Itanium 2</strong> processor was released in July 2002, and was marketed for enterprise servers rather than for the whole gamut of high-end computing. The first Itanium 2, code-named <em>McKinley</em> , was jointly developed by HP and Intel, led by the HP team at <span class="inline text-[1em] leading-7">Fort Collins, Colorado</span>, <span class="inline text-[1em] leading-7">taping out</span> in December 2000. It relieved many of the performance problems of the original Itanium processor, which were mostly caused by an inefficient memory subsystem by approximately halving the latency and doubling the fill bandwidth of each of the three levels of cache, while expanding the L2 cache from 96 to 256 KB. Floating-point data is excluded from the L1 cache, because the L2 cache&#x27;s higher bandwidth is more beneficial to typical floating-point applications than low latency. The L3 cache is now integrated on-chip rather than on a separate die, tripling in associativity and doubling in bus width. McKinley also greatly increases the number of possible instruction combinations in a VLIW-bundle and reaches 25% higher frequency, despite having only eight pipeline stages versus Merced&#x27;s ten.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18fabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[71]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1cfabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[34]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7"><em>McKinley</em> contains 221 million transistors (of which 25 million are for logic and 181 million for L3 cache), measured 19.5 mm by 21.6 mm (421 mm2) and was fabricated in a 180 nm, bulk CMOS process with six layers of aluminium metallization.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_cfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[72]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[73]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_kfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[74]</sup> In May 2003 it was disclosed that some McKinley processors can suffer from a critical-path erratum leading to a system&#x27;s crashing. It can be avoided by lowering the processor frequency to 800 MHz.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_sfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[75]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In 2003, <span class="inline text-[1em] leading-7">AMD</span> released the <span class="inline text-[1em] leading-7">Opteron</span> CPU, which implements its own <span class="inline text-[1em] leading-7">64-bit</span> architecture called <span class="inline text-[1em] leading-7">AMD64</span>. The Opteron gained rapid acceptance in the enterprise server space because it provided an easy upgrade from <span class="inline text-[1em] leading-7">x86</span>. Under the influence of Microsoft, Intel responded by implementing AMD&#x27;s x86-64 <span class="inline text-[1em] leading-7">instruction set architecture</span> instead of IA-64 in its <span class="inline text-[1em] leading-7">Xeon</span> microprocessors in 2004, resulting in a new industry-wide <em>de facto</em> standard.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_28gabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[54]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In 2003, Intel released a new Itanium 2 family member, codenamed <em>Madison</em> , initially with up to 1.5 GHz frequency and 6 MB of L3 cache. The <em>Madison 9M</em> chip released in November 2004 had 9 MB of L3 cache and frequency up to 1.6 GHz, reaching 1.67 GHz in July 2005. Both chips used a 130 nm process and were the basis of all new Itanium processors until Montecito was released in July 2006, specifically <em>Deerfield</em> being a low wattage <em>Madison</em> , and <em>Fanwood</em> being a version of <em>Madison 9M</em> for lower-end servers with one or two CPU sockets.</span>
<span class="mb-4 block break-words text-[1em] leading-7">In November 2005, the major Itanium server manufacturers joined with Intel and a number of software vendors to form the Itanium Solutions Alliance to promote the architecture and accelerate the software porting effort.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8habav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[76]</sup> The Alliance announced that its members would invest $10 billion in the Itanium Solutions Alliance by the end of the decade.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_ghabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[77]</sup></span>





















































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Attribute</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Details</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Launched</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8 July 2002</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Discontinued</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">16 November 2007</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Designed by</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">HP and Intel</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Product code</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">McKinley, Madison, Deerfield, Madison 9M, Fanwood</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Max. CPU clock rate</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">900 to 1667 MHz</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">FSB speeds</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 to 667 MT/s</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L2 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L3 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.5–9 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Technology node</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">180 nm to 130 nm</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Cores</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Socket</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">PAC611</span></td></tr></tbody></table></div>
<h3 id="itanium-2-9000-and-itanium-9100-2006-and-2007" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Itanium 2 9000 and Itanium 9100: 2006 and 2007<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">In early 2003, due to the success of IBM&#x27;s dual-core <span class="inline text-[1em] leading-7">POWER4</span>, Intel announced that the first <span class="inline text-[1em] leading-7">90 nm</span> Itanium processor, codenamed <em>Montecito</em> , would be delayed to 2005 so as to change it into a dual-core, thus merging it with the <em>Chivano</em> project.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18iqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[79]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1ciqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[80]</sup> In September 2004 Intel demonstrated a working Montecito system, and claimed that the inclusion of <span class="inline text-[1em] leading-7">hyper-threading</span> increases Montecito&#x27;s performance by 10-20% and that its frequency could reach 2 GHz.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1siqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[81]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_20iqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[82]</sup> After a delay to &quot;mid-2006&quot; and reduction of the frequency to 1.6 GHz,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_28iqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[83]</sup> on July 18 Intel delivered <em>Montecito</em> (marketed as the <strong>Itanium  2 9000</strong> series), a <span class="inline text-[1em] leading-7">dual-core</span> processor with a <span class="inline text-[1em] leading-7">switch-on-event multithreading</span> and split 256 KB + 1 MB L2 caches that roughly doubled the performance and decreased the energy consumption by about 20 percent.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3giqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[84]</sup> At 596 mm² die size and 1.72 billion transistors it was the largest microprocessor at the time. It was supposed to feature <span class="inline text-[1em] leading-7">Foxton Technology</span>, a very sophisticated frequency regulator, which failed to pass validation and was thus not enabled for customers.</span>
<span class="mb-4 block break-words text-[1em] leading-7">Intel released the <strong>Itanium 9100</strong> series, codenamed <em>Montvale</em> , in November 2007, retiring the &quot;Itanium 2&quot; brand.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_ojabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[85]</sup> Originally intended to use the <span class="inline text-[1em] leading-7">65 nm process</span>,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18jabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[86]</sup> it was changed into a fix of Montecito, enabling the demand-based switching (like <span class="inline text-[1em] leading-7">EIST</span>) and up to 667 MT/s <span class="inline text-[1em] leading-7">front-side bus</span>, which were intended for Montecito, plus a core-level <span class="inline text-[1em] leading-7">lockstep</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_28jabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[81]</sup> Montecito and Montvale were the last Itanium processors in which design <span class="inline text-[1em] leading-7">Hewlett-Packard</span>&#x27;s engineering team at Fort Collins had a key role, as the team was subsequently transferred to Intel&#x27;s ownership.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2ojabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[87]</sup></span>

















































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Attribute</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Details</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Launched</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">18 July 2006</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Discontinued</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">26 August 2011</span><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2h8jqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[88]</sup></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Product code</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Montecito, Montvale</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Max. CPU clock rate</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.4 GHz to 1.67 GHz</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">FSB speeds</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 to 667 MT/s</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L2 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 1 MB (I)</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L3 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">6–24 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Technology node</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">90 nm</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Cores</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1 or 2</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Socket</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">PAC611</span></td></tr></tbody></table></div>
<h3 id="itanium-9300-tukwila-2010" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Itanium 9300 (Tukwila): 2010<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">The original code name for the first Itanium with more than two cores was Tanglewood, but it was changed to Tukwila in late 2003 due to trademark issues.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8kqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[89]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_ckqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[90]</sup> Intel discussed a &quot;middle-of-the-decade Itanium&quot; to succeed Montecito, achieving ten times the performance of Madison.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_kkqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[91]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_okqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[80]</sup> It was being designed by the famed <span class="inline text-[1em] leading-7">DEC Alpha</span> team and was expected have eight new multithreading-focused cores. Intel claimed &quot;a lot more than two&quot; cores and more than seven times the performance of Madison.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18kqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[92]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1ckqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[93]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1gkqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[94]</sup> In early 2004 Intel told of &quot;plans to achieve up to double the performance over the Intel Xeon processor family at platform cost parity by 2007&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1okqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[95]</sup> By early 2005 Tukwila was redefined, now having fewer cores but focusing on single-threaded performance and multiprocessor scalability.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_20kqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[96]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In March 2005, Intel disclosed some details of Tukwila, the next Itanium processor after Montvale, to be released in 2007. Tukwila would have <span class="inline text-[1em] leading-7">four processor cores</span> and would replace the Itanium bus with a new <span class="inline text-[1em] leading-7">Common System Interface</span>, which would also be used by a new Xeon processor.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_olabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[97]</sup> Tukwila was to have a &quot;common platform architecture&quot; with a Xeon codenamed <em>Whitefield</em> ,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18labav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[86]</sup> which was canceled in October 2005,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1glabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[98]</sup> when Intel revised Tukwila&#x27;s delivery date to late 2008.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1olabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[99]</sup> In May 2009, the schedule for Tukwila, was revised again, with the release to OEMs planned for the first quarter of 2010.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_20labav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[100]</sup> The <strong>Itanium 9300</strong> series processor, codenamed <em>Tukwila</em> , was released on February 8, 2010, with greater performance and memory capacity.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2olabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[101]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">The device uses a 65 nm process, includes two to four cores, up to 24 <span class="inline text-[1em] leading-7">MB</span> on-die caches, <span class="inline text-[1em] leading-7">Hyper-Threading</span> technology and integrated memory controllers. It implements <span class="inline text-[1em] leading-7">double-device data correction</span>, which helps to fix memory errors. Tukwila also implements <span class="inline text-[1em] leading-7">Intel QuickPath Interconnect</span> (QPI) to replace the Itanium bus-based architecture. It has a peak interprocessor bandwidth of 96 GB/s and a peak memory bandwidth of 34 GB/s. With QuickPath, the processor has integrated memory controllers and interfaces the memory directly, using QPI interfaces to directly connect to other processors and I/O hubs. QuickPath is also used on Intel <span class="inline text-[1em] leading-7">x86-64</span> processors using the <em><span class="inline text-[1em] leading-7">Nehalem</span></em> microarchitecture, which possibly enabled Tukwila and Nehalem to use the same chipsets.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1olqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[102]</sup> Tukwila incorporates two memory controllers, each of which has two links to Scalable Memory Buffers, which in turn support multiple <span class="inline text-[1em] leading-7">DDR3</span> <span class="inline text-[1em] leading-7">DIMMs</span>,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2glqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[103]</sup> much like the Nehalem-based Xeon processor code-named <em><span class="inline text-[1em] leading-7">Beckton</span></em>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_30lqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[104]</sup></span>









































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Attribute</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Details</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Launched</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8 February 2010</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Discontinued</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2nd quarter of 2014</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Max. CPU clock rate</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.33 to 1.73 GHz</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L2 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 512 KB (I)</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L3 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">10–24 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Technology node</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">65 nm</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Cores</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2 or 4</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Socket</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">FC-LGA6 (LGA1248)</span></td></tr></tbody></table></div>
<h3 id="hp-vs-oracle" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]"><em>HP vs. Oracle</em><button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">During the 2012 <em>Hewlett-Packard Co. v. Oracle Corp.</em> support lawsuit, court documents unsealed by a Santa Clara County Court judge revealed that in 2008, Hewlett-Packard had paid Intel around $440 million to keep producing and updating Itanium microprocessors from 2009 to 2014. In 2010, the two companies signed another $250 million deal, which obliged Intel to continue making Itanium CPUs for HP&#x27;s machines until 2017. Under the terms of the agreements, HP had to pay for chips it gets from Intel, while Intel launches Tukwila, Poulson, Kittson, and Kittson+ chips in a bid to gradually boost performance of the platform.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gnabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[105]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_knabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[106]</sup></span>
<h3 id="itanium-9500-poulson-2012" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Itanium 9500 (Poulson): 2012<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">Intel first mentioned Poulson on March 1, 2005, at the Spring <span class="inline text-[1em] leading-7">IDF</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_goabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[107]</sup> In June 2007 Intel said that Poulson would use a <span class="inline text-[1em] leading-7">32 nm</span> process technology, skipping the <span class="inline text-[1em] leading-7">45 nm</span> process.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18oabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[108]</sup> This was necessary for catching up after Itanium&#x27;s delays left it at <span class="inline text-[1em] leading-7">90 nm</span> competing against <span class="inline text-[1em] leading-7">65 nm</span> and <span class="inline text-[1em] leading-7">45 nm</span> processors.</span>
<span class="mb-4 block break-words text-[1em] leading-7">At <span class="inline text-[1em] leading-7">ISSCC</span> 2011, Intel presented a paper called &quot;A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium Processor for Mission Critical Servers.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_goqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[109]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_koqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[110]</sup> Analyst David Kanter speculated that Poulson would use a new microarchitecture, with a more advanced form of multithreading that uses up to two threads, to improve performance for single threaded and multithreaded workloads.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_soqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[111]</sup> Some information was also released at the <span class="inline text-[1em] leading-7">Hot Chips</span> conference.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1coqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[112]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1goqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[113]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Information presented improvements in multithreading, resiliency improvements (<span class="inline text-[1em] leading-7">Intel Instruction Replay</span> RAS) and few new instructions (thread priority, integer instruction, cache prefetching, and data access hints).</span>
<span class="mb-4 block break-words text-[1em] leading-7">Poulson was released on November 8, 2012, as the <strong>Itanium 9500</strong> series processor. It is the follow-on processor to Tukwila. It features eight cores and has a 12-wide issue architecture, multithreading enhancements, and new instructions to take advantage of parallelism, especially in virtualization.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gpqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[102]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_kpqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[114]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_opqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[115]</sup> The Poulson L3 cache size is 32 MB and common for all cores, not divided like previously. L2 cache size is 6 MB, 512 I <span class="inline text-[1em] leading-7">KB</span>, 256 D KB per core.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18pqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[109]</sup> Die size is 544 mm², less than its predecessor Tukwila (698.75 mm²).<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1gpqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[116]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1kpqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[117]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Intel&#x27;s Product Change Notification (PCN) 111456-01 lists four models of Itanium 9500 series <span class="inline text-[1em] leading-7">CPU</span>, which was later removed in a revised document.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gqabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[118]</sup> The parts were later listed in Intel&#x27;s Material Declaration Data Sheets (MDDS) database.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_oqabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[119]</sup> Intel later posted Itanium 9500 reference manual.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_10qabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[120]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">The models are the following:<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8qqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[118]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_cqqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[121]</sup></span>






























<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Processor number</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Frequency</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Cache</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9520</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.73 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">20MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9540</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2.13 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">24MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9550</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2.40 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9560</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2.53 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32MB</span></td></tr></tbody></table></div>













































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Attribute</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Details</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Launched</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8 November 2012</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Discontinued</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">30 January 2020</span><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2h8rqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[122]</sup></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Product code</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Poulson, Kittson</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Max. CPU clock rate</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.73 to 2.67 GHz</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L2 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 512 KB (I)</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">L3 cache</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">20–32 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Technology node</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32 nm</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Cores</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4 or 8</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Socket</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">FC-LGA6 (LGA1248)</span></td></tr></tbody></table></div>
<h3 id="itanium-9700-kittson-2017" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Itanium 9700 (Kittson): 2017<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">Intel had committed to at least one more generation after Poulson, first mentioning Kittson on 14 June 2007.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8sqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[108]</sup> Kittson was supposed to be on a 22 nm process and use the same <span class="inline text-[1em] leading-7">LGA2011</span> socket and platform as <span class="inline text-[1em] leading-7">Xeons</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_10sqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[123]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_14sqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[124]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_18sqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[125]</sup> On 31 January 2013 Intel issued an update to their plans for Kittson: it would have the same <span class="inline text-[1em] leading-7">LGA1248</span> socket and 32 nm process as Poulson, thus effectively halting any further development of Itanium processors.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1osqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[126]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In April 2015, Intel, although it had not yet confirmed formal specifications, did confirm that it continued to work on the project.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8tabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[127]</sup> Meanwhile, the aggressively multicore Xeon E7 platform displaced Itanium-based solutions in the Intel roadmap.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gtabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[128]</sup> Even <span class="inline text-[1em] leading-7">Hewlett-Packard</span>, the main proponent and customer for Itanium, began selling <span class="inline text-[1em] leading-7">x86</span>-based <span class="inline text-[1em] leading-7">Superdome</span> and <span class="inline text-[1em] leading-7">NonStop</span> servers, and started to treat the Itanium-based versions as legacy products.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1otabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[129]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1stabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[130]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Intel officially launched the <strong>Itanium 9700</strong> series processor family on May 11, 2017.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_gtqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[131]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_ktqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[4]</sup> Kittson has no microarchitecture improvements over Poulson; despite nominally having a different stepping, it is functionally identical with the 9500 series, even having exactly the same bugs, the only difference being the 133 MHz higher frequency of 9760 and 9750 over 9560 and 9550 respectively.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_stqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[132]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_10tqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[133]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Intel announced that the 9700 series would be the last Itanium chips produced.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8uabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[3]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_cuabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[4]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">The models are:<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_8uqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[134]</sup></span>








































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Processor number</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Cores</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Threads</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Frequency</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Cache</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9720</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.73 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">20 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9740</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">16</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2.13 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">24 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9750</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2.53 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32 MB</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9760</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">16</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2.66 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32 MB</span></td></tr></tbody></table></div>
<h2 id="market-share" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Market share<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<span class="mb-4 block break-words text-[1em] leading-7">Compared to its <span class="inline text-[1em] leading-7">Xeon</span> family of server processors, Itanium was never a high-volume product for Intel. Intel does not release production numbers, but one industry analyst estimated that the production rate was 200,000 processors per year in 2007.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_h0abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[135]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">According to <span class="inline text-[1em] leading-7">Gartner Inc.</span>, the total number of Itanium servers (not processors) sold by all vendors in 2007, was about 55,000 (It is unclear whether clustered servers counted as a single server or not.).<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_h0qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[84]</sup> This compares with 417,000 RISC servers (spread across all RISC vendors) and 8.4 million x86 servers. <span class="inline text-[1em] leading-7">IDC</span> reports that a total of 184,000 Itanium-based systems were sold from 2001 through 2007. For the combined POWER/SPARC/Itanium systems market, IDC reports that POWER captured 42% of revenue and SPARC captured 32%, while Itanium-based system revenue reached 26% in the second quarter of 2008.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_110qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[136]</sup> According to an IDC analyst, in 2007, HP accounted for perhaps 80% of Itanium systems revenue.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_190qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[84]</sup> According to Gartner, in 2008, HP accounted for 95% of Itanium sales.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1h0qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[137]</sup> HP&#x27;s Itanium system sales were at an annual rate of $4.4Bn at the end of 2008, and declined to $3.5Bn by the end of 2009,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1p0qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[8]</sup> compared to a 35% decline in UNIX system revenue for Sun and an 11% drop for IBM, with an x86-64 server revenue increase of 14% during this period.</span>
<span class="mb-4 block break-words text-[1em] leading-7">Shipments of Itanium servers continued to decline in the years following 2012, with the RISC/Itanium Unix segment experiencing sharp drops, such as 38.8% in global shipments in Q1 2013.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_91abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[33]</sup> By the mid-2010s, Itanium had become increasingly niche, supported primarily by Hewlett Packard Enterprise (HPE) for mission-critical Integrity servers. The final Kittson-based Itanium 9700 series was released in 2017, but volumes remained low. Intel ceased accepting new orders in January 2020, with last shipments completed by July 2021, marking the end of production amid negligible market presence outside specialized enterprise applications.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_h1abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[6]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_l1abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[7]</sup></span>
<h2 id="hardware-support" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Hardware support<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<h3 id="systems" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Systems<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
































































































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Company</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Start Year</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">End Year</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Last Product</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">CPUs</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">HP/HPE</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2021</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Integrity</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Compaq</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2002</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">ProLiant 590</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–4</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">IBM</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2005</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">System x 455</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–16</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Dell</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">PowerEdge 7250</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–4</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Hitachi</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2008</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">BladeSymphony 1000</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–16</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Unisys</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2002</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2009</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">ES7000/one</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">SGI</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2011</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Altix 4000</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–2048</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Fujitsu</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2005</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">PRIMEQUEST</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Bull</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2002</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">pre-2015</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">NovaScale 9410</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">NEC</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2002</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2012</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">nx7700i</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Inspur</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2010</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">pre-2015</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">TianSuo K1 950</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4–32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Huawei</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2012</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">pre-2015</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Itanium-based servers (Intel SR9600WL reference)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–4</span></td></tr></tbody></table></div>
<span class="mb-4 block break-words text-[1em] leading-7">By 2006, HP manufactured at least 80% of all Itanium systems, and sold 7,200 in the first quarter of 2006.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_93abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[138]</sup> The bulk of systems sold were <span class="inline text-[1em] leading-7">enterprise servers</span> and machines for large-scale technical computing, with an average selling price per system in excess of US$200,000. A typical system used eight or more Itanium processors.</span>
<span class="mb-4 block break-words text-[1em] leading-7">By 2012, only a few manufacturers offered Itanium systems, including <span class="inline text-[1em] leading-7">HP</span>, <span class="inline text-[1em] leading-7">Bull</span>, <span class="inline text-[1em] leading-7">NEC</span>, <span class="inline text-[1em] leading-7">Inspur</span> and <span class="inline text-[1em] leading-7">Huawei</span>. In addition, <span class="inline text-[1em] leading-7">Intel</span> offered a chassis that could be used by <span class="inline text-[1em] leading-7">system integrators</span> to build Itanium systems.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_213qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[139]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">By 2015, only HP supplied Itanium-based systems.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_94abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[127]</sup> When HP split in late 2015, Itanium systems (branded as <span class="inline text-[1em] leading-7">Integrity</span>)<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_p4abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[140]</sup> were handled by <span class="inline text-[1em] leading-7">Hewlett Packard Enterprise</span> (HPE), with a major update in 2017 (Integrity i6, and HP-UX 11i v3 Update 16). HPE also supports a few other operating systems, including <span class="inline text-[1em] leading-7">Windows</span> up to Server 2008 R2, <span class="inline text-[1em] leading-7">Linux</span>, <span class="inline text-[1em] leading-7">OpenVMS</span> and <span class="inline text-[1em] leading-7">NonStop</span>. Itanium is not affected by <span class="inline text-[1em] leading-7">Spectre</span> or <span class="inline text-[1em] leading-7">Meltdown</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2p4abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[141]</sup></span>
<h3 id="chipsets" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Chipsets<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">Prior to the 9300-series (<span class="inline text-[1em] leading-7">Tukwila</span>), chipsets were needed to connect to the main memory and I/O devices, as the <span class="inline text-[1em] leading-7">front-side bus</span> to the <span class="inline text-[1em] leading-7">chipset</span> was the sole operational connection to the processor. Two generations of buses existed: the original <em>Itanium processor system bus</em> (a.k.a. <em>Merced bus</em>) had a 64 bit data width and 133 MHz clock with <span class="inline text-[1em] leading-7">DDR</span> (266 MT/s), being soon superseded by the 128-bit 200 MHz DDR (400 MT/s) <em>Itanium 2 processor system bus</em> (a.k.a. <em>McKinley bus</em>), which later reached 533 and 667 MT/s. Up to four CPUs per single bus could be used, but prior to the 9000-series the bus speeds of over 400 MT/s were limited to up to two processors per bus.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_295abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[142]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2d5abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[143]</sup> As no Itanium chipset could connect to more than four sockets, high-end servers needed multiple interconnected chipsets.</span>
<span class="mb-4 block break-words text-[1em] leading-7">The &quot;Tukwila&quot; Itanium processor model had been designed to share a common chipset with the Intel Xeon processor EX (Intel&#x27;s Xeon processor designed for four processor and larger servers). The goal was to streamline system development and reduce costs for server OEMs, many of which develop both Itanium- and Xeon-based servers. However, in 2013, this goal was pushed back to be &quot;evaluated for future implementation opportunities&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_95qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[144]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In the times before on-chip memory controllers and <span class="inline text-[1em] leading-7">QPI</span>, enterprise server manufacturers differentiated their systems by designing and developing chipsets that interface the processor to memory, interconnections, and peripheral controllers. &quot;Enterprise server&quot; referred to the then-lucrative market segment of high-end servers with high <span class="inline text-[1em] leading-7">reliability, availability and serviceability</span> and typically 16+ processor sockets, justifying their pricing by having a custom system-level architecture with their own chipsets at its heart, with capabilities far beyond what two-socket &quot;commodity servers&quot; could offer. Development of a chipset costs tens of millions of dollars and so represented a major commitment to the use of Itanium.</span>
<span class="mb-4 block break-words text-[1em] leading-7">Neither Intel nor IBM would develop Itanium 2 chipsets to support newer technologies such as <span class="inline text-[1em] leading-7">DDR2</span> or <span class="inline text-[1em] leading-7">PCI Express</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_p6qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[145]</sup> Before &quot;Tukwila&quot; moved away from the FSB, chipsets supporting such technologies were manufactured by all Itanium server vendors, such as HP, Fujitsu, SGI, NEC, and Hitachi.</span>
<h4 id="intel" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Intel<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">The first generation of Itanium received no vendor-specific chipsets, only Intel&#x27;s 460GX consisting of ten distinct chips. It supported up to four CPUs and 64 GB of memory at 4.2 GB/s, which is twice the system bus&#x27;s bandwidth. Addresses and data were handled by two different chips. 460GX had an <span class="inline text-[1em] leading-7">AGP</span> X4 graphics bus, two 64-bit 66 MHz <span class="inline text-[1em] leading-7">PCI</span> buses and configurable 33 MHz dual 32-bit or single 64-bit PCI bus(es).<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_p7qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[146]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">There were many custom chipset designs for Itanium 2, but many smaller vendors chose to use Intel&#x27;s E8870 chipset. It supports 128 GB of <span class="inline text-[1em] leading-7">DDR SDRAM</span> at 6.4 GB/s. It was originally designed for <span class="inline text-[1em] leading-7">Rambus</span> <span class="inline text-[1em] leading-7">RDRAM</span> <span class="inline text-[1em] leading-7">serial</span> memory, but when RDRAM failed, Intel added four DDR SDRAM-to-RDRAM converter chips to the chipset.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_198abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[147]</sup> When Intel had previously made such a converter for Pentium III chipsets 820 and 840, it drastically cut performance.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1h8abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[148]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1l8abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[149]</sup> E8870 provides eight 133 MHz <span class="inline text-[1em] leading-7">PCI-X</span> buses (4.2 GB/s total because of bottlenecks) and a <span class="inline text-[1em] leading-7">ICH4</span> hub with six <span class="inline text-[1em] leading-7">USB 2.0</span> ports. Two E8870 can be linked together by two E8870SP Scalability Port Switches, each containing a 1MB (~200,000 cache lines) <span class="inline text-[1em] leading-7">snoop filter</span>, to create an 8-socket system with double the memory and PCI-X capacity, but still only one ICH4. Further expansion to 16 sockets was planned.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2t8abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[150]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_318abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[151]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_358abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[152]</sup> In 2004 Intel revealed plans for its next Itanium chipset, codenamed <em>Bayshore</em> , to support <span class="inline text-[1em] leading-7">PCI-e</span> and <span class="inline text-[1em] leading-7">DDR2</span> memory, but canceled it the same year.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_458abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[153]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_498abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[145]</sup></span>
<h4 id="hewlett-packard" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Hewlett-Packard<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">HP has designed four different chipsets for Itanium 2: zx1, sx1000, zx2 and sx2000. All support 4 sockets per chipset, but sx1000 and sx2000 support interconnection of up to 16 chipsets to create up to a 64 socket system. As it was developed in collaboration with Itanium 2&#x27;s development, booting the first Itanium 2 in February 2001,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_99abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[154]</sup> zx1 became the first Itanium 2 chipset available and later in 2004 also the first to support 533 MT/s FSB. In its basic two-chip version it directly provides four channels of <span class="inline text-[1em] leading-7">DDR-266</span> memory, giving 8.5 GB/s of bandwidth and 32 GB of capacity (though 12 DIMM slots).<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_p9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[155]</sup> In versions with memory expander boards memory bandwidth reaches 12.8 GB/s, while the maximum capacity for the initial two-board 48 DIMM expanders was 96 GB, and the later single-board 32 DIMM expander up to 128 GB. The memory latency increases by 25 nanoseconds from 80 ns due to the expanders. Eight independent links went to the PCI-X and other peripheral devices (e.g. <span class="inline text-[1em] leading-7">AGP</span> in workstations), totaling 4 GB/s.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_199abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[156]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1d9abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[157]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">HP&#x27;s first high-end Itanium chipset was sx1000, launched in mid-2003 with the <span class="inline text-[1em] leading-7">Integrity Superdome</span> flagship server. It has two independent front-side buses, each bus supporting two sockets, giving 12.8 GB/s of combined bandwidth from the processors to the chipset. It has four links to data-only memory buffers and supports 64 GB of HP-designed 125 MHz memory at 16 GB/s. The above components form a system board called a <em>cell</em>. Two cells can be directly connected together to create an 8-socket <span class="inline text-[1em] leading-7">glueless</span> system. To connect four cells together, a pair of 8-ported <span class="inline text-[1em] leading-7">crossbar switches</span> is needed (adding 64 <span class="inline text-[1em] leading-7">ns</span> to inter-cell memory accesses), while four such pairs of crossbar switches are needed for the top-end system of 16 cells (64 sockets), giving 32 GB/s of <span class="inline text-[1em] leading-7">bisection bandwidth</span>. Cells maintain cache coherence through in-memory <span class="inline text-[1em] leading-7">directories</span>, which causes the minimum memory latency to be 241 ns. The latency to the most remote (<span class="inline text-[1em] leading-7">NUMA</span>) memory is 463 ns. The per-cell bandwidth to the I/O subsystems is 2 GB/s, despite the presence of 8 GB/s worth of PCI-X buses in each I/O subsystem.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_299qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[158]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2d9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[159]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2h9qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[160]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">HP launched sx2000 in March 2006 to succeed sx1000. Its two FSBs operate at 533 MT/s. It supports up to 128 GB of memory at 17 GB/s. The memory is of HP&#x27;s custom design, using the <span class="inline text-[1em] leading-7">DDR2</span> protocol, but twice as tall as the standard modules and with redundant address and control signal contacts. For the inter-chipset communication, 25.5 GB/s is available on each sx2000 through its three <span class="inline text-[1em] leading-7">serial</span> links that can connect to a set of three <span class="inline text-[1em] leading-7">independent</span> <span class="inline text-[1em] leading-7">crossbars</span>, which connect to other cells or up to 3 other sets of 3 crossbars. The multi-cell configurations are the same as with sx1000, except the parallelism of the sets of crossbars has been increased from 2 to 3. The maximum configuration of 64 sockets has 72 GB/s of sustainable <span class="inline text-[1em] leading-7">bisection bandwidth</span>. The chipset&#x27;s connection to its I/O module is now serial with an 8.5 GB/s peak and 5.5 GB/s sustained bandwidth, the I/O module having either 12 <span class="inline text-[1em] leading-7">PCI-X</span> buses at up to 266 MHz, or 6 PCI-X buses and 6 <span class="inline text-[1em] leading-7">PCIe</span> 1.1 ×8 slots. It is the last chipset to support HP&#x27;s <span class="inline text-[1em] leading-7">PA-RISC</span> processors (<span class="inline text-[1em] leading-7">PA-8900</span>).<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2haabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[161]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">HP launched the first zx2-based servers in September 2006. zx2 can operate the FSB at 667 MT/s with two CPUs or 533 MT/s with four CPUs. It connects to the <span class="inline text-[1em] leading-7">DDR2</span> memory either directly, supporting 32 GB at up to 14.2 GB/s, or through expander boards, supporting up to 384 GB at 17 GB/s. The minimum open-page latency is 60 to 78 ns. 9.8 GB/s are available through eight independent links to the I/O adapters, which can include PCIe ×8 or 266 MHz PCI-X.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_haqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[162]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_laqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[163]</sup></span>
<h4 id="others" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Others<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">In May 2003, IBM launched the XA-64 chipset for Itanium 2. It used many of the same technologies as the first two generations of XA-32 chipsets for <span class="inline text-[1em] leading-7">Xeon</span>, but by the time of the third gen XA-32 IBM had decided to discontinue its Itanium products. XA-64 supported 56 GB of <span class="inline text-[1em] leading-7">DDR SDRAM</span> in 28 slots at 6.4 GB/s, though due to bottlenecks only 3.2 GB/s could go to the CPU and other 2 GB/s to devices for a 5.2 GB/s total. The CPU&#x27;s memory bottleneck was mitigated by an off-chip 64 MB <span class="inline text-[1em] leading-7">DRAM</span> L4 cache, which also worked as a <span class="inline text-[1em] leading-7">snoop filter</span> in multi-chipset systems. The combined bandwidth of the four <span class="inline text-[1em] leading-7">PCI-X</span> buses and other I/O is bottlenecked to 2 GB/s per chipset. Two or four chipsets can be connected to make an 8 or 16 socket system.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1hbqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[164]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">SGI</span>&#x27;s <span class="inline text-[1em] leading-7">Altix</span> supercomputers and servers used the SHUB (Super-Hub) chipset, which supports two Itanium 2 sockets. The initial version used <span class="inline text-[1em] leading-7">DDR memory</span> through four buses for up to 12.8 GB/s bandwidth, and up to 32 GB of capacity across 16 slots. A 2.4 GB/s <span class="inline text-[1em] leading-7">XIO</span> channel connected to a module with up to six 64-bit 133 MHz <span class="inline text-[1em] leading-7">PCI-X</span> buses. SHUBs can be interconnected by the dual 6.4 GB/s <span class="inline text-[1em] leading-7">NUMAlink</span>4 link planes to create a 512-socket cache-coherent single-image system. A cache for the in-memory <span class="inline text-[1em] leading-7">coherence directory</span> saves memory bandwidth and reduces latency. The latency to the local memory is 132 ns, and each crossing of a NUMAlink4 router adds 50 ns. I/O modules with four 133 MHz PCI-X buses can connect directly to the NUMAlink4 network.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1tcabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[165]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_21cabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[166]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_25cabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[167]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_29cabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[168]</sup> SGI&#x27;s second-generation SHUB 2.0 chipset supported up to 48 GB of <span class="inline text-[1em] leading-7">DDR2</span> memory, 667 MT/s FSB, and could connect to I/O modules providing <span class="inline text-[1em] leading-7">PCI Express</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_31cabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[169]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_35cabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[170]</sup> It supports only four local threads, so when having two dual-core CPUs per chipset, <span class="inline text-[1em] leading-7">Hyper-Threading</span> must be disabled.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3lcabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[171]</sup></span>
<h2 id="software-support" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Software support<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<h3 id="unix" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Unix<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<ul class="marker:text-primary my-4 ml-6 list-disc space-y-2 text-[1em]">
<li class="text-[1em]"><span class="inline text-[1em] leading-7">HP-UX</span> 11i v3 (supported until December 31, 2025)</li>
</ul>
<h3 id="bsd" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">BSD<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<ul class="marker:text-primary my-4 ml-6 list-disc space-y-2 text-[1em]">
<li class="text-[1em]"><span class="inline text-[1em] leading-7">NetBSD</span> (a tier II port<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_39eqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[172]</sup> that &quot;is a work-in-progress effort to port NetBSD to the Itanium family of processors. Currently no formal release is available.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_59eqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[173]</sup>)</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">FreeBSD</span> (unsupported since 31 October 2018)</li>
</ul>
<h3 id="linux" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Linux<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">The Trillian Project was an effort by an industry consortium to port the <span class="inline text-[1em] leading-7">Linux</span> kernel to the Itanium processor. The project started in May 1999 with the goal of releasing the distribution in time for the initial release of Itanium, then scheduled for early 2000.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_hfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[174]</sup> By the end of 1999, the project included <span class="inline text-[1em] leading-7">Caldera Systems</span>, <span class="inline text-[1em] leading-7">CERN</span>, <span class="inline text-[1em] leading-7">Cygnus Solutions</span>, <span class="inline text-[1em] leading-7">Hewlett-Packard</span>, <span class="inline text-[1em] leading-7">IBM</span>, <span class="inline text-[1em] leading-7">Intel</span>, <span class="inline text-[1em] leading-7">Red Hat</span>, <span class="inline text-[1em] leading-7">SGI</span>, <span class="inline text-[1em] leading-7">SuSE</span>, <span class="inline text-[1em] leading-7">TurboLinux</span> and <span class="inline text-[1em] leading-7">VA Linux Systems</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3hfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[175]</sup> The project released the resulting code in February 2000.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3pfqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[174]</sup> The code then became part of the <span class="inline text-[1em] leading-7">mainline Linux kernel</span> more than a year before the release of the first Itanium processor. The Trillian project was able to do this for two reasons:</span>
<ul class="marker:text-primary my-4 ml-6 list-disc space-y-2 text-[1em]">
<li class="text-[1em]">the <span class="inline text-[1em] leading-7">free</span> and <span class="inline text-[1em] leading-7">open source</span> <span class="inline text-[1em] leading-7">GCC</span> compiler had already been enhanced to support the Itanium architecture.</li>
<li class="text-[1em]">a free and open source simulator had been developed to simulate an Itanium processor on an existing computer.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2hgabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[176]</sup></li>
</ul>
<span class="mb-4 block break-words text-[1em] leading-7">After the successful completion of Project Trillian, the resulting Linux kernel was used by all of the manufacturers of Itanium systems (<span class="inline text-[1em] leading-7">HP</span>, <span class="inline text-[1em] leading-7">IBM</span>, <span class="inline text-[1em] leading-7">Dell</span>, <span class="inline text-[1em] leading-7">SGI</span>, <span class="inline text-[1em] leading-7">Fujitsu</span>, <span class="inline text-[1em] leading-7">Unisys</span>, <span class="inline text-[1em] leading-7">Hitachi</span>, and <span class="inline text-[1em] leading-7">Groupe Bull</span>). With the notable exception of HP, Linux is either the primary OS or the only OS the manufacturer supports for Itanium. Ongoing free and open source software support for Linux on Itanium subsequently coalesced at <span class="inline text-[1em] leading-7">Gelato</span>.</span>
<h4 id="distribution-support" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Distribution support<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">In 2005, Fedora Linux started adding support for Itanium<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_9hqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[177]</sup> and Novell added support for SUSE Linux.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_hhqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[178]</sup> In 2007, <span class="inline text-[1em] leading-7">CentOS</span> added support for Itanium in a new release.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_11hqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[179]</sup></span>
<ul class="marker:text-primary my-4 ml-6 list-disc space-y-2 text-[1em]">
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Debian</span> (official support was dropped in Debian 8; unofficial support available through Debian Ports until June 9, 2024<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_69iabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[180]</sup>)</li>
<li class="text-[1em]">EPIC Slack - an unofficial port of <span class="inline text-[1em] leading-7">Slackware</span> - specifically supports <span class="inline text-[1em] leading-7">IA-64</span> (and hence Itanium) since its release in May 2024.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_chiabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[181]</sup></li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Gentoo Linux</span> (deprecated in July 2024; profiles removed September 2024<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_6piabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[182]</sup>)</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Red Hat Enterprise Linux</span> (unsupported since RHEL 6, had support in RHEL 5 until 2017, which supported other platforms until November 30, 2020)</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">SUSE Linux</span> 11 (supported until 2019, for other platforms SUSE 11 was supported until 2022).</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">T2 SDE</span> supports Itanium in its <span class="inline text-[1em] leading-7">IA-64</span> port.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_bhiabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[183]</sup></li>
</ul>
<h4 id="deprecation" class="group relative mb-1.5 mt-7 scroll-mt-24 font-serif text-[1.142857em] font-semibold" node="[object Object]">Deprecation<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h4>
<span class="mb-4 block break-words text-[1em] leading-7">In 2009, Red Hat dropped Itanium support in Enterprise Linux 6.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_9jabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[184]</sup> Ubuntu 10.10 dropped support for Itanium.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_hjabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[185]</sup> In 2021, Linus Torvalds marked the Itanium code as orphaned. Torvalds said:</span>
<blockquote node="[object Object]" class="border-border-l1 text-fg-secondary my-6 border-l-2 pl-3 italic">
<span class="mb-4 block break-words text-[1em] leading-7">&quot;HPE no longer accepts orders for new Itanium hardware, and Intel stopped accepting orders a year ago. While intel is still officially shipping chips until July 29, 2021, it&#x27;s unlikely that any such orders actually exist. <span class="inline text-[1em] leading-7">It&#x27;s dead, Jim</span>.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_29jqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[186]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2pjqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[187]</sup></span>
</blockquote>
<span class="mb-4 block break-words text-[1em] leading-7">Support for Itanium was removed in Linux 6.7<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_9kabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[188]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_dkabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[189]</sup> and is since then maintained <span class="inline text-[1em] leading-7">out-of-tree</span>.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_tkabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[190]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_11kabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[191]</sup></span>
<h3 id="microsoft-windows" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Microsoft Windows<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<ul class="marker:text-primary my-4 ml-6 list-disc space-y-2 text-[1em]">
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Windows XP 64-Bit Edition</span> (unsupported since June 30, 2005)</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Windows Server 2003</span> (unsupported since July 14, 2015)</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Windows Server 2008</span> (unsupported since January 14, 2020, paid Extended Security Updates not available on Itanium)</li>
<li class="text-[1em]"><span class="inline text-[1em] leading-7">Windows Server 2008 R2</span> (unsupported since January 14, 2020, paid Extended Security Updates not available on Itanium; last Windows version to support Itanium processors)</li>
</ul>
<h3 id="openvms" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">OpenVMS<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">In 2001, <span class="inline text-[1em] leading-7">Compaq</span> announced that OpenVMS would be ported to the Itanium architecture.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_hmabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[192]</sup> This led to the creation of the V8.x releases of OpenVMS, which support both Itanium-based <span class="inline text-[1em] leading-7">HPE Integrity Servers</span> and <span class="inline text-[1em] leading-7">DEC Alpha</span> hardware.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_19mabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[193]</sup> Since the Itanium porting effort began, ownership of OpenVMS transferred from Compaq to HP in 2001, and then to VMS Software Inc. (VSI) in 2014.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1hmabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[194]</sup> Noteworthy releases include:</span>
<ul class="marker:text-primary my-4 ml-6 list-disc space-y-2 text-[1em]">
<li class="text-[1em]">V8.0 (2003) - First pre-production release of OpenVMS on Itanium available outside HP.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_49mqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[193]</sup></li>
<li class="text-[1em]">V8.2 (2005) - First production-grade release of OpenVMS on Itanium.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_4hmqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[193]</sup></li>
<li class="text-[1em]">V8.4 (2010) - Final release of OpenVMS supported by HP. Support ended on December 31, 2020.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_4pmqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[195]</sup></li>
<li class="text-[1em]">V8.4-2L3 (2021) - Final release of OpenVMS on Itanium supported by VSI, with ongoing support as of 2025.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_51mqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[196]</sup></li>
</ul>
<span class="mb-4 block break-words text-[1em] leading-7">Support for Itanium has been dropped in the V9.x releases of OpenVMS, which run on x86-64 only.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_9nabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[196]</sup></span>
<h3 id="nonstop-os" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">NonStop OS<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">NonStop OS</span> was ported from <span class="inline text-[1em] leading-7">MIPS</span>-based hardware to Itanium in 2005.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_loabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[197]</sup> NonStop OS was later ported to x86-64 in 2015. Sales of Itanium-based NonStop hardware ended in 2020, with support ending in 2025.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_toabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[198]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_11oabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[199]</sup></span>
<h3 id="compiler" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Compiler<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">GNU Compiler Collection</span> deprecated support for IA-64 in GCC 10 following Intel&#x27;s announcement of the planned phase-out of this ISA, with removal planned for GCC 11 that did not occur; however, in GCC 15 (2024), IA-64 support was un-deprecated due to continued maintenance efforts.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_dpabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[200]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_hpabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[201]</sup> <span class="inline text-[1em] leading-7">LLVM</span> (Clang) dropped Itanium support in version 2.6.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_11pabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[202]</sup></span>
<h3 id="virtualization-and-emulation" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Virtualization and emulation<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">HP sells a <span class="inline text-[1em] leading-7">virtualization</span> technology for Itanium called <span class="inline text-[1em] leading-7">Integrity Virtual Machines</span>.</span>
<span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Emulation</span> is a technique that allows a computer to execute binary code that was compiled for a different type of computer. Before IBM&#x27;s acquisition of <span class="inline text-[1em] leading-7">QuickTransit</span> in 2009, application binary software for <span class="inline text-[1em] leading-7">IRIX</span>/<span class="inline text-[1em] leading-7">MIPS</span> and <span class="inline text-[1em] leading-7">Solaris</span>/<span class="inline text-[1em] leading-7">SPARC</span> could run via type of emulation called &quot;dynamic binary translation&quot; on Linux/Itanium. Similarly, HP implemented a method to execute PA-RISC/HP-UX on the Itanium/HP-UX via emulation, to simplify migration of its PA-RISC customers to the radically different Itanium instruction set. Itanium processors can also run the mainframe environment <span class="inline text-[1em] leading-7">GCOS</span> from <span class="inline text-[1em] leading-7">Groupe Bull</span> and several <span class="inline text-[1em] leading-7">x86</span> operating systems via <span class="inline text-[1em] leading-7">instruction set simulators</span>.</span>
<h2 id="competition" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Competition<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<span class="mb-4 block break-words text-[1em] leading-7">Itanium was aimed at the <span class="inline text-[1em] leading-7">enterprise server</span> and <span class="inline text-[1em] leading-7">high-performance computing</span> (HPC) markets. Other enterprise- and HPC-focused processor lines include <span class="inline text-[1em] leading-7">Oracle</span>&#x27;s and <span class="inline text-[1em] leading-7">Fujitsu</span>&#x27;s <span class="inline text-[1em] leading-7">SPARC</span> processors and <span class="inline text-[1em] leading-7">IBM</span>&#x27;s <span class="inline text-[1em] leading-7">Power microprocessors</span>. Measured by quantity sold, Itanium&#x27;s most serious competition came from <span class="inline text-[1em] leading-7">x86-64</span> processors including <span class="inline text-[1em] leading-7">Intel</span>&#x27;s own <span class="inline text-[1em] leading-7">Xeon</span> line and <span class="inline text-[1em] leading-7">AMD</span>&#x27;s <span class="inline text-[1em] leading-7">Opteron</span> line. Since 2009, most servers have been shipped with x86-64 processors.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_39rqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[8]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">In 2005, Itanium systems accounted for a notable share of HPC systems revenue, but the percentage declined as the industry shifted to x86-64 clusters for this application.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_9sabav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[203]</sup> Itanium&#x27;s share in TOP500 supercomputers reached 0% by the early 2010s.</span>
<span class="mb-4 block break-words text-[1em] leading-7">An October 2008 <span class="inline text-[1em] leading-7">Gartner</span> report on the Tukwila processor stated that &quot;...the future roadmap for Itanium looks as strong as that of any RISC peer like Power or SPARC.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_hsqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[204]</sup> Following Itanium&#x27;s discontinuation in 2021, it no longer competes in these markets.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_psqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[6]</sup></span>
<h2 id="supercomputers-and-high-performance-computing" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Supercomputers and high-performance computing<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<span class="mb-4 block break-words text-[1em] leading-7">An Itanium-based computer first appeared on the list of the <span class="inline text-[1em] leading-7">TOP500</span> <span class="inline text-[1em] leading-7">supercomputers</span> in November 2001.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_ptqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[68]</sup> The best position ever achieved by an <em>Itanium 2</em> based system in the list was No. 2, achieved in June 2004, when Thunder (<span class="inline text-[1em] leading-7">Lawrence Livermore National Laboratory</span>) entered the list with an Rmax of 19.94 Teraflops. In November 2004, <span class="inline text-[1em] leading-7">Columbia</span> entered the list at No. 2 with 51.8 Teraflops, and there was at least one Itanium-based computer in the top 10 from then until June 2007. The peak number of Itanium-based machines on the list occurred in the November 2004 list, at 84 systems (16.8%); by June 2012, this had dropped to one system (0.2%),<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1ptqbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[205]</sup> and no Itanium system remained on the list in November 2012.</span>
<h1 id="itanium-processors" class="group relative mb-2 scroll-mt-24 font-serif text-[2.125em] font-semibold tracking-[-1px] [&amp;:not(:first-child)]:mt-14" node="[object Object]">Itanium Processors<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h1>
<h2 id="processors" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Processors<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<h3 id="released-processors" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Released processors<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">The Itanium processors show a progression in capability. Merced was a proof of concept. McKinley dramatically improved the memory hierarchy and allowed Itanium to become reasonably competitive. Madison, with the shift to a 130 nm process, allowed for enough cache space to overcome the major performance bottlenecks. Montecito, with a 90 nm process, allowed for a dual-core implementation and a major improvement in performance per watt. Montvale added three new features: core-level lockstep, demand-based switching and <span class="inline text-[1em] leading-7">front-side bus</span> frequency of up to 667 MHz.</span>
























































































































































































































































































































































































































<div class="border-border-l1 overflow-x-auto rounded-lg border my-6 w-full"><table node="[object Object]" class="w-full border-collapse text-sm"><thead node="[object Object]" class="border-border-l1 border-b bg-surface-l1"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Codename</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Process</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Released</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Clock</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">L2 Cache/core</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">L3 Cache/processor</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Bus</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Dies/dev.</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Cores/die</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">TDP/dev. (W)</span></th><th node="[object Object]" class="dark:text-fg-primary bg-gray-100 px-2 py-1 text-left align-top font-bold dark:bg-black"><span class="text-[1em] leading-7">Comments</span></th></tr></thead><tbody node="[object Object]" class="divide-border-l1 divide-y"><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Merced</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">180 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2001-05-29</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">733 MHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">96 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">None (off-die)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">266 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2 or 4 MB off-die L3 cache</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">800 MHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">96 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">None (off-die)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">266 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2 or 4 MB off-die L3 cache</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium 2</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">McKinley</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">180 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2002-07-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">900 MHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.5 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">90</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Hardware branchlong</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">3 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">100</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Madison</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2003-06-30</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.3 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">3 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">97</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.4 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">91</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.5 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">6 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">107</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2003-09-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.4 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.5 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">91</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2004-04-13</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.6 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">3 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">99</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Deerfield (Madison LV)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2003-09-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.0 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.5 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">55</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Low voltage</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Hondo</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2004-06</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.1 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">3 MB (1.5 MB/die) + 32 MB L4 shared</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">170</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">HP-specific dual-die module (mx2); not Intel product; 32 MB L4 cache</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Fanwood (Madison DP)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2004-11-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.3 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">3 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">62</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Low voltage</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.6 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">3 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">533 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">99</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Madison 9M</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2004-11-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.5 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">122</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.6 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">6 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">122</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.6 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">122</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2005-07-05</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.67 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">6 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">667 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">122</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.67 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">9 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">667 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">122</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium 2 9000 series</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Montecito</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">90 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2006-07-18</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.4–1.6 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 1 MB (I)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">6–24 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400–533 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">75–104</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Virtualization, multithreading, no hardware IA-32</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium 9100 series</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Montvale</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">90 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2007-10-31</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.42–1.66 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 1 MB (I)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8–24 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">400–667 MT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1–2</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">75–104</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Core-level lockstep, demand-based switching</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium 9300 series</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Tukwila</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">65 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2010-02-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.33–1.73 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 512 KB (I)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">8–24 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">QPI 4.8 GT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2–4</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130–185</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">New point-to-point QPI interconnect replacing FSB; Turbo Boost</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium 9500 series</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Poulson</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2012-11-08</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.73–2.53 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 512 KB (I)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">20–32 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">QPI 6.4 GT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4–8</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130–170</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Doubled issue width (6 to 12 instructions/cycle); Instruction Replay; dual-domain hyperthreading</span></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><strong>Itanium 9700 series</strong></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"></td></tr><tr node="[object Object]" class="divide-border-l1 divide-x bg-surface-l1"><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">Kittson</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">32 nm</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">2017-05-11</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1.73–2.66 GHz</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">256 KB (D) + 512 KB (I)</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">20–32 MB</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">QPI 6.4 GT/s</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">1</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">4–8</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">130–170</span></td><td node="[object Object]" class="text-fg-primary px-2 py-1 align-top"><span class="text-[1em] leading-7">No architectural improvements over Poulson; up to 5% higher clock speeds</span></td></tr></tbody></table></div>
<h2 id="market-reception" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden" node="[object Object]">Market reception<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h2>
<h3 id="high-end-server-market" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">High-end server market<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">When first released in 2001, Itanium&#x27;s performance was disappointing compared to better-established <span class="inline text-[1em] leading-7">RISC</span> and <span class="inline text-[1em] leading-7">CISC</span> processors.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_q1qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[50]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_u1qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[51]</sup> Emulation to run existing x86 applications and operating systems was particularly poor, with one benchmark in 2001 reporting that it was equivalent at best to a 100 <span class="inline text-[1em] leading-7">MHz</span> Pentium in this mode (1.1 <span class="inline text-[1em] leading-7">GHz</span> Pentiums were on the market at that time).<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1m1qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[206]</sup> Itanium failed to make significant inroads against <span class="inline text-[1em] leading-7">IA-32</span> or RISC, and suffered further following the arrival of <span class="inline text-[1em] leading-7">x86-64</span> systems which offered greater compatibility with older x86 applications.</span>
<span class="mb-4 block break-words text-[1em] leading-7">In a 2009 article on the history of the processor — &quot;How the Itanium Killed the Computer Industry&quot; — journalist <span class="inline text-[1em] leading-7">John C. Dvorak</span> reported &quot;This continues to be one of the great fiascos of the last 50 years&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_i2abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[207]</sup> Tech columnist <span class="inline text-[1em] leading-7">Ashlee Vance</span> commented that the delays and underperformance &quot;turned the product into a joke in the chip industry&quot;.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_122abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[137]</sup> In an interview, <span class="inline text-[1em] leading-7">Donald Knuth</span> said &quot;The Itanium approach...was supposed to be so terrific—until it turned out that the wished-for compilers were basically impossible to write.&quot;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_1i2abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[208]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">Both <span class="inline text-[1em] leading-7">Red Hat</span> and <span class="inline text-[1em] leading-7">Microsoft</span> announced plans to drop Itanium support in their operating systems due to lack of market interest;<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_q2qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[209]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_u2qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[210]</sup> however, other <span class="inline text-[1em] leading-7">Linux distributions</span> such as <span class="inline text-[1em] leading-7">Gentoo</span> and <span class="inline text-[1em] leading-7">Debian</span> remain available for Itanium. On March 22, 2011, <span class="inline text-[1em] leading-7">Oracle Corporation</span> announced that it would no longer develop new products for HP-UX on Itanium, although it would continue to provide support for existing products.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_262qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[211]</sup> Following this announcement, HP sued Oracle for breach of contract, arguing that Oracle had violated conditions imposed during settlement over Oracle&#x27;s hiring of former HP CEO <span class="inline text-[1em] leading-7">Mark Hurd</span> as its co-CEO, requiring the vendor to support Itanium on its software &quot;until such time as HP discontinues the sales of its Itanium-based servers&quot;,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_2m2qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[212]</sup> and that the breach had harmed its business. In 2012, a court ruled in favor of HP, and ordered Oracle to resume its support for Itanium. In June 2016, <span class="inline text-[1em] leading-7">Hewlett Packard Enterprise</span> (the corporate successor to HP&#x27;s server business) was awarded $3 billion in damages from the lawsuit.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_362qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[213]</sup><sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3a2qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[214]</sup> Oracle unsuccessfully appealed the decision to the California Court of Appeal in 2021.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_3i2qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[215]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7">A former Intel official reported that the Itanium business had become profitable for Intel in late 2009.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_a3abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[216]</sup> By 2009, the chip was almost entirely deployed on servers made by HP, which had over 95% of the Itanium server market share,<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_i3abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[137]</sup> making the main operating system for Itanium <span class="inline text-[1em] leading-7">HP-UX</span>. On March 22, 2011, Intel reaffirmed its commitment to Itanium with multiple generations of chips in development and on schedule.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_123abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[217]</sup></span>
<h3 id="other-markets" class="group relative mb-2 mt-7 scroll-mt-24 font-serif text-[1.428571em] font-semibold" node="[object Object]">Other markets<button class="focus-visible:ring-ring gap-x-2 whitespace-nowrap rounded-full font-medium focus-visible:outline-none focus-visible:ring-1 disabled:pointer-events-none disabled:cursor-not-allowed disabled:opacity-50 [&amp;&gt;[data-slot=icon]]:-mx-0.5 [&amp;&gt;[data-slot=icon]]:my-0.5 [&amp;&gt;[data-slot=icon]]:size-5 [&amp;&gt;[data-slot=icon]]:shrink-0 [&amp;&gt;[data-slot=icon]]:text-[--btn-icon] [&amp;&gt;[data-slot=icon]]:sm:my-1 [&amp;&gt;[data-slot=icon]]:sm:size-4 text-primary text-xs ml-2 inline-flex h-6 w-6 items-center justify-center p-0 align-middle opacity-0 transition-opacity hover:bg-gray-100 dark:hover:bg-gray-800" type="button" aria-label="Copy link to heading" data-state="closed"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="lucide lucide-link h-4 w-4"><path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path></svg></button></h3>
<span class="mb-4 block break-words text-[1em] leading-7">Although Itanium did attain limited success in the niche market of high-end computing, Intel had originally hoped it would find broader acceptance as a replacement for the original <span class="inline text-[1em] leading-7">x86</span> architecture.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_i4abav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[218]</sup></span>
<span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">AMD</span> chose a different direction, designing the less radical <span class="inline text-[1em] leading-7">x86-64</span>, a 64-bit extension to the existing x86 architecture, which Microsoft then supported, forcing Intel to introduce the same extensions in its own x86-based processors.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_m4qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[219]</sup> These designs can run existing 32-bit applications at native hardware speed, while offering support for 64-bit memory addressing and other enhancements to new applications.<sup class="text-fg-secondary ml-[2px] cursor-pointer text-xs hover:underline" type="button" aria-haspopup="dialog" aria-expanded="false" aria-controls="radix-_R_u4qbav9fiumdb_" data-state="closed" tabindex="-1" style="outline:none">[137]</sup> This architecture has now become the predominant 64-bit architecture in the desktop and portable market. Although some Itanium-based workstations were initially introduced by companies such as <span class="inline text-[1em] leading-7">SGI</span>, they are no longer available.</span></article><div id="references" class="min-w-0 scroll-mt-8 overflow-hidden"><div class="text-[16px]"><h2 id="references" node="[object Object]" class="mb-2 mt-7 scroll-mt-24 font-serif text-[1.714286em] font-semibold border-border-l1 pb-1 border-b overflow-hidden">References</h2></div><ol class="columns-1 gap-x-12 [counter-reset:item] md:columns-2"><li id="22" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Hamilton, David (28 May 2001). <a href="https://www.zdnet.com/article/intel-gambles-with-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel gambles with Itanium&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span></em>.</span></div></li><li id="6" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Morgan, Timothy (May 27, 2008). <a href="https://web.archive.org/web/20160303203839/http://www.itjungle.com/tlb/tlb052708-story03.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;The Server Biz Enjoys the X64 Upgrade Cycle in Q1&quot;</a>. <em>IT Jungle</em>. Archived from <a href="http://www.itjungle.com/tlb/tlb052708-story03.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on March 3, 2016. Retrieved October 29, 2008.</span></div></li><li id="7" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Davis, Lisa M. (May 11, 2017). <a href="https://web.archive.org/web/20180908094221/https://itpeernetwork.intel.com/evolution-mission-critical-computing/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;The Evolution of Mission Critical Computing&quot;</a>. <em>Intel</em>. Archived from <a href="https://itpeernetwork.intel.com/evolution-mission-critical-computing/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on September 8, 2018. Retrieved May 11, 2017. &quot;...the 9700 series will be the last Intel Itanium processor.&quot;</span></div></li><li id="8" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shah, Agam (May 11, 2017). <a href="https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s Itanium, once destined to replace x86 processors in PCs, hits end of line&quot;</a>. <em><span class="inline text-[1em] leading-7">PC World</span></em>. <a href="https://web.archive.org/web/20190315153959/https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on March 15, 2019. Retrieved May 20, 2020.</span></div></li><li id="https://www.hpe.com/global/softwarereleases/releases-media2/HPEredesign/latest/AR2505/AR2505_OEUR_Letter_English.pdf" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.hpe.com/global/softwarereleases/releases-media2/HPEredesign/latest/AR2505/AR2505_OEUR_Letter_English.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">https://www.hpe.com/global/softwarereleases/releases-media2/HPEredesign/latest/AR2505/AR2505_OEUR_Letter_English.pdf</a></span></div></li><li id="1" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Select Intel Itanium Processors and Intel Scalable Memory Buffer, PCN 116733-00, Product Discontinuance, End of Life&quot;</a> (PDF). Intel. January 30, 2019. <a href="https://web.archive.org/web/20200522180927/https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> (PDF) from the original on May 22, 2020. Retrieved May 20, 2020.</span></div></li><li id="9" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Sharwood, Simon (July 30, 2021). <a href="https://www.theregister.com/2021/07/30/end_of_itanium_shipments/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;The Register just found 300-odd Itanium CPUs on eBay&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. <a href="https://web.archive.org/web/20210912101014/https://www.theregister.com/2021/07/30/end_of_itanium_shipments/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on September 12, 2021. Retrieved September 12, 2021.</span></div></li><li id="10" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Morgan, Timothy Prickett (February 24, 2010). <a href="https://www.theregister.com/2010/02/24/gartner_q4_2009_servers/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Gartner report card gives high marks to x64, blades&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved November 25, 2022.</span></div></li><li id="11" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Lee, Matthew (August 2021). <a href="https://www.techspot.com/news/90622-intel-itanium-finally-dead.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s Itanium is finally dead: The Itanic sunken by the x86 juggernaut&quot;</a>. Techspot. Retrieved 26 March 2023.</span></div></li><li id="13" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Smotherman, Mark. <a href="https://people.computing.clemson.edu/~mark/464/acmse_epic.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Understanding EPIC Architectures and Implementations&quot;</a> (PDF). <span class="inline text-[1em] leading-7">Clemson University</span>. Retrieved 5 June 2022.</span></div></li><li id="14" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.hpl.hp.com/news/2001/apr-jun/itanium.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture&quot;</a>. <em><span class="inline text-[1em] leading-7">HP Labs</span></em>. June 2001. Retrieved March 23, 2007.</span></div></li><li id="15" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Markoff, John (5 April 1998). <a href="https://archive.org/details/TheJerusalemPost1998IsraelEnglish/Apr%2006%201998%2C%20The%20Jerusalem%20Post%2C%20%2319898%2C%20Israel%20%28en%29/page/n12/mode/1up" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Inside Intel, The Future is Riding on the Merced Chip&quot;</a>. <span class="inline text-[1em] leading-7">The New York Times</span>, republised by <span class="inline text-[1em] leading-7">The Jerusalem Post</span>.</span></div></li><li id="16" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">DeMone, Paul (25 January 2000). <a href="https://www.realworldtech.com/intel-history-lesson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s History Lesson&quot;</a>. <em>Real World Tech</em>.</span></div></li><li id="17" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">DeMone, Paul (14 March 2001). <a href="https://www.realworldtech.com/countdown-to-ia64/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Countdown to IA-64&quot;</a>. <em>Real World Tech</em>.</span></div></li><li id="19" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Alpert, Donald (July 2003). <a href="https://camelback-comparch.com/about/technical-highlights/#merced" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Itanium Processor (Merced)&quot;</a>. Alpert was the chief architect of the original P7 and the top engineering manager of Merced[18]</span></div></li><li id="20" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">DeMone, Paul (3 March 2000). <a href="https://www.realworldtech.com/willamette-basics/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;What&#x27;s Up With Willamette? (Part 1)&quot;</a>. <em>Real World Tech</em>.</span></div></li><li id="21" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael (21 February 2003). <a href="https://www.cnet.com/tech/tech-industry/intel-takes-slow-road-to-64-bit-pc-chips/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel takes slow road to 64-bit PC chips&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>.</span></div></li><li id="25" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">[17][23] (The ACM committee with 5 people from each side[24] was probably a different entity.)</span></div></li><li id="12" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">DeMone, Paul (27 October 1999). <a href="https://www.realworldtech.com/hp-intel-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP&#x27;s Struggle For Simplicity Ends at Intel&quot;</a>. <em>Real World Tech</em>.</span></div></li><li id="26" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kathail, Vinod; Schlansker, Michael S.; Rau, B. Ramakrishna. <a href="https://web.archive.org/web/20240204063521/https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HPL-PD Architecture Specification: Version 1.1&quot;</a> (PDF). <span class="inline text-[1em] leading-7">HP Laboratories</span>. Archived from <a href="https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2024-02-04. Retrieved 2023-07-05.</span></div></li><li id="27" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Hecht, Jeff (18 June 1994). <a href="https://www.newscientist.com/article/mg14219303-300-technology-intel-opts-for-simpler-speedier-chips/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Technology: Intel opts for simpler, speedier chips&quot;</a>. <em><span class="inline text-[1em] leading-7">New Scientist</span></em>.</span></div></li><li id="28" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Bozman, Jean S. (13 June 1994). <a href="https://books.google.com/books?id=QZtKFFB8weQC&amp;pg=PA12" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Chip alliance shakes ground&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. David House had approved the project, but later severely criticized it.</span></div></li><li id="29" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Babcock, Charles (25 July 1994). <a href="https://books.google.com/books?id=QtpyKsPTNwkC&amp;pg=PA6" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Silicon marriage: HP/Intel venture&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>.</span></div></li><li id="30" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">DeMone, Paul (14 March 2001). <a href="https://www.realworldtech.com/countdown-to-ia64/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Countdown to IA-64&quot;</a>. <em>Real World Tech</em>. Has a typo (P<strong>5</strong>) in the graphic.</span></div></li><li id="31" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Crothers, Brooke (29 January 1996). <a href="https://books.google.com/books?id=zD4EAAAAMBAJ&amp;pg=PA8" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel aims to bring multimedia to the masses&quot;</a>. <em><span class="inline text-[1em] leading-7">InfoWorld</span></em>.</span></div></li><li id="32" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Merced &quot;Will Be Out Late 1999,&quot; Says Hewlett-Packard&quot;</a>. <em>Tech Monitor</em>. Computer Business Review. 18 July 1997. <a href="https://archive.today/20240213040233/https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 13 February 2024.</span></div></li><li id="33" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael (6 October 1997). <a href="https://www.cnet.com/news/intel-late-to-64-bit-computing/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel late to 64-bit computing&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. <a href="https://web.archive.org/web/20220627172827/https://www.cnet.com/tech/tech-industry/intel-late-to-64-bit-computing/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on Jun 27, 2022.</span></div></li><li id="34" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael (14 October 1997). <a href="https://www.cnet.com/news/intel-hp-unveil-epic-technology/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel, HP unveil EPIC technology&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. <a href="https://web.archive.org/web/20220818183735/https://www.cnet.com/tech/tech-industry/intel-hp-unveil-epic-technology/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on Aug 18, 2022.</span></div></li><li id="35" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">DeMone, Paul (27 October 1999). <a href="https://www.realworldtech.com/hp-intel-itanium/3/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP&#x27;s Struggle For Simplicity Ends at Intel&quot;</a>. <em>Real World Tech</em>. p. 3. <a href="https://web.archive.org/web/20231031163355/https://www.realworldtech.com/hp-intel-itanium/3/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on Oct 31, 2023.</span></div></li><li id="36" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Gwennap, Linley (27 October 1997). <a href="https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel, HP Make EPIC Disclosure&quot;</a> (PDF). <em><span class="inline text-[1em] leading-7">Microprocessor Report</span></em>. Vol. 11, no. 14. <a href="https://web.archive.org/web/20231031163335/https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> (PDF) from the original on Oct 31, 2023.</span></div></li><li id="37" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Corcoran, Elizabeth (15 October 1997). <a href="https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Chipmakers unveil works in progress&quot;</a>. <em><span class="inline text-[1em] leading-7">The Washington Post</span></em>. <a href="https://archive.today/20240213044222/https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 13 February 2024.</span></div></li><li id="38" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Robertson, Chiyo (17 March 1999). <a href="https://www.zdnet.com/article/merced-worth-the-wait-what-of-mckinley/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Merced: Worth the wait? What of McKinley?&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span></em>.</span></div></li><li id="39" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Matsumoto, Craig (8 October 1998). <a href="https://www.eetimes.com/intel-outlines-road-to-mckinley-processor/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel outlines road to McKinley processor&quot;</a>. <em><span class="inline text-[1em] leading-7">EE Times</span></em>.</span></div></li><li id="40" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">&quot;Inside the Intel Itanium 2 Processor: a Hewlett Packard Technical White Paper&quot;. 17 July 2002. <span class="inline text-[1em] leading-7">CiteSeerX</span> <a href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.96.8209" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">10.1.1.96.8209</a>.</span></div></li><li id="41" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael (6 August 1998). <a href="https://www.cnet.com/tech/tech-industry/is-merced-doomed/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Is Merced doomed?&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>.</span></div></li><li id="42" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://techmonitor.ai/technology/intels_merced_could_be_eclipsed_by_mckinley_follow_on" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;INTEL&#x27;S MERCED COULD BE ECLIPSED BY MCKINLEY FOLLOW-ON&quot;</a>. <em>Tech Monitor</em>. 6 August 1998.</span></div></li><li id="43" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen; Kanellos, Michael (13 October 1998). <a href="https://web.archive.org/web/20001203183700/http://cnet.com/news/0-1004-200-334214.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP has two-pronged chip plan&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Archived from <a href="http://cnet.com/news/0-1004-200-334214.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2000-12-03.</span></div></li><li id="44" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Gary, Gregory (3 May 1999). <a href="https://www.edn.com/ia-64-update-part-1-of-2/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;IA 64 Update: Part 1 of 2&quot;</a>. <em><span class="inline text-[1em] leading-7">EDN</span></em>.</span></div></li><li id="45" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (8 July 1999). <a href="https://web.archive.org/web/20000605083119/http://news.cnet.com/news/0-1003-200-344601.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s Merced chip may slip further&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Archived from <a href="http://news.cnet.com/news/0-1003-200-344601.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2000-06-05.</span></div></li><li id="46" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Hamblen, Matt (12 July 1999). <a href="https://books.google.com/books?id=51iIcvzoX-AC&amp;pg=PA61" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel: No Forced March to Merced&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>.</span></div></li><li id="47" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (19 August 1999). <a href="https://web.archive.org/web/20000819022147/http://news.cnet.com/news/0-1003-200-346220.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP upgrade path bypasses Merced chip&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Archived from <a href="http://news.cnet.com/news/0-1003-200-346220.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2000-08-19.</span></div></li><li id="48" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (11 July 2000). <a href="https://web.archive.org/web/20010210011931/http://www.news.cnet.com/news/0-1003-200-2241414.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP moves slowly into world of Intel 64-bit processors&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Archived from <a href="http://www.news.cnet.com/news/0-1003-200-2241414.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2001-02-10.</span></div></li><li id="49" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen; Kanellos, Michael (July 18, 2000). <a href="https://web.archive.org/web/20010413122744/http://news.cnet.com/news/0-1003-200-2284759.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel pushes back schedule for Itanium chip&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Archived from <a href="http://news.cnet.com/news/0-1003-200-2284759.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2001-04-13.</span></div></li><li id="50" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (1 March 2001). <a href="https://web.archive.org/web/20010413151817/http://news.cnet.com/news/0-1003-200-4996738.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel draws out Itanium arrival&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Archived from <a href="http://news.cnet.com/news/0-1003-200-4996738.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2001-04-13.</span></div></li><li id="51" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20180611040452/https://www.zdnet.com/pictures/charts-mining-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Mining Itanium&quot;</a>. <em>CNet News</em>. December 7, 2005. Archived from <a href="https://www.zdnet.com/pictures/charts-mining-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on June 11, 2018. Retrieved March 19, 2007.</span></div></li><li id="52" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (February 14, 2006). <a href="https://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Analyst firm offers rosy view of Itanium&quot;</a>. <span class="inline text-[1em] leading-7">CNET News</span>. <a href="https://web.archive.org/web/20160624090721/http://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on June 24, 2016. Retrieved March 20, 2007.</span></div></li><li id="53" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Halfhill, Tom R. (December 1997). <a href="https://web.archive.org/web/20000302143120/http://www.byte.com/art/9712/sec5/art1.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Beyond Pentium II&quot;</a>. <em><span class="inline text-[1em] leading-7">Byte</span></em>. Archived from <a href="http://www.byte.com/art/9712/sec5/art1.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 2000-03-02.</span></div></li><li id="54" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Connor, Deni (1 March 1999). <a href="https://books.google.com/books?id=AxwEAAAAMBAJ&amp;pg=PA61" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s Merced will coexist with 32-bit chips&quot;</a>. <em><span class="inline text-[1em] leading-7">Network World</span></em>.</span></div></li><li id="55" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Knorr, Eric (10 September 2001). <a href="https://www.zdnet.com/article/upgrading-your-server-a-look-at-the-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Upgrading your server: A look at the Itanium&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span></em>.</span></div></li><li id="56" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">De Gelas, Johan (November 9, 2005). <a href="https://web.archive.org/web/20120503094946/http://www.anandtech.com/show/1854" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium–Is there light at the end of the tunnel?&quot;</a>. <em><span class="inline text-[1em] leading-7">AnandTech</span></em>. Archived from <a href="http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on May 3, 2012. Retrieved March 23, 2007.</span></div></li><li id="57" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Takahashi, Dean (May 8, 2009). <a href="https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Exit interview: Retiring Intel chairman Craig Barrett on the industry&#x27;s unfinished business&quot;</a>. <em>VentureBeat</em>. <a href="https://web.archive.org/web/20180421095016/https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on April 21, 2018. Retrieved May 17, 2009.</span></div></li><li id="58" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Nash, Kim S. (6 July 1998). <a href="https://books.google.com/books?id=03nTlQZ61IgC&amp;pg=PT14" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Behind the Merced Mystique&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>.</span></div></li><li id="59" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Yu, Elleen (25 November 1998). <a href="https://web.archive.org/web/20230129171855/https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;IA-64 to overtake RISC&quot;</a>. <em>ARN</em>. Archived from <a href="https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 29 January 2023. Retrieved 16 August 2022.</span></div></li><li id="60" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.zdnet.com/article/itanium-a-cautionary-tale/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium: A cautionary tale&quot;</a>. <em>Tech News on ZDNet</em>. December 7, 2005. <a href="https://web.archive.org/web/20200802000433/https://www.zdnet.com/article/itanium-a-cautionary-tale/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on August 2, 2020. Retrieved January 1, 2019.</span></div></li><li id="61" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Vijayan, Jaikumar (September 1, 1999). <a href="https://web.archive.org/web/20000115084746/http://www.computerworld.com/home/news.nsf/all/9909013sunsol" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Solaris for IA-64 coming this fall&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. Archived from <a href="http://www.computerworld.com/home/news.nsf/all/9909013sunsol" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on January 15, 2000.</span></div></li><li id="62" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Wolfe, Alexander (September 2, 1999). <a href="https://www.eetimes.com/core-logic-efforts-under-way-for-merced/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Core-logic efforts under way for Merced&quot;</a>. <em><span class="inline text-[1em] leading-7">EE Times</span></em>. <a href="https://web.archive.org/web/20191217201650/https://www.eetimes.com/core-logic-efforts-under-way-for-merced/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on December 17, 2019. Retrieved December 17, 2019.</span></div></li><li id="63" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20160805145446/http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Sun Introduces Solaris Developer Kit for Intel to Speed Development of Applications On Solaris; Award-winning Sun Tools Help ISVs Easily Develop for Solaris on Intel Today&quot;</a>. <em>Business Wire</em>. March 10, 1998. Archived from <a href="http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on August 5, 2016. Retrieved June 6, 2016. &quot;...developers can quickly develop applications today that will be compatible with and can easily be tuned for Solaris on Merced.&quot;</span></div></li><li id="64" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (September 17, 1999). <a href="https://www.cnet.com/tech/tech-industry/next-generation-chip-passes-key-milestone/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Next-generation chip passes key milestone&quot;</a>. <span class="inline text-[1em] leading-7">CNET News</span>.</span></div></li><li id="65" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael (October 4, 1999). <a href="https://www.cnet.com/tech/tech-industry/intel-names-merced-chip-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel names Merced chip Itanium&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved April 30, 2007.</span></div></li><li id="66" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Finstad, Kraig (October 4, 1999). <a href="https://groups.google.com/d/msg/comp.sys.mac.advocacy/UiOOaXF3-lI/f3nje9CHPx0J" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Re:Itanium&quot;</a>. <span class="inline text-[1em] leading-7">Newsgroup</span>: <span class="inline text-[1em] leading-7">comp.sys.mac.advocacy</span>. Retrieved May 20, 2020.</span></div></li><li id="67" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Sherriff, Pete (October 28, 1999). <a href="https://www.theregister.com/1999/10/28/amd_vs_intel_our_readers/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;AMD vs Intel – our readers write&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved November 25, 2022.</span></div></li><li id="68" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Berlind, David (November 30, 2001). <a href="https://www.zdnet.com/article/interpreting-mcnealys-lexicon/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Interpreting McNealy&#x27;s lexicon&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span> Tech Update</em>. <a href="https://web.archive.org/web/20190904215102/https://www.zdnet.com/article/interpreting-mcnealys-lexicon/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on September 4, 2019. Retrieved March 19, 2007.</span></div></li><li id="69" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Demerjian, Charlie (July 18, 2006). <a href="https://web.archive.org/web/20160305085136/http://www.theinquirer.net/inquirer/news/1004260/itanic-shell-game-continues" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanic shell game continues&quot;</a>. <em><span class="inline text-[1em] leading-7">The Inquirer</span></em>. Archived from the original on March 5, 2016. Retrieved February 27, 2016.</span></div></li><li id="70" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Morgenson, Gretchen (October 19, 2003). <a href="https://www.nytimes.com/2003/10/19/business/market-watch-fawning-analysts-betray-investors.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Fawning Analysts Betray Investors&quot;</a>. <em><span class="inline text-[1em] leading-7">The New York Times</span></em>. <a href="https://web.archive.org/web/20121011211448/http://www.zdnet.com/news/interpreting-mcnealys-lexicon/296322" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on October 11, 2012. Retrieved January 1, 2019.</span></div></li><li id="72" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Niccolai, James (IDG News Service) (29 May 2001). <a href="https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel officially launches 64-bit Itanium chip&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. Retrieved 30 March 2022.</span></div></li><li id="73" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.zdnet.com/article/server-makers-tout-itanium-models-5000117490/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Server makers tout Itanium models&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span></em>. Retrieved 30 March 2022.</span></div></li><li id="74" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Linley Gwennap (June 4, 2001). <a href="https://www.eetimes.com/itanium-era-dawns/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium era dawns&quot;</a>. <em>EE Times</em>. <a href="https://web.archive.org/web/20191217201629/https://www.eetimes.com/itanium-era-dawns/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on December 17, 2019. Retrieved December 17, 2019.</span></div></li><li id="75" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20060925041933/http://www.top500.org/system/ranking/5597" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Titan Cluster Itanium 800 MHz&quot;</a>. <em><span class="inline text-[1em] leading-7">TOP500</span> web site</em>. Archived from <a href="http://www.top500.org/system/ranking/5597" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on September 25, 2006. Retrieved May 16, 2007.</span></div></li><li id="76" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Michael Kanellos (December 11, 2001). <a href="https://www.cnet.com/tech/tech-industry/itanium-sales-off-to-a-slow-start/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium sales off to a slow start&quot;</a>. <em>CNET News</em>. Retrieved July 4, 2023.</span></div></li><li id="71" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20040719063719/http://developer.intel.com/design/pcn/Processors/D0102840.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Product Change Notification&quot;</a> (PDF). Intel. Archived from <a href="http://developer.intel.com/design/pcn/Processors/D0102840.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2004-07-19.</span></div></li><li id="81" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Hammond, Gary; Naffziger, Sam. <a href="https://web.archive.org/web/20030706123550/http://intel.com/design/itanium2/download/McK-IDF-2001.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Next Generation Itanium™ Processor Overview&quot;</a> (PDF). Archived from <a href="http://intel.com/design/itanium2/download/McK-IDF-2001.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 6 July 2003.</span></div></li><li id="82" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Naffzinger, Samuel D.; Colon-Bonet, Glenn T.; Fischer, Timothy; Riedlinger, Reid; Sullivan, Thomas J.; Grutkowski, Tom (November 2002). <a href="https://web.archive.org/web/20030322045555/http://cpus.hp.com/technical_references/jssc_naffziger.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;The implementation of the Itanium 2 microprocessor&quot;</a> (PDF). <em><span class="inline text-[1em] leading-7">IEEE Journal of Solid-State Circuits</span></em>. <strong>37</strong> (11): 1448–1460. <span class="inline text-[1em] leading-7">Bibcode</span>:<a href="https://ui.adsabs.harvard.edu/abs/2002IJSSC..37.1448N" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">2002IJSSC..37.1448N</a>. <span class="inline text-[1em] leading-7">doi</span>:<a href="https://doi.org/10.1109%2FJSSC.2002.803943" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">10.1109/JSSC.2002.803943</a>. Archived from <a href="http://cpus.hp.com/technical_references/jssc_naffziger.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2003-03-22.</span></div></li><li id="83" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Soltis, Don; Gibson, Mark. <a href="https://web.archive.org/web/20050531030015/http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium® 2 Processor Microarchitecture Overview&quot;</a> (PDF). <em><span class="inline text-[1em] leading-7">Hot Chips</span></em>. Archived from <a href="http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 31 May 2005.</span></div></li><li id="84" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Naffziger, Samuel; Hammond, Gary. <a href="https://web.archive.org/web/20041029174655/http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;The Implementation of the Next-Generation 64b Itanium Microprocessor&quot;</a> (PDF). Archived from <a href="http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 29 October 2004.</span></div></li><li id="85" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Krazit, Tom (12 May 2003). <a href="https://www.computerworld.com/article/2570015/intel-details-itanium-2-bug.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel details Itanium 2 bug&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. Retrieved 30 March 2022.</span></div></li><li id="86" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20080908015727/http://www.itaniumsolutionsalliance.org/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium Solutions Alliance&quot;</a>. <em>ISA web site</em>. Archived from the original on September 8, 2008. Retrieved May 16, 2007.</span></div></li><li id="87" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Scott, Bilepo (January 26, 2006). <a href="https://web.archive.org/web/20120111011444/http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Computing Leaders Announce Strategy for New Era of Mission Critical Computing&quot;</a>. <em>Itanium Solutions Alliance Press Release</em>. Archived from <a href="http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on January 11, 2012. Retrieved October 16, 2008.</span></div></li><li id="80" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">McKinley: 16 April 2004[77]</span></div></li><li id="89" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael. <a href="https://www.cnet.com/tech/tech-industry/intel-accelerates-itanium-schedule/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel accelerates Itanium schedule&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved 3 April 2022.</span></div></li><li id="90" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen; Kanellos, Michael (9 July 2003). <a href="https://www.theglobeandmail.com/technology/intels-summer-of-servers/article1163609/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s summer of servers&quot;</a>. <em><span class="inline text-[1em] leading-7">The Globe and Mail</span></em>. Retrieved 27 April 2022.</span></div></li><li id="91" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael. <a href="https://www.cnet.com/tech/tech-industry/intel-fills-in-more-details-on-itanium-family/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel fills in more details on Itanium family&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved 3 April 2022.</span></div></li><li id="92" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Wilson, Derek. <a href="https://web.archive.org/web/20210917112245/https://www.anandtech.com/show/1465/3" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Developer Forum Fall 2004: Day 1 Keynote&quot;</a>. <em><span class="inline text-[1em] leading-7">AnandTech</span></em>. Archived from <a href="https://www.anandtech.com/show/1465/3" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on September 17, 2021. Retrieved 28 April 2022.</span></div></li><li id="93" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen. <a href="https://www.cnet.com/tech/tech-industry/intel-pushes-back-itanium-chips-revamps-xeon/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel pushes back Itanium chips, revamps Xeon&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved 3 April 2022.</span></div></li><li id="94" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Niccolai, James (May 20, 2008). <a href="https://www.computerworld.com/article/2536018/-tukwila--itanium-servers-due-early-next-year--intel-says.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;&#x27;Tukwila&#x27; Itanium servers due early next year, Intel says&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. Retrieved September 26, 2022.</span></div></li><li id="95" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Gonsalves, Antone (November 1, 2007). <a href="https://web.archive.org/web/20120310003352/http://www.informationweek.com/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Unveils Seven Itanium Processors&quot;</a>. <em><span class="inline text-[1em] leading-7">InformationWeek</span></em>. Archived from <a href="http://www.informationweek.com/story/showArticle.jhtml?articleID=202800983" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on March 10, 2012. Retrieved November 6, 2007.</span></div></li><li id="96" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.intel.com/pressroom/archive/releases/2004/20040907corp_a.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Shares Findings, Platform Plans To Better Guide Businesses Through &#x27;Transformation&#x27;&quot;</a>. Intel.</span></div></li><li id="97" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.intel.com/pressroom/archive/releases/2004/20041216comp.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Strengthens Investment In Intel® Itanium® Architecture With Hiring Of HP Design Team&quot;</a>.</span></div></li><li id="88" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.cpu-world.com/news_2011/2011021601_Intel_server_processors_to_be_discontinued_in_2012.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel server processors to be discontinued in 2012&quot;</a>. <em>CPU-World</em>. Retrieved 28 April 2022.</span></div></li><li id="99" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanellos, Michael. <a href="https://www.cnet.com/tech/tech-industry/intel-changes-code-name-of-future-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel changes code name of future Itanium&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved 4 July 2023.</span></div></li><li id="100" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">McMillan, Robert (18 December 2003). <a href="https://www.infoworld.com/article/2678103/trademark-flap-prompts-intel-to-rename-tanglewood.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Trademark flap prompts Intel to rename Tanglewood&quot;</a>. <em><span class="inline text-[1em] leading-7">InfoWorld</span></em>. Retrieved 31 March 2022.</span></div></li><li id="101" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Vance, Ashlee</span>. <a href="https://www.theregister.com/2003/05/01/tanglewood_to_run_10x_faster1/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Tanglewood to run 10x faster than Madison&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved 27 April 2022.</span></div></li><li id="102" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">McMillan, Robert (17 September 2003). <a href="https://www.infoworld.com/article/2676169/fall-idf--intel-readies-8-core--16-core-itanium-2.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;FALL IDF: Intel readies 8-core, 16-core Itanium 2&quot;</a>. <em><span class="inline text-[1em] leading-7">InfoWorld</span></em>. Retrieved 31 March 2022.</span></div></li><li id="103" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen. <a href="https://www.cnet.com/tech/tech-industry/tanglewood-to-top-intel-chip-show/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;&#x27;Tanglewood&#x27; to top Intel chip show&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved 31 March 2022.</span></div></li><li id="104" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">McMillan, Robert. <a href="https://www.computerweekly.com/news/2240053525/Itanium-2-Montecito-to-be-multithreaded" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium 2 Montecito to be multithreaded&quot;</a>. <em><span class="inline text-[1em] leading-7">Computer Weekly</span></em>. Retrieved 31 March 2022.</span></div></li><li id="105" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing&quot;</a>. Intel.</span></div></li><li id="106" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen. <a href="https://www.cnet.com/tech/tech-industry/intel-to-spotlight-new-itanium-poulson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel to spotlight new Itanium: &#x27;Poulson&#x27;&quot;</a>. <em><span class="inline text-[1em] leading-7">CNET</span></em>. Retrieved 31 March 2022.</span></div></li><li id="107" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Merritt, Rick (March 2, 2005). <a href="https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel preps HyperTransport competitor for Xeon, Itanium CPUs&quot;</a>. <em>EE Times</em>. <a href="https://web.archive.org/web/20191217201715/https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on December 17, 2019. Retrieved December 17, 2019.</span></div></li><li id="108" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Vance, Ashlee</span>. <a href="https://www.theregister.com/2005/10/28/intel_whitefield_india/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s Xeon chip kill is result of chaos in India&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved 28 April 2022.</span></div></li><li id="109" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (October 24, 2005). <a href="https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel pushes back Itanium chips, revamps Xeon&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span> News</em>. <a href="https://web.archive.org/web/20200802000438/https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on August 2, 2020. Retrieved January 1, 2019.</span></div></li><li id="110" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Demerjian, Charlie (May 21, 2009). <a href="https://web.archive.org/web/20090523101543/http://www.theinquirer.net/inquirer/news/1137434/tukwila-delayed-2010" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Tukwila delayed until 2010&quot;</a>. <em><span class="inline text-[1em] leading-7">The Inquirer</span></em>. Archived from the original on May 23, 2009. Retrieved May 21, 2009.</span></div></li><li id="111" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Burt, Jeff (February 8, 2010). <a href="https://www.eweek.com/networking/new-intel-itanium-offers-greater-performance-memory-capacity/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;New Intel Itanium Offers Greater Performance, Memory Capacity&quot;</a>. <em><span class="inline text-[1em] leading-7">eWeek</span></em>.</span></div></li><li id="112" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Tan, Aaron (June 15, 2007). <a href="https://www.zdnet.com/article/intel-updates-itanium-line-with-kittson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel updates Itanium line with &#x27;Kittson&#x27;&quot;</a>. <em><span class="inline text-[1em] leading-7">ZDNet</span></em>. Retrieved June 15, 2007.</span></div></li><li id="113" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Stokes, Jon (February 5, 2009). <a href="https://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel delays quad Itanium to boost platform memory capacity&quot;</a>. <em>ars technica</em>. <a href="https://web.archive.org/web/20120122093011/http://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on January 22, 2012. Retrieved February 5, 2009.</span></div></li><li id="114" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Ng, Jansen (February 10, 2009). <a href="https://web.archive.org/web/20090213150005/http://www.dailytech.com/intel+aims+for+efficiency+with+new+server+roadmap/article14224.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Aims for Efficiency With New Server Roadmap&quot;</a>. <em><span class="inline text-[1em] leading-7">DailyTech</span></em>. Archived from <a href="http://www.dailytech.com/Intel+Aims+for+Efficiency+With+New+Server+Roadmap/article14224.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on February 13, 2009. Retrieved February 10, 2009.</span></div></li><li id="115" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20160304054256/http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP Paid Intel $690 Million to Keep Itanium Alive - Court Findings&quot;</a>. Archived from <a href="http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on March 4, 2016.</span></div></li><li id="116" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Robert McMillan (February 1, 2012). <a href="https://www.wired.com/wiredenterprise/2012/02/hp-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP Paid Intel $690 Million To Keep Itanium On Life Support&quot;</a>. <em><span class="inline text-[1em] leading-7">Wired</span></em>. <a href="https://web.archive.org/web/20140306014953/http://www.wired.com/wiredenterprise/2012/02/hp-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on March 6, 2014. Retrieved March 7, 2017.</span></div></li><li id="117" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.intel.com/pressroom/archive/releases/2005/20050301corp_a.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Platforms, Technologies To Drive Enterprise Advances&quot;</a>. Intel. Retrieved 31 March 2022.</span></div></li><li id="118" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Boslet, Mark (15 June 2007). <a href="https://www.mercurynews.com/2007/06/14/intel-to-employ-advanced-technology-on-server-chips/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel to employ advanced technology on server chips&quot;</a>. <em><span class="inline text-[1em] leading-7">The Mercury News</span></em>. Retrieved 26 February 2022.</span></div></li><li id="119" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Riedlinger, Reid J.; Bhatia, Rohit; Biro, Larry; Bowhill, Bill; Fetzer, Eric; Gronowski, Paul; Grutkowski, Tom (February 24, 2011). &quot;A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers&quot;. <em>2011 IEEE International Solid-State Circuits Conference</em>. 2011 IEEE International Solid-State Circuits Conference. pp. 84–86. <span class="inline text-[1em] leading-7">doi</span>:<a href="https://doi.org/10.1109%2FISSCC.2011.5746230" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">10.1109/ISSCC.2011.5746230</a>. <span class="inline text-[1em] leading-7">ISBN</span> 978-1-61284-303-2.</span></div></li><li id="120" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20171201034615/http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;ISSCC 2011&quot;</a> (PDF). Archived from <a href="http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on December 1, 2017. Retrieved November 17, 2017.</span></div></li><li id="121" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanter, David (November 17, 2010). <a href="https://www.realworldtech.com/poulson-preview/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;New Itanium Microarchitecture at ISSCC 2011&quot;</a>. <em>Real World Tech</em>. Retrieved July 4, 2023.</span></div></li><li id="122" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium Poulson Update — Greater Parallelism, New Instruction Replay &amp; More: Catch the details from Hotchips!&quot;</a>. August 19, 2011. <a href="https://web.archive.org/web/20180627144340/https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on June 27, 2018. Retrieved November 17, 2017.</span></div></li><li id="123" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Itanium Hotchips 2011 Overview&quot;</a>. 18 August 2011. <a href="https://web.archive.org/web/20120214131459/http://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 14 February 2012. Retrieved January 23, 2012.</span></div></li><li id="124" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Kanter, David (May 18, 2011). <a href="https://www.realworldtech.com/poulson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Poulson: The Future of Itanium Servers&quot;</a>. Real World Tech. <a href="https://web.archive.org/web/20121102093620/http://www.realworldtech.com/poulson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on November 2, 2012. Retrieved November 9, 2012.</span></div></li><li id="125" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20120324101540/http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Hot Chips Poulson Disclosure Factsheet&quot;</a> (PDF). <em>Intel press release</em>. August 19, 2011. Archived from <a href="http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on March 24, 2012. Retrieved August 19, 2011.</span></div></li><li id="126" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Merrit, Rick (November 23, 2010). <a href="https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Researchers carve CPU into plastic foil&quot;</a>. <em>EE Times</em>. <a href="https://web.archive.org/web/20191217201623/https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on December 17, 2019. Retrieved December 17, 2019.</span></div></li><li id="127" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">O&#x27;Brien, Terrence (August 22, 2011). <a href="https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel talks up next-gen Itanium: 32nm, 8-core Poulson&quot;</a>. <span class="inline text-[1em] leading-7">Engadget</span>. <a href="https://web.archive.org/web/20180421163456/https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on April 21, 2018. Retrieved April 30, 2012.</span></div></li><li id="128" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Unreleased Intel Itanium 9500-series CPUs spotted&quot;</a>. <a href="https://web.archive.org/web/20171122032035/http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2017-11-22. Retrieved 2012-08-02.</span></div></li><li id="129" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Spotted 9500-series CPUs confirmed to be &quot;Poulson&quot; Itaniums&quot;</a>. <a href="https://web.archive.org/web/20171006152039/http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2017-10-06. Retrieved 2012-08-02.</span></div></li><li id="130" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel publishes Itanium 9500 reference manual&quot;</a>. <a href="https://web.archive.org/web/20171008075849/http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2017-10-08. Retrieved 2012-08-02.</span></div></li><li id="131" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://ark.intel.com/products/codename/26643/Poulson" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Products formerly Poulson&quot;</a>. <em>Intel® ARK (Product Specs)</em>. <a href="https://web.archive.org/web/20170518065154/http://ark.intel.com/products/codename/26643/Poulson" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on May 18, 2017. Retrieved May 31, 2017.</span></div></li><li id="98" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shilov, Anton. <a href="https://web.archive.org/web/20190201050122/https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel to Discontinue Itanium 9700 &#x27;Kittson&#x27; Processor, the Last of the Itaniums&quot;</a>. <em><span class="inline text-[1em] leading-7">AnandTech</span></em>. Archived from <a href="https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on February 1, 2019. Retrieved 28 April 2022.</span></div></li><li id="132" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Wheeler, Bob. <a href="https://www.linleygroup.com/newsletters/newsletter_detail.php?num=4912" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Tocking Itanium&quot;</a>. <span class="inline text-[1em] leading-7">The Linley Group</span>. Retrieved 26 February 2022.</span></div></li><li id="133" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Skaugen, Kirk. <a href="https://download.intel.com/newsroom/kits/idf/2011_fall/pdfs/Kirk_Skaugen_DCSG_MegaBriefing.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;IDF2011 Intel Developer Forum&quot;</a> (PDF). slide 21. Intel. Retrieved 26 February 2022.</span></div></li><li id="134" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Nist, Pauline. <a href="https://web.archive.org/web/20200808053527/https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;More than just another Itanium chip&quot;</a>. Intel. Archived from <a href="https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 8 August 2020. Retrieved 26 February 2022.</span></div></li><li id="135" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20161109135111/http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel® Itanium® Processors Update&quot;</a>. Archived from <a href="http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 9 November 2016.</span></div></li><li id="136" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shilov, Anton (April 17, 2015). <a href="https://www.kitguru.net/components/cpu/anton-shilov/intel-still-committed-to-make-new-itanium-processors/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel still committed to make new Itanium processors&quot;</a>. <em>kitguru.net</em>. Retrieved July 4, 2023. &quot;KitGuru Says: Even though it is highly likely that &quot;Kittson&quot; chips will be released, it does not seem that Intel and HP actually want to invest R&amp;D money in boosting performance of IA-64 chips. As a result, it looks like the best thing &quot;Kittson&quot; will offer will be a 20 per cent performance improvement over current gen offerings.&quot;</span></div></li><li id="137" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shah, Agam (February 19, 2014). <a href="http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s new Xeon server chip pushes Itanium closer to death&#x27;s door&quot;</a>. <em>pcworld.com</em>. PC World. <a href="https://web.archive.org/web/20160126165249/http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on January 26, 2016. Retrieved January 13, 2016.</span></div></li><li id="138" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shilov, Anton. <a href="https://www.kitguru.net/professional/server/anton-shilov/hp-mission-critical-servers-business-improves-as-itanium-fades-away/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP: mission-critical servers business improves as Itanium fades away&quot;</a>. <em>Kitguru</em>. Retrieved 30 March 2022.</span></div></li><li id="139" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shah, Agam (2 December 2014). <a href="https://www.computerworld.com/article/2853998/hp-sees-hp-ux-sticking-around-for-10-years.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP sees HP-UX sticking around for 10 years&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. Retrieved 30 March 2022.</span></div></li><li id="140" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www-ssl.intel.com/content/www/us/en/products/processors/itanium.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel® Itanium® Processor&quot;</a>. <em>Intel</em>. Retrieved May 15, 2017.</span></div></li><li id="141" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel® Itanium® Processor 9300, 9500 and 9700 Series Specification Update&quot;</a> (PDF). Intel. <a href="https://web.archive.org/web/20201111234308/https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> (PDF) from the original on 11 November 2020.</span></div></li><li id="142" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Cutress, Ian (May 11, 2017). <a href="https://web.archive.org/web/20170511152533/http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s Itanium Takes One Last Breath: Itanium 9700 Series CPUs Released&quot;</a>. Anandtech. Archived from <a href="http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on May 11, 2017. Retrieved May 11, 2017.</span></div></li><li id="143" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Products formerly Kittson&quot;</a>. <em>Intel® ARK (Product Specs)</em>. <a href="https://web.archive.org/web/20190804134312/https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on August 4, 2019. Retrieved May 15, 2017.</span></div></li><li id="144" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Patrizio, Andy (October 12, 2007). <a href="https://web.archive.org/web/20180422062117/http://www.internetnews.com/ent-news/article.php/3705016" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Plows Forward With Itanium&quot;</a>. <em>InternetNews.com</em>. Archived from <a href="http://www.internetnews.com/ent-news/article.php/3705016" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on April 22, 2018. Retrieved October 18, 2007.</span></div></li><li id="145" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">IDC</span> World Wide Server Tracker, Q2&#x27;08</span></div></li><li id="146" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Vance, Ashlee</span> (February 9, 2009). <a href="https://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Ten Years After First Delay, Intel&#x27;s Itanium Is Still Late&quot;</a>. <em><span class="inline text-[1em] leading-7">The New York Times</span></em>. <a href="https://web.archive.org/web/20110710101259/http://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on July 10, 2011. Retrieved April 1, 2010.</span></div></li><li id="148" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Vance, Ashlee</span> (June 1, 2006). <a href="https://www.theregister.com/2006/06/01/itanic_q1_gartner/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP grabs 90% of &#x27;industry standard&#x27; Itanic market&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved November 25, 2022.</span></div></li><li id="149" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Server System SR9000MK4U Technical Product Specification&quot;</a>. <em><span class="inline text-[1em] leading-7">Intel</span> web site</em>. January 2007. <a href="https://web.archive.org/web/20090208174924/http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on February 8, 2009. Retrieved April 14, 2007.</span></div></li><li id="150" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Aleksandar, Kostovic (2021-07-31). <a href="https://www.tomshardware.com/news/last-itanium-shipment" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium Waves Goodbye As Intel Delivers Last Shipments of Now Forgotten Processor Family&quot;</a>. <em>Tom&#x27;s Hardware</em>. Retrieved 2022-11-29.</span></div></li><li id="151" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Not Vulnerable - Intel Itanium/Secure64 SourceT - Secure 64&quot;</a>. <em>Secure 64</em>. January 9, 2018. <a href="https://web.archive.org/web/20181004103818/https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on October 4, 2018. Retrieved October 4, 2018.</span></div></li><li id="152" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20060621013059/http://download.intel.com/design/Itanium2/datashts/25094505.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel® Itanium® 2 Processor Datasheet&quot;</a> (PDF). Intel. p. 9. Archived from <a href="http://download.intel.com/design/Itanium2/datashts/25094505.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 21 June 2006.</span></div></li><li id="153" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20110607124058/http://download.intel.com/design/Itanium2/datashts/31405401.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Dual-Core Intel® Itanium® 2 Processor 9000 Series Datasheet&quot;</a> (PDF). Intel. p. 9. Archived from <a href="http://download.intel.com/design/Itanium2/datashts/31405401.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 7 June 2011.</span></div></li><li id="154" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Morgan, Timothy Prickett. <a href="https://www.theregister.com/2013/02/08/intel_kills_itanium_xeon_convergence_and_kittson/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Remember that Xeon E7-Itanium convergence? FUHGEDDABOUDIT&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved November 25, 2022.</span></div></li><li id="155" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (February 25, 2005). <a href="https://www.cnet.com/tech/tech-industry/sources-ibm-ditching-itanium-altogether/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Sources: IBM ditching Itanium altogether&quot;</a>. <span class="inline text-[1em] leading-7">CNET News</span>. Retrieved July 4, 2023.</span></div></li><li id="156" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20040723073549/http://developer.intel.com/design/itanium/downloads/24870301.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel 460GX Chipset Datasheet&quot;</a> (PDF). Intel. Archived from <a href="http://developer.intel.com/design/itanium/downloads/24870301.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 23 July 2004.</span></div></li><li id="157" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Mueller, Scott; Soper, Mark Edward; Sosinsky, Barrie (2006). <a href="https://books.google.com/books?id=9cLFf_1PBnkC&amp;pg=PT301" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300"><em>Upgrading and Repairing Servers</em></a>. Pearson Education. <span class="inline text-[1em] leading-7">ISBN</span> 0-13-279698-8. Retrieved 6 April 2022.</span></div></li><li id="158" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shimpi, Anand Lal. <a href="https://web.archive.org/web/20110729150352/http://www.anandtech.com/show/465" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel&#x27;s 820 Chipset - Performance using SDRAM&quot;</a>. <em><span class="inline text-[1em] leading-7">AnandTech</span></em>. Archived from <a href="https://www.anandtech.com/show/465" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on July 29, 2011. Retrieved 6 April 2022.</span></div></li><li id="159" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shimpi, Anand Lal. <a href="https://web.archive.org/web/20110419010747/http://www.anandtech.com/show/551" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Rambus DRAM Part 2: Performance&quot;</a>. <em><span class="inline text-[1em] leading-7">AnandTech</span></em>. Archived from <a href="https://www.anandtech.com/show/551" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on April 19, 2011. Retrieved 6 April 2022.</span></div></li><li id="160" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Briggs, Fayé; et al. (7 August 2002). &quot;Intel 870: a building block for cost-effective, scalable servers&quot;. <em><span class="inline text-[1em] leading-7">IEEE Micro</span></em>. <strong>22</strong> (2 (March–April)): 36–47. <span class="inline text-[1em] leading-7">CiteSeerX</span> <a href="https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.2915" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">10.1.1.140.2915</a>. <span class="inline text-[1em] leading-7">doi</span>:<a href="https://doi.org/10.1109%2FMM.2002.997878" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">10.1109/MM.2002.997878</a>. <span class="inline text-[1em] leading-7">S2CID</span> <a href="https://api.semanticscholar.org/CorpusID:3201355" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">3201355</a>.</span></div></li><li id="161" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20040701014149/http://www.intel.com/design/chipsets/datashts/25111203.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel® E8870 Scalable Node Controller (SNC) Datasheet&quot;</a> (PDF). Intel. Archived from <a href="http://www.intel.com/design/chipsets/datashts/25111203.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 1 July 2004.</span></div></li><li id="162" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20030706004227/http://intel.com/design/chipsets/datashts/25111103.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel® E8870IO Server I/O Hub (SIOH) Datasheet&quot;</a> (PDF). Intel. Archived from <a href="http://intel.com/design/chipsets/datashts/25111103.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 6 July 2003.</span></div></li><li id="163" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing&quot;</a>. Intel. Retrieved 7 April 2022.</span></div></li><li id="164" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20030319214329/http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Overview of the new Itanium® 2-based HP servers rx2600 and rx5670: how HP is putting Intel® Itanium 2 processors to work&quot;</a> (PDF). Hewlett-Packard. p. 17. Archived from <a href="http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 19 March 2003.</span></div></li><li id="165" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20061029145359/http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP Integrity rx2620 Server&quot;</a> (PDF). Archived from <a href="http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 29 October 2006.</span></div></li><li id="166" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20060314004913/http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP Integrity rx4640-8 Server&quot;</a> (PDF). Archived from <a href="http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 14 March 2006.</span></div></li><li id="167" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20041209002029/http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP Integrity rx5670 Server summary&quot;</a>. Archived from <a href="http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 9 December 2004.</span></div></li><li id="168" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Turner, Vernon; Rau, Shane. <a href="https://web.archive.org/web/20050601104604/http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP&#x27;s sx1000 Chipset: Innovation Atop Standardization&quot;</a> (PDF). <span class="inline text-[1em] leading-7">IDC</span> (sponsored by HP). Archived from <a href="http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 1 June 2005.</span></div></li><li id="169" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20040731205815/http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Meet the HP Integrity Superdome: A white paper from HP&quot;</a> (PDF). Archived from <a href="http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 31 July 2004.</span></div></li><li id="170" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20050509234702/http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Itanium®–based midrange servers from HP— the HP Integrity rx7620-16 and rx8620-32 Servers&quot;</a> (PDF). Archived from <a href="http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 9 May 2005.</span></div></li><li id="171" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://archive.org/details/manualzilla-id-7031299" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;User Service Guide HP Integrity Superdome/sx2000 and HP 9000 Superdome/sx2000 Servers&quot;</a>. <span class="inline text-[1em] leading-7">Hewlett-Packard</span>. September 2009 – via Internet Archive.</span></div></li><li id="172" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Overview of the HP Integrity rx2660, rx3600, and rx6600 Servers&quot;</a> (PDF). <a href="https://web.archive.org/web/20170306041015/https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> (PDF) from the original on 2017-03-06.</span></div></li><li id="173" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20220708214847/https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP Integrity systems Family guide&quot;</a> (PDF). Archived from <a href="https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 8 July 2022. Retrieved 24 May 2022.</span></div></li><li id="174" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://lenovopress.com/sg247056.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;IBM Eserver xSeries 455 Planning and Installation Guide&quot;</a> (PDF). IBM/Lenovo. Retrieved 6 April 2022.</span></div></li><li id="175" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Woodacre, Michael; Robb, Derek; Roe, Dean; Feind, Karl. <a href="https://web.archive.org/web/20060314142114/http://www.sgi.com/pdfs/3474.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;The SGI® Altix 3000 Global Shared-Memory Architecture&quot;</a> (PDF). <em>sgi.com</em>. Archived from <a href="http://www.sgi.com/pdfs/3474.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2006-03-14.</span></div></li><li id="176" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Vogelsang, Reiner. <a href="https://moodle.risc.jku.at/file.php/50/altix_hardware.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SGI® Altix™ Hardware Architecture&quot;</a> (PDF). Retrieved 25 April 2022.</span></div></li><li id="177" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20160121032040/http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SGI® Altix™ 350 System User&#x27;s Guide&quot;</a> (PDF). Archived from <a href="http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2016-01-21.</span></div></li><li id="178" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20060314165928/http://www.sgi.com/pdfs/3392.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SGI® Altix® 3000 Servers and Superclusters&quot;</a> (PDF). Archived from <a href="http://www.sgi.com/pdfs/3392.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2006-03-14.</span></div></li><li id="179" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20051124042540/http://www.sgi.com/pdfs/3867.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SGI® Altix® 4700 Servers and Supercomputers&quot;</a> (PDF). Archived from <a href="http://www.sgi.com/pdfs/3867.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2005-11-24.</span></div></li><li id="180" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Vogelsang, Reiner. <a href="https://wwwuser.gwdg.de/~parallel/parallelrechner/altix_documentation/Altix_Hardware_revised_4.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SGI® Altix™ Hardware Architecture&quot;</a> (PDF). Retrieved 4 July 2023.</span></div></li><li id="181" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20151203105150/http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SGI® L1 and L2 Controller Software User&#x27;s Guide&quot;</a> (PDF). Archived from <a href="http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on 2015-12-03.</span></div></li><li id="182" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.netbsd.org/ports/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Platforms Supported by NetBSD&quot;</a>. <em><a href="http://www.netbsd.org" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">www.netbsd.org</a></em>. <a href="https://web.archive.org/web/20210227091416/http://www.netbsd.org/ports/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-02-27. Retrieved 2021-03-02.</span></div></li><li id="183" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://wiki.netbsd.org/ports/ia64/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;NetBSD/ia64&quot;</a>. <em>wiki.netbsd.org</em>. <a href="https://web.archive.org/web/20180427122809/http://wiki.netbsd.org/ports/ia64/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2018-04-27. Retrieved 2021-03-02.</span></div></li><li id="184" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Sabbagh, Dan (3 Feb 2000). <a href="https://web.archive.org/web/20070930200218/http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Trillian releases Linux code for Itanium&quot;</a>. <em>vnunet.com</em>. Archived from <a href="http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on 30 September 2007. Retrieved 2007-03-20.</span></div></li><li id="185" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.redhat.com/en/about/press-releases/press-trillian" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Leading Linux Distributors Join the Trillian Project&quot;</a>. <em>Red Hat</em> (Press release). December 20, 1999. Retrieved 2007-03-20.</span></div></li><li id="186" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://www.irisa.fr/caps/projects/ArchiCompil/iato/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;IATO simulation environment&quot;</a>.</span></div></li><li id="187" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Shankland, Stephen (22 March 2005). <a href="https://www.cnet.com/culture/fedora-for-itanium-taking-baby-steps/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Fedora for Itanium taking baby steps&quot;</a>. <em>CNET</em>. Retrieved 2023-07-04.</span></div></li><li id="188" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Connor, Deni (2005-01-06). <a href="https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Novell releases SuSE Linux for HP Itanium servers&quot;</a>. <em>Network World</em>. <a href="https://web.archive.org/web/20211029172431/https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-10-29. Retrieved 2021-10-14.</span></div></li><li id="189" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.itpro.co.uk/110119/centos-5-linux-released" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;CentOS 5 Linux released&quot;</a>. <em>IT PRO</em>. 14 April 2007. <a href="https://web.archive.org/web/20211029170900/https://www.itpro.co.uk/110119/centos-5-linux-released" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-10-29. Retrieved 2021-10-14.</span></div></li><li id="190" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.ports.debian.org" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Debian Ports&quot;</a>. Retrieved 2024-10-27.</span></div></li><li id="191" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://epic-slack.org/#!index.md#2024-05-15" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Slackware for IA-64 is here! Get E P I C !&quot;</a>. 2024-05-15. Retrieved 2025-01-26.</span></div></li><li id="193" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://projects.gentoo.org/council/meeting-logs/20240721-summary.txt" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Summary of Gentoo Council meeting 2024-07-21&quot;</a>. Retrieved 2024-08-15. &quot;The Council members agreed on deprecated ia64 arch&quot;</span></div></li><li id="194" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://t2sde.org/#news-2024-12-19" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;T2 24.12 &quot;Sky&#x27;s the Limit!&quot;&quot;</a>. 2024-12-19. Retrieved 2025-01-26. &quot;Support and stability was improved for SPARC64, Intel Itanium IA-64, Sony PS3, [...]&quot;</span></div></li><li id="195" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Ricknäs, Mikael (2009-12-21). <a href="https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Red Hat to drop Itanium support in Enterprise Linux 6&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. <a href="https://web.archive.org/web/20211028172143/https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-10-28. Retrieved 2021-10-14.</span></div></li><li id="196" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Clark, Jack. <a href="https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;SPARC and Itanium support discontinued in Ubuntu 10.10&quot;</a>. <em>ZDNet</em>. <a href="https://web.archive.org/web/20211029180056/https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-10-29. Retrieved 2021-10-14.</span></div></li><li id="197" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Anderson, Tim. <a href="https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;&#x27;It&#x27;s dead, Jim&#x27;: Torvalds marks Intel Itanium processors as orphaned in Linux kernel&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. <a href="https://web.archive.org/web/20211029174912/https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-10-29. Retrieved 2021-10-14.</span></div></li><li id="198" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;kernel/git/torvalds/linux.git - Linux kernel source tree&quot;</a>. <em><span class="inline text-[1em] leading-7">kernel.org</span></em>. <a href="https://web.archive.org/web/20211103183816/https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-11-03. Retrieved 2021-10-14.</span></div></li><li id="199" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=cf8e8658100d4eae80ce9b21f7a81cb024dd5057" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;kernel/git/next/linux-next.git - The linux-next integration testing tree&quot;</a>. <em>git.kernel.org</em>. Retrieved 2023-09-18.</span></div></li><li id="200" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.phoronix.com/news/Linux-6.7-To-Drop-Itanium-IA-64" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Linux 6.7 Set To Drop Support For Itanium IA-64&quot;</a>. <em><a href="http://www.phoronix.com" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">www.phoronix.com</a></em>. Retrieved 2023-09-18.</span></div></li><li id="201" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://github.com/linux-ia64/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;linux-ia64&quot;</a>. <em>GitHub</em>. Retrieved October 1, 2024. &quot;Maintenance and development of the Linux operating system for Intel Itanium architecture (IA-64)&quot;</span></div></li><li id="202" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="http://epic-linux.org/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;EPIC Linux&quot;</a>. Retrieved October 1, 2024.</span></div></li><li id="203" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://web.archive.org/web/20060302213751/http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Compaq OpenVMS Times&quot;</a> (PDF). January 2002. Archived from <a href="http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> (PDF) on March 2, 2006.</span></div></li><li id="204" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Clair Grant (June 2005). <a href="http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Porting OpenVMS to HP Integrity Servers&quot;</a> (PDF). <em>OpenVMS Technical Journal</em>. <strong>6</strong>. <a href="https://web.archive.org/web/20211122133713/http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> (PDF) from the original on 2021-11-22. Retrieved 2021-11-22.</span></div></li><li id="205" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Patrick Thibodeau (July 31, 2014). <a href="https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP gives OpenVMS new life&quot;</a>. <em><span class="inline text-[1em] leading-7">Computerworld</span></em>. <a href="https://web.archive.org/web/20211030234001/https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-10-30. Retrieved 2021-10-21.</span></div></li><li id="206" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;OpenVMS Roadmap&quot;</a>. HPE. July 2019. <a href="https://web.archive.org/web/20211122133712/https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-11-22. Retrieved 2021-11-22.</span></div></li><li id="207" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://vmssoftware.com/about/roadmap/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;OpenVMS – A guide to the strategy and roadmap&quot;</a>. <em>VSI</em>. Retrieved 2025-05-13.</span></div></li><li id="208" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.hpe.com/psnow/doc/4AA0-6149ENW" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HPE NonStop OS&quot;</a>. HPE. April 2018. <a href="https://web.archive.org/web/20211122135935/https://www.hpe.com/psnow/doc/4AA0-6149ENW" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-11-22. Retrieved 2021-11-22.</span></div></li><li id="209" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HPE NonStop family of systems&quot;</a> (PDF). HPE. May 2021. <a href="https://web.archive.org/web/20220121201745/https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> (PDF) from the original on 2022-01-21. Retrieved 2021-11-22.</span></div></li><li id="210" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Prashanth Kamath U (2019-07-30). <a href="https://connect2nonstop.com/2371-2/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;News from HPE&#x27;s NonStop Enterprise Division&quot;</a>. <em>The Connection</em>. <a href="https://web.archive.org/web/20211122140545/https://connect2nonstop.com/2371-2/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-11-22. Retrieved 2021-11-22.</span></div></li><li id="https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium</a></span></div></li><li id="211" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-IA-64-GCC-Deprecation" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Itanium IA-64 Support To Be Deprecated By GCC 10, Planned Removal In GCC 11&quot;</a>. <em>Phoronix</em>. <a href="https://web.archive.org/web/20200711001829/https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-IA-64-GCC-Deprecation" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2020-07-11. Retrieved 2020-07-09.</span></div></li><li id="212" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://github.com/llvm/llvm-project/commit/17151155ed8f83dcbb5db69bca2839ac2da19e0e" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Remove the IA-64 backend. · llvm/llvm-project@1715115 · GitHub&quot;</a>. <em>GitHub</em>. Jul 24, 2009.</span></div></li><li id="213" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Novakovic, Nebojsa (September 25, 2008). <a href="https://web.archive.org/web/20080927080239/http://www.theinquirer.net/gb/inquirer/news/2008/09/24/idc-performance-computing" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Supercomputing now dominated by X86 architecture&quot;</a>. <em><span class="inline text-[1em] leading-7">The Inquirer</span></em>. Archived from the original on September 27, 2008. Retrieved September 27, 2008.</span></div></li><li id="214" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Butler, Andrew (October 3, 2008). <a href="https://web.archive.org/web/20090214114712/http://www.gartner.com/DisplayDocument?ref=g_rss&amp;id=770312" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Preparing for Tukwila: The Next Generation of Intel&#x27;s Itanium Processor Family&quot;</a>. Archived from <a href="http://www.gartner.com/DisplayDocument?ref=g_rss&amp;id=770312" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on February 14, 2009. Retrieved October 21, 2008.</span></div></li><li id="215" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.top500.org/statistics/list/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Processor Generation / Itanium 2 Montecito&quot;</a>. <em><span class="inline text-[1em] leading-7">TOP500</span> web site</em>. Retrieved June 6, 2022. Select &quot;June 2012&quot; and &quot;Processor Generation&quot;</span></div></li><li id="220" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Orlowski, Andrew (January 23, 2001). <a href="https://www.theregister.com/2001/01/23/benchmarks_itanic_32bit_emulation/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Benchmarks – Itanic 32bit emulation is &#x27;unusable&#x27;. No kidding — slower than a P100&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved November 25, 2022.</span></div></li><li id="221" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Dvorak, John C.</span> (January 26, 2009). <a href="https://web.archive.org/web/20120608105627/http://www.pcmag.com/article.aspx/curl/2339629" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;How the Itanium Killed the Computer Industry&quot;</a>. <em><span class="inline text-[1em] leading-7">PC Mag</span></em>. Archived from <a href="https://www.pcmag.com/article.aspx/curl/2339629" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on June 8, 2012. Retrieved April 15, 2012.</span></div></li><li id="222" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Knuth, Donald E. (April 25, 2008). <a href="http://www.informit.com/articles/article.aspx?p=1193856" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Interview with Donald Knuth&quot;</a>. InformIT. <a href="https://web.archive.org/web/20210223015337/https://www.informit.com/articles/article.aspx?p=1193856" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on February 23, 2021. Retrieved April 1, 2010.</span></div></li><li id="223" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Reger, Dan (April 2, 2010). <a href="https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Windows Server 2008 R2 to Phase Out Itanium&quot;</a>. <em>Windows Server Blog</em>. <a href="https://web.archive.org/web/20180613111922/https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on June 13, 2018. Retrieved July 29, 2018.</span></div></li><li id="224" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Morgan, Timothy Prickett (December 18, 2009). <a href="https://www.theregister.com/2009/12/18/redhat_rhel6_itanium_dead/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Red Hat pulls plug on Itanium with RHEL 6&quot;</a>. <em><span class="inline text-[1em] leading-7">The Register</span></em>. Retrieved November 25, 2022.</span></div></li><li id="225" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Nystedt, Dan (March 22, 2011). <a href="https://www.pcworld.com/article/495910/article-2090.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Oracle stops developing software for Intel&#x27;s Itanium Chips&quot;</a>. <em><span class="inline text-[1em] leading-7">PC World</span></em>. <a href="https://web.archive.org/web/20211230101153/https://www.pcworld.com/article/495910/article-2090.html" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on December 30, 2021. Retrieved December 30, 2021.</span></div></li><li id="226" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP wins judgment in Itanium suit against Oracle&quot;</a>. <em>Ars Technica</em>. August 2012. <a href="https://web.archive.org/web/20201112030259/https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on November 12, 2020. Retrieved July 1, 2016.</span></div></li><li id="227" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;HP awarded $3B in damages from Oracle over Itanium database cancelation&quot;</a>. <em>Ars Technica</em>. July 2016. <a href="https://web.archive.org/web/20201108090154/https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on November 8, 2020. Retrieved July 1, 2016.</span></div></li><li id="228" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><a href="https://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Oracle Loses $3 Million Verdict For Ditching HP Itanium Chip&quot;</a>. <em>Bloomberg.com</em>. 30 June 2016. <a href="https://web.archive.org/web/20160701011939/http://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2016-07-01. Retrieved July 1, 2016.</span></div></li><li id="229" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Brittain, Blake (15 June 2021). <a href="https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Oracle loses bid to upend HP&#x27;s $3 billion win&quot;</a>. <em>Reuters</em>. <a href="https://web.archive.org/web/20210709191923/https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on 2021-07-09. Retrieved July 7, 2021.</span></div></li><li id="230" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7"><span class="inline text-[1em] leading-7">Vance, Ashlee</span> (May 21, 2009). <a href="https://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;A Decade Later, Intel&#x27;s Itanium Chip Makes a Profit&quot;</a>. <em><span class="inline text-[1em] leading-7">The New York Times</span></em>. <a href="https://web.archive.org/web/20111104141808/http://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Archived</a> from the original on November 4, 2011. Retrieved April 7, 2010.</span></div></li><li id="231" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Darling, Patrick (March 23, 2011). <a href="https://web.archive.org/web/20200327004812/https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Intel Reaffirms Commitment to Itanium&quot;</a>. <em>Chip Shots</em>. Intel. Archived from <a href="https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on March 27, 2020. Retrieved May 20, 2020.</span></div></li><li id="232" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Manek Dubash (July 20, 2006). <a href="https://web.archive.org/web/20110219212053/http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Will Intel abandon the Itanium?&quot;</a>. <span class="inline text-[1em] leading-7">Techworld</span>. Archived from <a href="http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">the original</a> on February 19, 2011. Retrieved December 19, 2010. &quot;Once touted by Intel as a replacement for the x86 product line, expectations for Itanium have been throttled well back.&quot;</span></div></li><li id="233" class="mb-2 grid break-inside-avoid grid-cols-[auto_1fr] gap-2 text-sm leading-relaxed [counter-increment:item] before:font-semibold before:content-[counter(item)&#x27;.&#x27;]"><div class="relative -top-[3px] overflow-hidden break-words text-[16px] [&amp;_*]:mb-0"><span class="mb-4 block break-words text-[1em] leading-7">Demerjian, Charlie (September 26, 2003). <a href="https://web.archive.org/web/20091010181925/http://www.theinquirer.net/inquirer/news/1029651/why-intels-prescott-will-use-amd64--extensions" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">&quot;Why Intel&#x27;s Prescott will use AMD64 extensions&quot;</a>. <em><span class="inline text-[1em] leading-7">The Inquirer</span></em>. Archived from the original on October 10, 2009. Retrieved October 7, 2009.</span></div></li></ol></div><div class="text-fg-secondary text-xs [&amp;_*]:mb-2"><hr class="border-border-l1 my-8 rounded-sm border-t"/>
<span class="mb-4 block break-words text-[1em] leading-7">The content is adapted from <a href="https://en.wikipedia.org/wiki/Itanium" target="_blank" rel="noopener noreferrer" class="break-all text-[1em] text-blue-500 hover:underline dark:text-blue-300">Wikipedia</a>, licensed under Creative Commons Attribution-ShareAlike 4.0 License.</span></div></div></div><div class="hidden min-[1400px]:block"></div></div></div><!--$--><!--/$--><div role="region" aria-label="Notifications (F8)" tabindex="-1" style="pointer-events:none"><ol tabindex="-1" class="pointer-events-none fixed top-0 z-[100] flex max-h-screen w-full flex-col-reverse p-4 max-sm:left-0 sm:bottom-0 sm:right-0 sm:top-auto sm:max-w-[420px] sm:flex-col pl-16 pr-2 pt-16 sm:px-4"></ol></div><script type="application/json" id="server-client-data-experimentation">{"status":"uninitialized"}</script><script src="/_next/static/chunks/webpack-e121ed42680f327e.js" nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3" id="_R_" async=""></script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">(self.__next_f=self.__next_f||[]).push([0])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"1:\"$Sreact.fragment\"\n3:I[91363,[],\"\"]\n4:I[23775,[],\"\"]\n5:I[57654,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"7618\",\"static/chunks/7618-43536a8fb0dd3bfe.js\",\"3699\",\"static/chunks/app/page/%5Bslug%5D/layout-55a344716dd57c44.js\"],\"PageHeaderProvider\"]\n6:I[17618,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"7618\",\"static/chunks/7618-43536a8fb0dd3bfe.js\",\"3699\",\"static/chunks/app/page/%5Bslug%5D/layout-55a344716dd57c44.js\"],\"HeaderContent\"]\n7:I[25529,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"7720\",\"static/chunks/7720-3a1e7e411adba2d3.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"7618\",\"static/chunks/7618-43536a8fb0dd3bfe.js\",\"6751\",\"static/chunks/app/page/%5Bslug%5D/not-found-69a3edc7db5749d6.js\"],\"default\"]\n9:I[6666,[],\"OutletBoundary\"]\nb:I[80415,[],\"AsyncMetadataOutlet\"]\nd:I[6666,[],\"ViewportBoundary\"]\nf:I[6666,[],\"MetadataBoundary\"]\n10:\"$Sreact.suspense\"\n12:I[95909,[\"4219\",\"static/chunks/app/global-error-4d07d20223cd4b4c.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"13:I[51498,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"ConstantsProvider\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"14:I[91073,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"15:I[38642,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"16:I[99648,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"4684\",\"static/chunks/24cf1b50-159cca90b09285e0.js\",\"1829\",\"static/chunks/9ffa21ba-c069766d809bd4c7.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"7720\",\"static/chunks/7720-3a1e7e411adba2d3.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"600\",\"static/chunks/600-9a9fcafaaa6c1c4c.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"5448\",\"static/chunks/5448-2a3cfd853d899c9a.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"8\",\"static/chunks/8-8ca70ca619d8e099.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"6304\",\"static/chunks/app/page/%5Bslug%5D/page-540a27b6839afde5.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"17:I[78825,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"18:I[8550,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"MixpanelProvider\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"19:I[12290,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"MobileTocProvider\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"1a:I[53947,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"NuqsAdapter\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"1b:I[91873,[\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"8039\",\"static/chunks/app/error-4a29e9399afba038.js\"],\"default\"]\n1c:I[5091,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"7720\",\"static/chunks/7720-3a1e7e411adba2d3.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"7618\",\"static/chunks/7618-43536a8fb0dd3bfe.js\",\"4345\",\"static/chunks/app/not-found-dd95690acf732f18.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"1d:I[16091,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"927\",\"static/chunks/927-34e2a6da3e15e26b.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"2660\",\"static/chunks/2660-d983a7f287e89f18.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"3655\",\"static/chunks/3655-6717081f7512305a.js\",\"8945\",\"static/chunks/8945-e4e3cf487f5e27c7.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"2225\",\"static/chunks/2225-454cf9f44775e7ce.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"7177\",\"static/chunks/app/layout-226f2bd71acf9f9e.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,":HL[\"/_next/static/media/1f2316909698f815.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/3d4419af2cf8609b.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/4dec29efcaeb336c.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/74452ea3ef0f9101.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/904ef0a86fe32a00.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/d886a03bcda7ad8f.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/e1447589d6f59c4b.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/media/f5a90156f8995c8c.p.woff2\",\"font\",{\"crossOrigin\":\"\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"type\":\"font/woff2\"}]\n:HL[\"/_next/static/css/62c4caba71dfda84.css\",\"style\",{\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]\n:HL[\"/_next/static/css/eb3d87f98fe1565f.css\",\"style\",{\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]\n:HL[\"/_next/static/css/1b5e561215938d4d.css\",\"style\",{\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]\n:HL[\"/_next/static/css/0227d069a630d414.css\",\"style\",{\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]\n:HL[\"/_next/static/css/f87fff2ab93d05a7.css\",\"style\",{\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"0:{\"P\":null,\"b\":\"BpM29AX4fmgcUxZ_6t0le\",\"p\":\"\",\"c\":[\"\",\"page\",\"Itanium\"],\"i\":false,\"f\":[[[\"\",{\"children\":[\"page\",{\"children\":[[\"slug\",\"Itanium\",\"d\"],{\"children\":[\"__PAGE__\",{}]}]}]},\"$undefined\",\"$undefined\",true],[\"\",[\"$\",\"$1\",\"c\",{\"children\":[[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/62c4caba71dfda84.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}],[\"$\",\"link\",\"1\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/eb3d87f98fe1565f.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}],[\"$\",\"link\",\"2\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/1b5e561215938d4d.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}],[\"$\",\"link\",\"3\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/0227d069a630d414.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]],\"$L2\"]}],{\"children\":[\"page\",[\"$\",\"$1\",\"c\",{\"children\":[null,[\"$\",\"$L3\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L4\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":\"$undefined\",\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]]}],{\"children\":[[\"slug\",\"Itanium\",\"d\"],[\"$\",\"$1\",\"c\",{\"children\":[null,[\"$\",\"$L5\",null,{\"children\":[[\"$\",\"$L6\",null,{\"maxWidth\":\"full\",\"mobileOptions\":{\"right\":{\"showFixedIssues\":true,\"showThemeSwitcher\":true,\"showSearch\":true,\"showTableOfContents\":true}}}],[\"$\",\"$L3\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$undefined\",\"errorStyles\":\"$undefined\",\"errorScripts\":\"$undefined\",\"template\":[\"$\",\"$L4\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":[[\"$\",\"$L7\",null,{}],[]],\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}]]}]]}],{\"children\":[\"__PAGE__\",[\"$\",\"$1\",\"c\",{\"children\":[\"$L8\",[[\"$\",\"link\",\"0\",{\"rel\":\"stylesheet\",\"href\":\"/_next/static/css/f87fff2ab93d05a7.css\",\"precedence\":\"next\",\"crossOrigin\":\"$undefined\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\"}]],[\"$\",\"$L9\",null,{\"children\":[\"$La\",[\"$\",\"$Lb\",null,{\"promise\":\"$@c\"}]]}]]}],{},null,false]},null,false]},null,false]},null,false],[\"$\",\"$1\",\"h\",{\"children\":[null,[[\"$\",\"$Ld\",null,{\"children\":\"$Le\"}],[\"$\",\"meta\",null,{\"name\":\"next-size-adjust\",\"content\":\"\"}]],[\"$\",\"$Lf\",null,{\"children\":[\"$\",\"div\",null,{\"hidden\":true,\"children\":[\"$\",\"$10\",null,{\"fallback\":null,\"children\":\"$L11\"}]}]}]]}],false]],\"m\":\"$undefined\",\"G\":[\"$12\",[]],\"s\":false,\"S\":false}\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"2:[\"$\",\"html\",null,{\"lang\":\"en\",\"className\":\"bg-surface-base antialiased\",\"suppressHydrationWarning\":true,\"children\":[[\"$\",\"head\",null,{\"children\":[[\"$\",\"title\",null,{\"children\":\"Grokipedia\"}],[\"$\",\"meta\",null,{\"name\":\"description\",\"content\":\"Grokipedia is an open source, comprehensive collection of all knowledge.\"}],[\"$\",\"link\",null,{\"rel\":\"icon\",\"type\":\"image/x-icon\",\"href\":\"/favicon.ico\",\"sizes\":\"48x48\"}],[\"$\",\"link\",null,{\"rel\":\"icon\",\"href\":\"/images/icon-dark.png\",\"media\":\"(prefers-color-scheme: light)\",\"type\":\"image/png\"}],[\"$\",\"link\",null,{\"rel\":\"icon\",\"href\":\"/images/icon-light.png\",\"media\":\"(prefers-color-scheme: dark)\",\"type\":\"image/png\"}],[\"$\",\"link\",null,{\"rel\":\"apple-touch-icon\",\"href\":\"/icon-192x192.png\"}],[\"$\",\"link\",null,{\"rel\":\"manifest\",\"href\":\"/manifest.webmanifest\"}],[\"$\",\"meta\",null,{\"name\":\"robots\",\"content\":\"index, follow\"}],[\"$\",\"meta\",null,{\"name\":\"googlebot\",\"content\":\"index, follow, max-snippet:-1\"}],[\"$\",\"meta\",null,{\"property\":\"og:title\",\"content\":\"Grokipedia\"}],[\"$\",\"meta\",null,{\"property\":\"og:description\",\"content\":\"Grokipedia is an open source, comprehensive collection of all knowledge.\"}],[\"$\",\"meta\",null,{\"property\":\"og:url\",\"content\":\"https://grokipedia.com\"}],[\"$\",\"meta\",null,{\"property\":\"og:site_name\",\"content\":\"Grokipedia\"}],[\"$\",\"meta\",null,{\"property\":\"og:locale\",\"content\":\"en_US\"}],[\"$\",\"meta\",null,{\"property\":\"og:type\",\"content\":\"website\"}],[\"$\",\"meta\",null,{\"property\":\"og:image\",\"content\":\"https://grokipedia.com/icon-512x512.png\"}],[\"$\",\"meta\",null,{\"property\":\"og:image:width\",\"content\":\"512\"}],[\"$\",\"meta\",null,{\"property\":\"og:image:height\",\"content\":\"512\"}],[\"$\",\"meta\",null,{\"property\":\"og:image:alt\",\"content\":\"Grokipedia\"}],[\"$\",\"meta\",null,{\"name\":\"twitter:card\",\"content\":\"summary\"}],[\"$\",\"meta\",null,{\"name\":\"twitter:creator\",\"content\":\"@Grokipedia\"}],[\"$\",\"meta\",null,{\"name\":\"twitter:title\",\"content\":\"Grokipedia\"}],[\"$\",\"meta\",null,{\"name\":\"twitter:description\",\"content\":\"Grokipedia is an open source, comprehensive collection of all knowledge.\"}],[\"$\",\"meta\",null,{\"name\":\"twitter:image\",\"content\":\"https://grokipedia.com/icon-512x512.png\"}]]}],[\"$\",\"body\",null,{\"className\":\"flex h-[100svh] w-full flex-col __variable_13c637 __variable_8a0ba0 __variable_779740 __variable_2484fd __variable_525cc3 __variable_13486b\",\"children\":[[\"$\",\"$L13\",null,{\"children\":[\"$\",\"$L14\",null,{\"children\":[\"$\",\"$L15\",null,{\"defaultTheme\":\"dark\",\"nonce\":\"MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3\",\"children\":[\"$\",\"$L16\",null,{\"children\":[\"$\",\"$L17\",null,{\"children\":[\"$\",\"$L18\",null,{\"children\":[\"$\",\"$L19\",null,{\"children\":[\"$\",\"$L1a\",null,{\"children\":[[\"$\",\"$L3\",null,{\"parallelRouterKey\":\"children\",\"error\":\"$1b\",\"errorStyles\":[],\"errorScripts\":[],\"template\":[\"$\",\"$L4\",null,{}],\"templateStyles\":\"$undefined\",\"templateScripts\":\"$undefined\",\"notFound\":[[\"$\",\"$L1c\",null,{}],[]],\"forbidden\":\"$undefined\",\"unauthorized\":\"$undefined\"}],[\"$\",\"$L1d\",null,{}]]}]}]}]}]}]}]}]}],[\"$\",\"script\",null,{\"type\":\"application/json\",\"id\":\"server-client-data-experimentation\",\"children\":\"{\\\"status\\\":\\\"uninitialized\\\"}\"}]]}]]}]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"e:[[\"$\",\"meta\",\"0\",{\"charSet\":\"utf-8\"}],[\"$\",\"meta\",\"1\",{\"name\":\"viewport\",\"content\":\"width=device-width, initial-scale=1, interactive-widget=resizes-content\"}]]\na:null\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"1e:I[42712,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"4684\",\"static/chunks/24cf1b50-159cca90b09285e0.js\",\"1829\",\"static/chunks/9ffa21ba-c069766d809bd4c7.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"7720\",\"static/chunks/7720-3a1e7e411adba2d3.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"600\",\"static/chunks/600-9a9fcafaaa6c1c4c.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"5448\",\"static/chunks/5448-2a3cfd853d899c9a.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"8\",\"static/chunks/8-8ca70ca619d8e099.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"6304\",\"static/chunks/app/page/%5Bslug%5D/page-540a27b6839afde5.js\"],\"HydrationBoundary\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"21:I[6367,[],\"IconMark\"]\n1f:T118b9,"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"# Itanium\n\nItanium (/aɪˈteɪniəm/; _eye- TAY-nee-əm_) is a discontinued family of [64-bit](64-bit_computing \"64-bit computing\") [Intel](Intel \"Intel\") [microprocessors](Microprocessor \"Microprocessor\") that implement the [Intel Itanium architecture](Intel_Itanium_architecture \"Intel Itanium architecture\") (formerly called IA-64). The Itanium architecture originated at [Hewlett-Packard](Hewlett-Packard \"Hewlett-Packard\") (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for [enterprise servers](Enterprise_server \"Enterprise server\") and [high-performance computing](High-performance_computing \"High-performance computing\") systems. In the concept phase, engineers said \"we could run circles around PowerPC...we could kill the x86\".[22] Early predictions were that IA-64 would expand to the lower-end servers, supplanting [Xeon](Xeon \"Xeon\"), and eventually penetrate into the [personal computers](Personal_computer \"Personal computer\"), eventually to supplant [reduced instruction set computing](Reduced_instruction_set_computer \"Reduced instruction set computer\") (RISC) and [complex instruction set computing](Complex_instruction_set_computing \"Complex instruction set computing\") (CISC) architectures for all general-purpose applications. \n\nWhen first released in 2001 after a decade of development, Itanium's performance was disappointing compared to better-established RISC and CISC processors. Emulation to run existing x86 applications and operating systems was particularly poor. Itanium-based systems were produced by HP and its successor [Hewlett Packard Enterprise](Hewlett_Packard_Enterprise \"Hewlett Packard Enterprise\") (HPE) as the [Integrity Servers](HPE_Integrity_Servers \"HPE Integrity Servers\") line, and by several other manufacturers. In 2008, Itanium was the fourth-most deployed microprocessor architecture for [enterprise-class systems](Enterprise_information_system \"Enterprise information system\"), behind [x86-64](X86-64 \"X86-64\"), [Power ISA](Power_ISA \"Power ISA\"), and [SPARC](SPARC \"SPARC\").[6]\n\nIn February 2017, Intel released the final generation, Kittson, to test customers, and in May began shipping in volume.[7][8] It was only used in mission-critical servers from HPE. Standard support for HP-UX 11i v3, the primary OS for Itanium systems, ends on December 31, 2025.[](https://www.hpe.com/global/softwarereleases/releases-media2/HPEredesign/latest/AR2505/AR2505_OEUR_Letter_English.pdf)\n\nIn 2019, Intel announced that new orders for Itanium would be accepted until January 30, 2020, and shipments would cease by July 29, 2021.[1] This took place on schedule.[9]\n\nItanium never sold well outside enterprise servers and high-performance computing systems, and the architecture was ultimately supplanted by competitor AMD's [x86-64](X86-64 \"X86-64\") (also called AMD64) architecture. x86-64 is a compatible extension to the 32-bit x86 architecture, implemented by, for example, Intel's own Xeon line and [AMD](Advanced_Micro_Devices \"Advanced Micro Devices\")'s [Opteron](Opteron \"Opteron\") line. By 2009, most servers were being shipped with x86-64 processors, and they dominate the low cost desktop and laptop markets which were not initially targeted by Itanium.[10] In an article titled \"Intel's Itanium is finally dead: The Itanic sunken by the x86 juggernaut\" Techspot declared \"Itanium's promise ended up sunken by a lack of legacy 32-bit support and difficulties in working with the architecture for writing and maintaining software\", while the dream of a single dominant [ISA](Instruction_set_architecture \"Instruction set architecture\") would be realized by the AMD64 extensions.[11]\n# Itanium\n\n## History\n\n### Development: 1989–2001\n\n#### Inception: 1989–1994\n\nIn 1989, HP started to research an architecture that would exceed the expected limits of the [reduced instruction set computer](Reduced_instruction_set_computer \"Reduced instruction set computer\") (RISC) architectures caused by the great increase in complexity needed for executing multiple [instructions per cycle](Instructions_per_cycle \"Instructions per cycle\") due to the need for dynamic [dependency](Data_dependency \"Data dependency\") checking and precise [exception handling](Exception_handling \"Exception handling\"). HP hired [Bob Rau](Bob_Rau \"Bob Rau\") of [Cydrome](Cydrome \"Cydrome\") and [Josh Fisher](Josh_Fisher \"Josh Fisher\") of [Multiflow](Multiflow \"Multiflow\"), the pioneers of [very long instruction word](Very_long_instruction_word \"Very long instruction word\") (VLIW) computing. One VLIW instruction word can contain several independent [instructions](Instruction_\\(computer_science\\) \"Instruction \\(computer science\\)\"), which can be executed in parallel without having to evaluate them for independence. A [compiler](Compiler \"Compiler\") must attempt to find [valid combinations of instructions that can be executed at the same time](Instruction-level_parallelism \"Instruction-level parallelism\"), effectively performing the instruction scheduling that conventional [superscalar processors](Superscalar_processor \"Superscalar processor\") must do in hardware at runtime. \n\nHP researchers modified the classic VLIW into a new type of architecture, later named [Explicitly Parallel Instruction Computing](Explicitly_Parallel_Instruction_Computing \"Explicitly Parallel Instruction Computing\") (EPIC), which differs by: having template bits which show which instructions are independent inside and between the bundles of three instructions, which enables the explicitly parallel execution of multiple bundles and increasing the processors' [issue width](Wide-issue \"Wide-issue\") without the need to recompile; by [predication](Predication_\\(computer_architecture\\) \"Predication \\(computer architecture\\)\") of instructions to reduce the need for [branches](Branch_\\(computer_science\\) \"Branch \\(computer science\\)\"); and by full interlocking to eliminate the [delay slots](Delay_slot \"Delay slot\"). In EPIC the assignment of [execution units](Execution_unit \"Execution unit\") to instructions and the timing of their issuing can be decided by hardware, unlike in the classic VLIW. HP intended to use these features in PA-WideWord, the planned successor to their [PA-RISC](PA-RISC \"PA-RISC\") ISA. EPIC was intended to provide the best balance between the efficient use of silicon area and electricity, and general-purpose flexibility.[13][14] In 1993 HP held an internal competition to design the best (simulated) microarchitectures of a RISC and an EPIC type, led by Jerry Huck and [Rajiv Gupta](Rajiv_Gupta_\\(technocrat\\) \"Rajiv Gupta \\(technocrat\\)\") respectively. The EPIC team won, with over double the simulated performance of the RISC competitor.[15]\n\nAt the same time Intel was also looking for ways to make better ISAs. In 1989 Intel had launched the [i860](Intel_i860 \"Intel i860\"), which it marketed for workstations, servers, and [iPSC](Intel_iPSC#iPSC/860 \"Intel iPSC\") and [Paragon](Intel_Paragon \"Intel Paragon\") supercomputers. It differed from other RISCs by being able to switch between the normal single instruction per cycle mode, and a mode where pairs of instructions are explicitly defined as parallel so as to execute them in the same cycle without having to do dependency checking. Another distinguishing feature were the instructions for an exposed floating-point pipeline, that enabled the tripling of throughput compared to the conventional floating-point instructions. Both of these features were left largely unused because compilers didn't support them, a problem that later challenged Itanium too. Without them, i860's parallelism (and thus performance) was no better than other RISCs, so it failed in the market. Itanium would adopt a more flexible form of explicit parallelism than i860 had.[16]\n\nIn November 1993 HP approached Intel, seeking collaboration on an innovative future architecture.[17][19] At the time Intel was looking to extend x86 to 64 bits in a processor codenamed P7, which they found challenging.[20] Later Intel claimed that four different design teams had explored 64-bit extensions, but each of them concluded that it was not economically feasible.[21] At the meeting with HP, Intel's engineers were impressed when Jerry Huck and [Rajiv Gupta](Rajiv_Gupta_\\(technocrat\\) \"Rajiv Gupta \\(technocrat\\)\") presented the PA-WideWord architecture they had designed to replace [PA-RISC](PA-RISC \"PA-RISC\"). \"When we saw WideWord, we saw a lot of things we had only been looking at doing, already in their full glory\", said Intel's [John Crawford](John_Crawford_\\(engineer\\) \"John Crawford \\(engineer\\)\"), who in 1994 became the chief architect of Merced, and who had earlier argued against extending the x86 with P7. HP's Gupta recalled: \"I looked Albert Yu [Intel's general manager for microprocessors] in the eyes and showed him we could run circles around [PowerPC](PowerPC \"PowerPC\"), that we could kill PowerPC, that we could kill the x86.\"[22] Soon Intel and HP started conducting in-depth technical discussions at an HP office, where each side had six[25] engineers who exchanged and discussed both companies' confidential architectural research. They then decided to use not only PA-WideWord, but also the more experimental [HP Labs](HP_Labs \"HP Labs\") PlayDoh as the source of their joint future architecture.[12][26] Convinced of the superiority of the new project, in 1994 Intel canceled their existing plans for P7. \n\nIn June 1994 Intel and HP announced their joint effort to make a new ISA that would adopt ideas of Wide Word and VLIW. Yu declared: \"If I were competitors, I'd be really worried. If you think you have a future, you don't.\"[22] On P7's future, Intel said the alliance would impact it, but \"it is not clear\" whether it would \"fully encompass the new architecture\".[27][28] Later the same month, Intel said that some of the first features of the new architecture would start appearing on Intel chips as early as the P7, but the full version would appear sometime later.[29] In August 1994 [EE Times](EE_Times \"EE Times\") reported that Intel told investors that P7 was being re-evaluated and possibly canceled in favor of the HP processor. Intel immediately issued a clarification, saying that P7 is still being defined, and that HP may contribute to its architecture. Later it was confirmed that the P7 codename had indeed passed to the HP-Intel processor. By early 1996 Intel revealed its new codename, _Merced_.[30][31]\n\nHP believed that it was no longer cost-effective for individual enterprise systems companies such as itself to develop proprietary microprocessors, so it partnered with Intel in 1994 to develop the IA-64 architecture, derived from EPIC. Intel was willing to undertake the very large development effort on IA-64 in the expectation that the resulting microprocessor would be used by the majority of enterprise systems manufacturers. HP and Intel initiated a large joint development effort with a goal of delivering the first product, Merced, in 1998.[14]\n\n#### Design and delays: 1994–2001\n\nMerced was designed by a team of 500, which Intel later admitted was too inexperienced, with many recent college graduates. Crawford (Intel) was the chief architect, while Huck (HP) held the second position. Early in the development HP and Intel had a disagreement where Intel wanted more dedicated hardware for more floating-point instructions. HP prevailed upon the discovery of [a floating-point hardware bug](Pentium_FDIV_bug \"Pentium FDIV bug\") in Intel's [Pentium](Pentium_\\(original\\) \"Pentium \\(original\\)\"). When Merced was [floorplanned](Floorplan_\\(microelectronics\\) \"Floorplan \\(microelectronics\\)\") for the first time in mid-1996, it turned out to be far too large, \"this was a lot worse than anything I'd seen before\", said Crawford. The designers had to reduce the complexity (and thus performance) of subsystems, including the x86 unit and cutting the L2 cache to 96 KB. Eventually it was agreed that the size target could only be reached by using the [180 nm](180_nm \"180 nm\") process instead of the intended [250 nm](250_nm_process \"250 nm process\"). Later problems emerged with attempts to speed up the critical paths without disturbing the other circuits' speed. Merced was [taped out](Tape-out \"Tape-out\") on 4 July 1999, and in August Intel produced the first complete test chip.[22]\n\nThe expectations for Merced waned over time as delays and performance deficiencies emerged, shifting the focus and onus for success onto the HP-led second Itanium design, codenamed _McKinley_. In July 1997 the switch to the [180 nm process](180_nm_process \"180 nm process\") delayed Merced into the second half of 1999.[32] Shortly before the reveal of [EPIC](Explicitly_parallel_instruction_computing \"Explicitly parallel instruction computing\") at the Microprocessor Forum in October 1997, an analyst of the [Microprocessor Report](Microprocessor_Report \"Microprocessor Report\") said that Itanium would \"not show the competitive performance until 2001. It will take the second version of the chip for the performance to get shown\".[33] At the Forum, Intel's [Fred Pollack](Fred_Pollack \"Fred Pollack\") originated the \"wait for McKinley\" mantra when he said that it would double the Merced's performance and would \"knock your socks off\",[34][35] while using the same 180 nm process as Merced.[36] Pollack also said that Merced's x86 performance would be lower than the fastest x86 processors, and that x86 would \"continue to grow at its historical rates\".[34] Intel said that IA-64 won't have much presence in the consumer market for 5 to 10 years.[37]\n\nLater it was reported that HP's motivation when starting to design McKinley in 1996 was to have more control over the project so as to avoid the issues affecting Merced's performance and schedule.[38][39] The design team finalized McKinley's project goals in 1997.[40] In late May 1998 Merced was delayed to mid-2000, and by August 1998 analysts were questioning its commercial viability, given that McKinley would arrive shortly after with double the performance, as delays were causing Merced to turn into simply a development vehicle for the Itanium ecosystem. The \"wait for McKinley\" narrative was becoming prevalent.[41] The same day it was reported that due to the delays, HP would extend its line of PA-RISC [PA-8000](PA-8000 \"PA-8000\") series processors from PA-8500 to as far as PA-8900.[42] In October 1998 HP announced its plans for four more generations of PA-RISC processors, with PA-8900 set to reach 1.2 GHz in 2003.[43]\n\nBy March 1999 some analysts expected Merced to ship in volume only in 2001, but the volume was widely expected to be low as most customers would wait for McKinley.[38] In May 1999, two months before Merced's [tape-out](Tape-out \"Tape-out\"), an analyst said that failure to tape-out before July would result in another delay.[44] In July 1999, upon reports that the first silicon would be made in late August, analysts predicted a delay to late 2000, and came into agreement that Merced would be used chiefly for debugging and testing the IA-64 software. Linley Gwennap of [MPR](Microprocessor_Report \"Microprocessor Report\") said of Merced that \"at this point, everyone is expecting it's going to be late and slow, and the real advance is going to come from McKinley. What this does is puts a lot more pressure on McKinley and for that team to deliver\".[45] By then, Intel had revealed that Merced would be initially priced at $5000.[46] In August 1999 HP advised some of their customers to skip Merced and wait for McKinley.[47] By July 2000 HP told the press that the first Itanium systems would be for niche uses, and that \"You're not going to put this stuff near your data center for several years.\"; HP expected its Itanium systems to outsell the PA-RISC systems only in 2005.[48] The same July Intel told of another delay, due to a [stepping](Stepping_level \"Stepping level\") change to fix bugs. Now only \"pilot systems\" would ship that year, while the general availability was pushed to the \"first half of 2001\". Server makers had largely forgone spending on the R\u0026D for the Merced-based systems, instead using motherboards or whole servers of Intel's design. To foster a wide ecosystem, by mid-2000 Intel had provided 15,000 Itaniums in 5,000 systems to software developers and hardware designers.[49] In March 2001 Intel said Itanium systems would begin shipping to customers in the second quarter, followed by a broader deployment in the second half of the year. By then even Intel publicly acknowledged that many customers would wait for McKinley.[50]\n\nItanium Server Sales forecast history[51][52]\n\n#### Expectations\n\nDuring development, Intel, HP, and industry analysts predicted that IA-64 would dominate first in 64-bit servers and workstations, then expand to the lower-end servers, supplanting Xeon, and finally penetrate into the [personal computers](Personal_computer \"Personal computer\"), eventually to supplant RISC and [complex instruction set computing](Complex_instruction_set_computing \"Complex instruction set computing\") (CISC) architectures for all general-purpose applications, though not replacing x86 \"for the foreseeable future\" according to Intel.[53][15][54][55][56][57] In 1997-1998, Intel CEO [Andy Grove](Andy_Grove \"Andy Grove\") predicted that Itanium would not come to the desktop computers for four of five years after launch, and said \"I don't see Merced appearing on a mainstream desktop inside of a decade\".[58][15] In contrast, Itanium was expected to capture 70% of the 64-bit server market in 2002.[59] Already in 1998 Itanium's focus on the high end of the computer market was criticized for making it vulnerable to challengers expanding from the lower-end market segments, but many people in the computer industry feared voicing doubts about Itanium in the fear of Intel's retaliation.[15] [Compaq](Compaq \"Compaq\") and [Silicon Graphics](Silicon_Graphics \"Silicon Graphics\") decided to abandon further development of the [Alpha](DEC_Alpha \"DEC Alpha\") and [MIPS](MIPS_architecture \"MIPS architecture\") architectures respectively in favor of migrating to IA-64.[60]\n\nSeveral groups ported operating systems for the architecture, including [Microsoft Windows](Microsoft_Windows \"Microsoft Windows\"), [OpenVMS](OpenVMS \"OpenVMS\"), [Linux](Linux \"Linux\"), [HP-UX](HP-UX \"HP-UX\"), [Solaris](Solaris_\\(operating_system\\) \"Solaris \\(operating system\\)\"),[61][62][63] [Tru64 UNIX](Tru64_UNIX \"Tru64 UNIX\"),[60] and [Monterey/64](Project_Monterey \"Project Monterey\").[64] The latter three were canceled before reaching the market. By 1997, it was apparent that the IA-64 architecture and the compiler were much more difficult to implement than originally thought, and the delivery timeframe of Merced began slipping.[45]\n\nIntel announced the official name of the processor, _Itanium_ , on October 4, 1999.[65] Within hours, the name _**Itanic**_ had been coined on a [Usenet](Usenet \"Usenet\") newsgroup, a reference to the [RMS _Titanic_](RMS_Titanic \"RMS Titanic\"), the \"unsinkable\" [ocean liner](Ocean_liner \"Ocean liner\") that sank on her maiden voyage in 1912.[66] \"Itanic\" was then used often by _[The Register](The_Register \"The Register\")_ ,[67] and others,[68][69][70] to imply that the multibillion-dollar investment in Itanium—and the early hype associated with it—would be followed by its relatively quick demise. \n\n### Itanium (Merced): 2001\n\nAfter having sampled 40,000 chips to the partners, Intel launched Itanium on May 29, 2001, with first OEM systems from HP, IBM and Dell shipping to customers in June.[72][73] By then Itanium's performance was not superior to competing RISC and CISC processors.[74] Itanium competed at the low-end (primarily four-[CPU](Central_processing_unit \"Central processing unit\") and smaller systems) with servers based on [x86](X86 \"X86\") processors, and at the high-end with [IBM POWER](IBM_Power_microprocessors \"IBM Power microprocessors\") and [Sun Microsystems](Sun_Microsystems \"Sun Microsystems\") [SPARC](SPARC \"SPARC\") processors. Intel repositioned Itanium to focus on the high-end business and [HPC](High-performance_computing \"High-performance computing\") computing markets, attempting to duplicate the x86's successful \"horizontal\" market (i.e., single architecture, multiple systems vendors). The success of this initial processor version was limited to replacing the [PA-RISC](PA-RISC \"PA-RISC\") in HP systems, [Alpha](DEC_Alpha \"DEC Alpha\") in Compaq systems and [MIPS](MIPS_architecture \"MIPS architecture\") in [SGI](Silicon_Graphics \"Silicon Graphics\") systems, though IBM also delivered a supercomputer based on this processor.[75] POWER and SPARC remained strong, while the [32-bit](32-bit_computing \"32-bit computing\") x86 architecture continued to grow into the enterprise space, building on the economies of scale fueled by its enormous installed base. \n\nOnly a few thousand systems using the original _Merced_ Itanium processor were sold, due to relatively poor performance, high cost and limited software availability.[76] Recognizing that the lack of software could be a serious problem for the future, Intel made thousands of these early systems available to independent software vendors (ISVs) to stimulate development. HP and Intel brought the next-generation Itanium 2 processor to the market a year later. Few of the microarchitectural features of Merced would be carried over to all the subsequent Itanium designs, including the 16+16 KB L1 cache size and the 6-wide (two-bundle) instruction decoding. \n\n| Attribute          | Details                  |\n|--------------------|--------------------------|\n| Launched           | 29 May–June 2001         |\n| Discontinued       | 10 April 2003[71]        |\n| Common manufacturer| Intel                    |\n| Max. CPU clock rate| 733 to 800 MHz           |\n| FSB speeds         | 266 MT/s                 |\n| L2 cache           | 96 KB                    |\n| L3 cache           | 2 or 4 MB                |\n| Cores              | 1                        |\n| Socket             | PAC418                   |\n\n### Itanium 2 (McKinley and Madison): 2002–2006\n\nThe **Itanium 2** processor was released in July 2002, and was marketed for enterprise servers rather than for the whole gamut of high-end computing. The first Itanium 2, code-named _McKinley_ , was jointly developed by HP and Intel, led by the HP team at [Fort Collins, Colorado](Fort_Collins%2C_Colorado \"Fort Collins, Colorado\"), [taping out](Tape-out \"Tape-out\") in December 2000. It relieved many of the performance problems of the original Itanium processor, which were mostly caused by an inefficient memory subsystem by approximately halving the latency and doubling the fill bandwidth of each of the three levels of cache, while expanding the L2 cache from 96 to 256 KB. Floating-point data is excluded from the L1 cache, because the L2 cache's higher bandwidth is more beneficial to typical floating-point applications than low latency. The L3 cache is now integrated on-chip rather than on a separate die, tripling in associativity and doubling in bus width. McKinley also greatly increases the number of possible instruction combinations in a VLIW-bundle and reaches 25% higher frequency, despite having only eight pipeline stages versus Merced's ten.[81][40]\n\n_McKinley_ contains 221 million transistors (of which 25 million are for logic and 181 million for L3 cache), measured 19.5 mm by 21.6 mm (421 mm2) and was fabricated in a 180 nm, bulk CMOS process with six layers of aluminium metallization.[82][83][84] In May 2003 it was disclosed that some McKinley processors can suffer from a critical-path erratum leading to a system's crashing. It can be avoided by lowering the processor frequency to 800 MHz.[85]\n\nIn 2003, [AMD](Advanced_Micro_Devices \"Advanced Micro Devices\") released the [Opteron](Opteron \"Opteron\") CPU, which implements its own [64-bit](64-bit_computing \"64-bit computing\") architecture called [AMD64](AMD64 \"AMD64\"). The Opteron gained rapid acceptance in the enterprise server space because it provided an easy upgrade from [x86](X86 \"X86\"). Under the influence of Microsoft, Intel responded by implementing AMD's x86-64 [instruction set architecture](Instruction_set_architecture \"Instruction set architecture\") instead of IA-64 in its [Xeon](Xeon \"Xeon\") microprocessors in 2004, resulting in a new industry-wide _de facto_ standard.[60]\n\nIn 2003, Intel released a new Itanium 2 family member, codenamed _Madison_ , initially with up to 1.5 GHz frequency and 6 MB of L3 cache. The _Madison 9M_ chip released in November 2004 had 9 MB of L3 cache and frequency up to 1.6 GHz, reaching 1.67 GHz in July 2005. Both chips used a 130 nm process and were the basis of all new Itanium processors until Montecito was released in July 2006, specifically _Deerfield_ being a low wattage _Madison_ , and _Fanwood_ being a version of _Madison 9M_ for lower-end servers with one or two CPU sockets. \n\nIn November 2005, the major Itanium server manufacturers joined with Intel and a number of software vendors to form the Itanium Solutions Alliance to promote the architecture and accelerate the software porting effort.[86] The Alliance announced that its members would invest $10 billion in the Itanium Solutions Alliance by the end of the decade.[87]\n\n| Attribute          | Details                          |\n|--------------------|----------------------------------|\n| Launched           | 8 July 2002                      |\n| Discontinued       | 16 November 2007[80]              |\n| Designed by        | HP and Intel                     |\n| Product code       | McKinley, Madison, Deerfield, Madison 9M, Fanwood |\n| Max. CPU clock rate| 900 to 1667 MHz                  |\n| FSB speeds         | 400 to 667 MT/s                  |\n| L2 cache           | 256 KB                           |\n| L3 cache           | 1.5–9 MB                         |\n| Technology node    | 180 nm to 130 nm                 |\n| Cores              | 1                                |\n| Socket             | PAC611                           |\n\n### Itanium 2 9000 and Itanium 9100: 2006 and 2007\n\nIn early 2003, due to the success of IBM's dual-core [POWER4](POWER4 \"POWER4\"), Intel announced that the first [90 nm](90_nm \"90 nm\") Itanium processor, codenamed _Montecito_ , would be delayed to 2005 so as to change it into a dual-core, thus merging it with the _Chivano_ project.[89][90] In September 2004 Intel demonstrated a working Montecito system, and claimed that the inclusion of [hyper-threading](Hyper-threading \"Hyper-threading\") increases Montecito's performance by 10-20% and that its frequency could reach 2 GHz.[91][92] After a delay to \"mid-2006\" and reduction of the frequency to 1.6 GHz,[93] on July 18 Intel delivered _Montecito_ (marketed as the **Itanium  2 9000** series), a [dual-core](Multi-core_processor \"Multi-core processor\") processor with a [switch-on-event multithreading](Multithreading_\\(computer_architecture\\)#Coarse-grained_multithreading \"Multithreading \\(computer architecture\\)\") and split 256 KB + 1 MB L2 caches that roughly doubled the performance and decreased the energy consumption by about 20 percent.[94] At 596 mm² die size and 1.72 billion transistors it was the largest microprocessor at the time. It was supposed to feature [Foxton Technology](Foxton_Technology \"Foxton Technology\"), a very sophisticated frequency regulator, which failed to pass validation and was thus not enabled for customers. \n\nIntel released the **Itanium 9100** series, codenamed _Montvale_ , in November 2007, retiring the \"Itanium 2\" brand.[95] Originally intended to use the [65 nm process](65_nm_process \"65 nm process\"),[96] it was changed into a fix of Montecito, enabling the demand-based switching (like [EIST](EIST \"EIST\")) and up to 667 MT/s [front-side bus](Front-side_bus \"Front-side bus\"), which were intended for Montecito, plus a core-level [lockstep](Lockstep_\\(computing\\) \"Lockstep \\(computing\\)\").[91] Montecito and Montvale were the last Itanium processors in which design [Hewlett-Packard](Hewlett-Packard \"Hewlett-Packard\")'s engineering team at Fort Collins had a key role, as the team was subsequently transferred to Intel's ownership.[97]\n\n| Attribute          | Details                  |\n|--------------------|--------------------------|\n| Launched           | 18 July 2006             |\n| Discontinued       | 26 August 2011[88]       |\n| Product code       | Montecito, Montvale      |\n| Max. CPU clock rate| 1.4 GHz to 1.67 GHz      |\n| FSB speeds         | 400 to 667 MT/s          |\n| L2 cache           | 256 KB (D) + 1 MB (I)    |\n| L3 cache           | 6–24 MB                  |\n| Technology node    | 90 nm                    |\n| Cores              | 1 or 2                   |\n| Socket             | PAC611                   |\n\n### Itanium 9300 (Tukwila): 2010\n\nThe original code name for the first Itanium with more than two cores was Tanglewood, but it was changed to Tukwila in late 2003 due to trademark issues.[99][100] Intel discussed a \"middle-of-the-decade Itanium\" to succeed Montecito, achieving ten times the performance of Madison.[101][90] It was being designed by the famed [DEC Alpha](DEC_Alpha \"DEC Alpha\") team and was expected have eight new multithreading-focused cores. Intel claimed \"a lot more than two\" cores and more than seven times the performance of Madison.[102][103][104] In early 2004 Intel told of \"plans to achieve up to double the performance over the Intel Xeon processor family at platform cost parity by 2007\".[105] By early 2005 Tukwila was redefined, now having fewer cores but focusing on single-threaded performance and multiprocessor scalability.[106]\n\nIn March 2005, Intel disclosed some details of Tukwila, the next Itanium processor after Montvale, to be released in 2007. Tukwila would have [four processor cores](Multi-core_processor \"Multi-core processor\") and would replace the Itanium bus with a new [Common System Interface](Common_System_Interface \"Common System Interface\"), which would also be used by a new Xeon processor.[107] Tukwila was to have a \"common platform architecture\" with a Xeon codenamed _Whitefield_ ,[96] which was canceled in October 2005,[108] when Intel revised Tukwila's delivery date to late 2008.[109] In May 2009, the schedule for Tukwila, was revised again, with the release to OEMs planned for the first quarter of 2010.[110] The **Itanium 9300** series processor, codenamed _Tukwila_ , was released on February 8, 2010, with greater performance and memory capacity.[111]\n\nThe device uses a 65 nm process, includes two to four cores, up to 24 [MB](Mebibyte \"Mebibyte\") on-die caches, [Hyper-Threading](Hyper-Threading \"Hyper-Threading\") technology and integrated memory controllers. It implements [double-device data correction](ECC_memory \"ECC memory\"), which helps to fix memory errors. Tukwila also implements [Intel QuickPath Interconnect](Intel_QuickPath_Interconnect \"Intel QuickPath Interconnect\") (QPI) to replace the Itanium bus-based architecture. It has a peak interprocessor bandwidth of 96 GB/s and a peak memory bandwidth of 34 GB/s. With QuickPath, the processor has integrated memory controllers and interfaces the memory directly, using QPI interfaces to directly connect to other processors and I/O hubs. QuickPath is also used on Intel [x86-64](X86-64 \"X86-64\") processors using the _[Nehalem](Nehalem_\\(microarchitecture\\) \"Nehalem \\(microarchitecture\\)\")_ microarchitecture, which possibly enabled Tukwila and Nehalem to use the same chipsets.[112] Tukwila incorporates two memory controllers, each of which has two links to Scalable Memory Buffers, which in turn support multiple [DDR3](DDR3_SDRAM \"DDR3 SDRAM\") [DIMMs](DIMM \"DIMM\"),[113] much like the Nehalem-based Xeon processor code-named _[Beckton](Beckton_\\(microprocessor\\) \"Beckton \\(microprocessor\\)\")_.[114]\n\n| Attribute          | Details                  |\n|--------------------|--------------------------|\n| Launched           | 8 February 2010          |\n| Discontinued       | 2nd quarter of 2014      |\n| Max. CPU clock rate| 1.33 to 1.73 GHz         |\n| L2 cache           | 256 KB (D) + 512 KB (I)  |\n| L3 cache           | 10–24 MB                 |\n| Technology node    | 65 nm                    |\n| Cores              | 2 or 4                   |\n| Socket             | FC-LGA6 (LGA1248)        |\n\n### _HP vs. Oracle_\n\nDuring the 2012 _Hewlett-Packard Co. v. Oracle Corp._ support lawsuit, court documents unsealed by a Santa Clara County Court judge revealed that in 2008, Hewlett-Packard had paid Intel around $440 million to keep producing and updating Itanium microprocessors from 2009 to 2014. In 2010, the two companies signed another $250 million deal, which obliged Intel to continue making Itanium CPUs for HP's machines until 2017. Under the terms of the agreements, HP had to pay for chips it gets from Intel, while Intel launches Tukwila, Poulson, Kittson, and Kittson+ chips in a bid to gradually boost performance of the platform.[115][116]\n\n### Itanium 9500 (Poulson): 2012\n\nIntel first mentioned Poulson on March 1, 2005, at the Spring [IDF](Intel_Developer_Forum \"Intel Developer Forum\").[117] In June 2007 Intel said that Poulson would use a [32 nm](32_nanometer \"32 nanometer\") process technology, skipping the [45 nm](45_nanometer \"45 nanometer\") process.[118] This was necessary for catching up after Itanium's delays left it at [90 nm](90_nm \"90 nm\") competing against [65 nm](65_nm \"65 nm\") and [45 nm](45_nm \"45 nm\") processors. \n\nAt [ISSCC](International_Solid-State_Circuits_Conference \"International Solid-State Circuits Conference\") 2011, Intel presented a paper called \"A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium Processor for Mission Critical Servers.\"[119][120] Analyst David Kanter speculated that Poulson would use a new microarchitecture, with a more advanced form of multithreading that uses up to two threads, to improve performance for single threaded and multithreaded workloads.[121] Some information was also released at the [Hot Chips](Hot_Chips \"Hot Chips\") conference.[122][123]\n\nInformation presented improvements in multithreading, resiliency improvements ([Intel Instruction Replay](Intel_Instruction_Replay \"Intel Instruction Replay\") RAS) and few new instructions (thread priority, integer instruction, cache prefetching, and data access hints). \n\nPoulson was released on November 8, 2012, as the **Itanium 9500** series processor. It is the follow-on processor to Tukwila. It features eight cores and has a 12-wide issue architecture, multithreading enhancements, and new instructions to take advantage of parallelism, especially in virtualization.[112][124][125] The Poulson L3 cache size is 32 MB and common for all cores, not divided like previously. L2 cache size is 6 MB, 512 I [KB](Kibibyte \"Kibibyte\"), 256 D KB per core.[119] Die size is 544 mm², less than its predecessor Tukwila (698.75 mm²).[126][127]\n\nIntel's Product Change Notification (PCN) 111456-01 lists four models of Itanium 9500 series [CPU](Central_processing_unit \"Central processing unit\"), which was later removed in a revised document.[128] The parts were later listed in Intel's Material Declaration Data Sheets (MDDS) database.[129] Intel later posted Itanium 9500 reference manual.[130]\n\nThe models are the following:[128][131]\n\n| Processor number | Frequency | Cache  |\n|------------------|-----------|--------|\n| 9520             | 1.73 GHz  | 20MB   |\n| 9540             | 2.13 GHz  | 24MB   |\n| 9550             | 2.40 GHz  | 32MB   |\n| 9560             | 2.53 GHz  | 32MB   |\n\n| Attribute          | Details                  |\n|--------------------|--------------------------|\n| Launched           | 8 November 2012          |\n| Discontinued       | 30 January 2020[98]      |\n| Product code       | Poulson, Kittson         |\n| Max. CPU clock rate| 1.73 to 2.67 GHz         |\n| L2 cache           | 256 KB (D) + 512 KB (I)  |\n| L3 cache           | 20–32 MB                 |\n| Technology node    | 32 nm                    |\n| Cores              | 4 or 8                   |\n| Socket             | FC-LGA6 (LGA1248)        |\n\n### Itanium 9700 (Kittson): 2017\n\nIntel had committed to at least one more generation after Poulson, first mentioning Kittson on 14 June 2007.[118] Kittson was supposed to be on a 22 nm process and use the same [LGA2011](LGA2011 \"LGA2011\") socket and platform as [Xeons](Xeon \"Xeon\").[132][133][134] On 31 January 2013 Intel issued an update to their plans for Kittson: it would have the same [LGA1248](LGA1248 \"LGA1248\") socket and 32 nm process as Poulson, thus effectively halting any further development of Itanium processors.[135]\n\nIn April 2015, Intel, although it had not yet confirmed formal specifications, did confirm that it continued to work on the project.[136] Meanwhile, the aggressively multicore Xeon E7 platform displaced Itanium-based solutions in the Intel roadmap.[137] Even [Hewlett-Packard](Hewlett-Packard \"Hewlett-Packard\"), the main proponent and customer for Itanium, began selling [x86](X86 \"X86\")-based [Superdome](HP_Superdome \"HP Superdome\") and [NonStop](NonStop_\\(server_computers\\) \"NonStop \\(server computers\\)\") servers, and started to treat the Itanium-based versions as legacy products.[138][139]\n\nIntel officially launched the **Itanium 9700** series processor family on May 11, 2017.[140][8] Kittson has no microarchitecture improvements over Poulson; despite nominally having a different stepping, it is functionally identical with the 9500 series, even having exactly the same bugs, the only difference being the 133 MHz higher frequency of 9760 and 9750 over 9560 and 9550 respectively.[141][142]\n\nIntel announced that the 9700 series would be the last Itanium chips produced.[7][8]\n\nThe models are:[143]\n\n| Processor number | Cores | Threads | Frequency | Cache  |\n|------------------|-------|---------|-----------|--------|\n| 9720             | 4     | 08      | 1.73 GHz  | 20 MB  |\n| 9740             | 8     | 16      | 2.13 GHz  | 24 MB  |\n| 9750             | 4     | 08      | 2.53 GHz  | 32 MB  |\n| 9760             | 8     | 16      | 2.66 GHz  | 32 MB  |\n## Market share\n\nCompared to its [Xeon](Xeon \"Xeon\") family of server processors, Itanium was never a high-volume product for Intel. Intel does not release production numbers, but one industry analyst estimated that the production rate was 200,000 processors per year in 2007.[144]\n\nAccording to [Gartner Inc.](Gartner_Inc. \"Gartner Inc.\"), the total number of Itanium servers (not processors) sold by all vendors in 2007, was about 55,000 (It is unclear whether clustered servers counted as a single server or not.).[94] This compares with 417,000 RISC servers (spread across all RISC vendors) and 8.4 million x86 servers. [IDC](International_Data_Corporation \"International Data Corporation\") reports that a total of 184,000 Itanium-based systems were sold from 2001 through 2007. For the combined POWER/SPARC/Itanium systems market, IDC reports that POWER captured 42% of revenue and SPARC captured 32%, while Itanium-based system revenue reached 26% in the second quarter of 2008.[145] According to an IDC analyst, in 2007, HP accounted for perhaps 80% of Itanium systems revenue.[94] According to Gartner, in 2008, HP accounted for 95% of Itanium sales.[146] HP's Itanium system sales were at an annual rate of $4.4Bn at the end of 2008, and declined to $3.5Bn by the end of 2009,[10] compared to a 35% decline in UNIX system revenue for Sun and an 11% drop for IBM, with an x86-64 server revenue increase of 14% during this period. \n\nShipments of Itanium servers continued to decline in the years following 2012, with the RISC/Itanium Unix segment experiencing sharp drops, such as 38.8% in global shipments in Q1 2013.[39] By the mid-2010s, Itanium had become increasingly niche, supported primarily by Hewlett Packard Enterprise (HPE) for mission-critical Integrity servers. The final Kittson-based Itanium 9700 series was released in 2017, but volumes remained low. Intel ceased accepting new orders in January 2020, with last shipments completed by July 2021, marking the end of production amid negligible market presence outside specialized enterprise applications.[1][9]\n## Hardware support\n\n### Systems\n\n| Company | Start Year | End Year | Last Product | CPUs |\n|---------|------------|----------|--------------|------|\n| HP/HPE | 2001 | 2021 | Integrity | 1–32 |\n| Compaq | 2001 | 2002 | ProLiant 590 | 1–4 |\n| IBM | 2001 | 2005 | System x 455 | 1–16 |\n| Dell | 2001 |  | PowerEdge 7250 | 1–4 |\n| Hitachi | 2001 | 2008 | BladeSymphony 1000 | 1–16 |\n| Unisys | 2002 | 2009 | ES7000/one | 1–32 |\n| SGI | 2001 | 2011 | Altix 4000 | 1–2048 |\n| Fujitsu | 2005 |  | PRIMEQUEST | 1–32 |\n| Bull | 2002 | pre-2015 | NovaScale 9410 | 1–32 |\n| NEC | 2002 | 2012 | nx7700i | 1–32 |\n| Inspur | 2010 | pre-2015 | TianSuo K1 950 | 4–32 |\n| Huawei | 2012 | pre-2015 | Itanium-based servers (Intel SR9600WL reference) | 1–4 |\n\nBy 2006, HP manufactured at least 80% of all Itanium systems, and sold 7,200 in the first quarter of 2006.[148] The bulk of systems sold were [enterprise servers](Enterprise_server \"Enterprise server\") and machines for large-scale technical computing, with an average selling price per system in excess of US$200,000. A typical system used eight or more Itanium processors. \n\nBy 2012, only a few manufacturers offered Itanium systems, including [HP](Hewlett-Packard \"Hewlett-Packard\"), [Bull](Groupe_Bull \"Groupe Bull\"), [NEC](NEC \"NEC\"), [Inspur](Inspur \"Inspur\") and [Huawei](Huawei \"Huawei\"). In addition, [Intel](Intel \"Intel\") offered a chassis that could be used by [system integrators](System_integrator \"System integrator\") to build Itanium systems.[149]\n\nBy 2015, only HP supplied Itanium-based systems.[136] When HP split in late 2015, Itanium systems (branded as [Integrity](HPE_Integrity_Servers \"HPE Integrity Servers\"))[150] were handled by [Hewlett Packard Enterprise](Hewlett_Packard_Enterprise \"Hewlett Packard Enterprise\") (HPE), with a major update in 2017 (Integrity i6, and HP-UX 11i v3 Update 16). HPE also supports a few other operating systems, including [Windows](Windows \"Windows\") up to Server 2008 R2, [Linux](Linux \"Linux\"), [OpenVMS](OpenVMS \"OpenVMS\") and [NonStop](NonStop_\\(server_computers\\) \"NonStop \\(server computers\\)\"). Itanium is not affected by [Spectre](Spectre_\\(security_vulnerability\\) \"Spectre \\(security vulnerability\\)\") or [Meltdown](Meltdown_\\(security_vulnerability\\) \"Meltdown \\(security vulnerability\\)\").[151]\n\n### Chipsets\n\nPrior to the 9300-series ([Tukwila](Tukwila_\\(processor\\) \"Tukwila \\(processor\\)\")), chipsets were needed to connect to the main memory and I/O devices, as the [front-side bus](Front-side_bus \"Front-side bus\") to the [chipset](Chipset \"Chipset\") was the sole operational connection to the processor. Two generations of buses existed: the original *Itanium processor system bus* (a.k.a. *Merced bus*) had a 64 bit data width and 133 MHz clock with [DDR](Double_data_rate \"Double data rate\") (266 MT/s), being soon superseded by the 128-bit 200 MHz DDR (400 MT/s) *Itanium 2 processor system bus* (a.k.a. *McKinley bus*), which later reached 533 and 667 MT/s. Up to four CPUs per single bus could be used, but prior to the 9000-series the bus speeds of over 400 MT/s were limited to up to two processors per bus.[152][153] As no Itanium chipset could connect to more than four sockets, high-end servers needed multiple interconnected chipsets. \n\nThe \"Tukwila\" Itanium processor model had been designed to share a common chipset with the Intel Xeon processor EX (Intel's Xeon processor designed for four processor and larger servers). The goal was to streamline system development and reduce costs for server OEMs, many of which develop both Itanium- and Xeon-based servers. However, in 2013, this goal was pushed back to be \"evaluated for future implementation opportunities\".[154]\n\nIn the times before on-chip memory controllers and [QPI](QPI \"QPI\"), enterprise server manufacturers differentiated their systems by designing and developing chipsets that interface the processor to memory, interconnections, and peripheral controllers. \"Enterprise server\" referred to the then-lucrative market segment of high-end servers with high [reliability, availability and serviceability](Reliability%2C_availability_and_serviceability \"Reliability, availability and serviceability\") and typically 16+ processor sockets, justifying their pricing by having a custom system-level architecture with their own chipsets at its heart, with capabilities far beyond what two-socket \"commodity servers\" could offer. Development of a chipset costs tens of millions of dollars and so represented a major commitment to the use of Itanium. \n\nNeither Intel nor IBM would develop Itanium 2 chipsets to support newer technologies such as [DDR2](DDR2_SDRAM \"DDR2 SDRAM\") or [PCI Express](PCI_Express \"PCI Express\").[155] Before \"Tukwila\" moved away from the FSB, chipsets supporting such technologies were manufactured by all Itanium server vendors, such as HP, Fujitsu, SGI, NEC, and Hitachi. \n\n#### Intel\n\nThe first generation of Itanium received no vendor-specific chipsets, only Intel's 460GX consisting of ten distinct chips. It supported up to four CPUs and 64 GB of memory at 4.2 GB/s, which is twice the system bus's bandwidth. Addresses and data were handled by two different chips. 460GX had an [AGP](Accelerated_Graphics_Port \"Accelerated Graphics Port\") X4 graphics bus, two 64-bit 66 MHz [PCI](Peripheral_Component_Interconnect \"Peripheral Component Interconnect\") buses and configurable 33 MHz dual 32-bit or single 64-bit PCI bus(es).[156]\n\nThere were many custom chipset designs for Itanium 2, but many smaller vendors chose to use Intel's E8870 chipset. It supports 128 GB of [DDR SDRAM](DDR_SDRAM \"DDR SDRAM\") at 6.4 GB/s. It was originally designed for [Rambus](Rambus \"Rambus\") [RDRAM](RDRAM \"RDRAM\") [serial](Serial_communication \"Serial communication\") memory, but when RDRAM failed, Intel added four DDR SDRAM-to-RDRAM converter chips to the chipset.[157] When Intel had previously made such a converter for Pentium III chipsets 820 and 840, it drastically cut performance.[158][159] E8870 provides eight 133 MHz [PCI-X](PCI-X \"PCI-X\") buses (4.2 GB/s total because of bottlenecks) and a [ICH4](I/O_Controller_Hub#ICH4 \"I/O Controller Hub\") hub with six [USB 2.0](USB_2.0 \"USB 2.0\") ports. Two E8870 can be linked together by two E8870SP Scalability Port Switches, each containing a 1MB (~200,000 cache lines) [snoop filter](Bus_snooping#Snoop_filter \"Bus snooping\"), to create an 8-socket system with double the memory and PCI-X capacity, but still only one ICH4. Further expansion to 16 sockets was planned.[160][161][162] In 2004 Intel revealed plans for its next Itanium chipset, codenamed *Bayshore* , to support [PCI-e](PCI-e \"PCI-e\") and [DDR2](DDR2_SDRAM \"DDR2 SDRAM\") memory, but canceled it the same year.[163][155]\n\n#### Hewlett-Packard\n\nHP has designed four different chipsets for Itanium 2: zx1, sx1000, zx2 and sx2000. All support 4 sockets per chipset, but sx1000 and sx2000 support interconnection of up to 16 chipsets to create up to a 64 socket system. As it was developed in collaboration with Itanium 2's development, booting the first Itanium 2 in February 2001,[164] zx1 became the first Itanium 2 chipset available and later in 2004 also the first to support 533 MT/s FSB. In its basic two-chip version it directly provides four channels of [DDR-266](DDR_SDRAM \"DDR SDRAM\") memory, giving 8.5 GB/s of bandwidth and 32 GB of capacity (though 12 DIMM slots).[165] In versions with memory expander boards memory bandwidth reaches 12.8 GB/s, while the maximum capacity for the initial two-board 48 DIMM expanders was 96 GB, and the later single-board 32 DIMM expander up to 128 GB. The memory latency increases by 25 nanoseconds from 80 ns due to the expanders. Eight independent links went to the PCI-X and other peripheral devices (e.g. [AGP](Accelerated_Graphics_Port \"Accelerated Graphics Port\") in workstations), totaling 4 GB/s.[166][167]\n\nHP's first high-end Itanium chipset was sx1000, launched in mid-2003 with the [Integrity Superdome](HP_Superdome \"HP Superdome\") flagship server. It has two independent front-side buses, each bus supporting two sockets, giving 12.8 GB/s of combined bandwidth from the processors to the chipset. It has four links to data-only memory buffers and supports 64 GB of HP-designed 125 MHz memory at 16 GB/s. The above components form a system board called a *cell*. Two cells can be directly connected together to create an 8-socket [glueless](Glue_logic \"Glue logic\") system. To connect four cells together, a pair of 8-ported [crossbar switches](Crossbar_switch \"Crossbar switch\") is needed (adding 64 [ns](Nanosecond \"Nanosecond\") to inter-cell memory accesses), while four such pairs of crossbar switches are needed for the top-end system of 16 cells (64 sockets), giving 32 GB/s of [bisection bandwidth](Bisection_bandwidth \"Bisection bandwidth\"). Cells maintain cache coherence through in-memory [directories](Directory-based_cache_coherence \"Directory-based cache coherence\"), which causes the minimum memory latency to be 241 ns. The latency to the most remote ([NUMA](Non-uniform_memory_access \"Non-uniform memory access\")) memory is 463 ns. The per-cell bandwidth to the I/O subsystems is 2 GB/s, despite the presence of 8 GB/s worth of PCI-X buses in each I/O subsystem.[168][169][170]\n\nHP launched sx2000 in March 2006 to succeed sx1000. Its two FSBs operate at 533 MT/s. It supports up to 128 GB of memory at 17 GB/s. The memory is of HP's custom design, using the [DDR2](DDR2_SDRAM \"DDR2 SDRAM\") protocol, but twice as tall as the standard modules and with redundant address and control signal contacts. For the inter-chipset communication, 25.5 GB/s is available on each sx2000 through its three [serial](Serial_communication \"Serial communication\") links that can connect to a set of three [independent](Redundancy_\\(engineering\\) \"Redundancy \\(engineering\\)\") [crossbars](Crossbar_switch \"Crossbar switch\"), which connect to other cells or up to 3 other sets of 3 crossbars. The multi-cell configurations are the same as with sx1000, except the parallelism of the sets of crossbars has been increased from 2 to 3. The maximum configuration of 64 sockets has 72 GB/s of sustainable [bisection bandwidth](Bisection_bandwidth \"Bisection bandwidth\"). The chipset's connection to its I/O module is now serial with an 8.5 GB/s peak and 5.5 GB/s sustained bandwidth, the I/O module having either 12 [PCI-X](PCI-X \"PCI-X\") buses at up to 266 MHz, or 6 PCI-X buses and 6 [PCIe](PCIe \"PCIe\") 1.1 ×8 slots. It is the last chipset to support HP's [PA-RISC](PA-RISC \"PA-RISC\") processors ([PA-8900](PA-8000#PA-8900 \"PA-8000\")).[171]\n\nHP launched the first zx2-based servers in September 2006. zx2 can operate the FSB at 667 MT/s with two CPUs or 533 MT/s with four CPUs. It connects to the [DDR2](DDR2_SDRAM \"DDR2 SDRAM\") memory either directly, supporting 32 GB at up to 14.2 GB/s, or through expander boards, supporting up to 384 GB at 17 GB/s. The minimum open-page latency is 60 to 78 ns. 9.8 GB/s are available through eight independent links to the I/O adapters, which can include PCIe ×8 or 266 MHz PCI-X.[172][173]\n\n#### Others\n\nIn May 2003, IBM launched the XA-64 chipset for Itanium 2. It used many of the same technologies as the first two generations of XA-32 chipsets for [Xeon](Xeon \"Xeon\"), but by the time of the third gen XA-32 IBM had decided to discontinue its Itanium products. XA-64 supported 56 GB of [DDR SDRAM](DDR_SDRAM \"DDR SDRAM\") in 28 slots at 6.4 GB/s, though due to bottlenecks only 3.2 GB/s could go to the CPU and other 2 GB/s to devices for a 5.2 GB/s total. The CPU's memory bottleneck was mitigated by an off-chip 64 MB [DRAM](DRAM \"DRAM\") L4 cache, which also worked as a [snoop filter](Bus_snooping#Snoop_filter \"Bus snooping\") in multi-chipset systems. The combined bandwidth of the four [PCI-X](PCI-X \"PCI-X\") buses and other I/O is bottlenecked to 2 GB/s per chipset. Two or four chipsets can be connected to make an 8 or 16 socket system.[174]\n\n[SGI](Silicon_Graphics \"Silicon Graphics\")'s [Altix](Altix \"Altix\") supercomputers and servers used the SHUB (Super-Hub) chipset, which supports two Itanium 2 sockets. The initial version used [DDR memory](DDR_SDRAM \"DDR SDRAM\") through four buses for up to 12.8 GB/s bandwidth, and up to 32 GB of capacity across 16 slots. A 2.4 GB/s [XIO](XIO \"XIO\") channel connected to a module with up to six 64-bit 133 MHz [PCI-X](PCI-X \"PCI-X\") buses. SHUBs can be interconnected by the dual 6.4 GB/s [NUMAlink](NUMAlink \"NUMAlink\")4 link planes to create a 512-socket cache-coherent single-image system. A cache for the in-memory [coherence directory](Directory-based_cache_coherence \"Directory-based cache coherence\") saves memory bandwidth and reduces latency. The latency to the local memory is 132 ns, and each crossing of a NUMAlink4 router adds 50 ns. I/O modules with four 133 MHz PCI-X buses can connect directly to the NUMAlink4 network.[175][176][177][178] SGI's second-generation SHUB 2.0 chipset supported up to 48 GB of [DDR2](DDR2_SDRAM \"DDR2 SDRAM\") memory, 667 MT/s FSB, and could connect to I/O modules providing [PCI Express](PCI_Express \"PCI Express\").[179][180] It supports only four local threads, so when having two dual-core CPUs per chipset, [Hyper-Threading](Hyper-Threading \"Hyper-Threading\") must be disabled.[181]\n## Software support\n\n### Unix\n\n* [HP-UX](HP-UX \"HP-UX\") 11i v3 (supported until December 31, 2025)\n\n### BSD\n\n* [NetBSD](NetBSD \"NetBSD\") (a tier II port[182] that \"is a work-in-progress effort to port NetBSD to the Itanium family of processors. Currently no formal release is available.\"[183])\n* [FreeBSD](FreeBSD \"FreeBSD\") (unsupported since 31 October 2018)\n\n### Linux\n\nThe Trillian Project was an effort by an industry consortium to port the [Linux](Linux \"Linux\") kernel to the Itanium processor. The project started in May 1999 with the goal of releasing the distribution in time for the initial release of Itanium, then scheduled for early 2000.[184] By the end of 1999, the project included [Caldera Systems](Caldera_Systems \"Caldera Systems\"), [CERN](CERN \"CERN\"), [Cygnus Solutions](Cygnus_Solutions \"Cygnus Solutions\"), [Hewlett-Packard](Hewlett-Packard \"Hewlett-Packard\"), [IBM](IBM \"IBM\"), [Intel](Intel \"Intel\"), [Red Hat](Red_Hat \"Red Hat\"), [SGI](Silicon_Graphics \"Silicon Graphics\"), [SuSE](SUSE_S.A. \"SUSE S.A.\"), [TurboLinux](TurboLinux \"TurboLinux\") and [VA Linux Systems](VA_Linux_Systems \"VA Linux Systems\").[185] The project released the resulting code in February 2000.[184] The code then became part of the [mainline Linux kernel](Mainline_Linux_kernel \"Mainline Linux kernel\") more than a year before the release of the first Itanium processor. The Trillian project was able to do this for two reasons: \n\n* the [free](Free_software \"Free software\") and [open source](Open_source_software \"Open source software\") [GCC](GNU_Compiler_Collection \"GNU Compiler Collection\") compiler had already been enhanced to support the Itanium architecture.\n* a free and open source simulator had been developed to simulate an Itanium processor on an existing computer.[186]\n\nAfter the successful completion of Project Trillian, the resulting Linux kernel was used by all of the manufacturers of Itanium systems ([HP](Hewlett-Packard \"Hewlett-Packard\"), [IBM](IBM \"IBM\"), [Dell](Dell \"Dell\"), [SGI](Silicon_Graphics \"Silicon Graphics\"), [Fujitsu](Fujitsu \"Fujitsu\"), [Unisys](Unisys \"Unisys\"), [Hitachi](Hitachi \"Hitachi\"), and [Groupe Bull](Groupe_Bull \"Groupe Bull\")). With the notable exception of HP, Linux is either the primary OS or the only OS the manufacturer supports for Itanium. Ongoing free and open source software support for Linux on Itanium subsequently coalesced at [Gelato](Gelato_Federation \"Gelato Federation\"). \n\n#### Distribution support\n\nIn 2005, Fedora Linux started adding support for Itanium[187] and Novell added support for SUSE Linux.[188] In 2007, [CentOS](CentOS \"CentOS\") added support for Itanium in a new release.[189]\n\n* [Debian](Debian \"Debian\") (official support was dropped in Debian 8; unofficial support available through Debian Ports until June 9, 2024[190])\n* EPIC Slack - an unofficial port of [Slackware](Slackware \"Slackware\") - specifically supports [IA-64](IA-64 \"IA-64\") (and hence Itanium) since its release in May 2024.[191]\n* [Gentoo Linux](Gentoo_Linux \"Gentoo Linux\") (deprecated in July 2024; profiles removed September 2024[193])\n* [Red Hat Enterprise Linux](Red_Hat_Enterprise_Linux \"Red Hat Enterprise Linux\") (unsupported since RHEL 6, had support in RHEL 5 until 2017, which supported other platforms until November 30, 2020)\n* [SUSE Linux](SUSE_Linux_Enterprise_Server \"SUSE Linux Enterprise Server\") 11 (supported until 2019, for other platforms SUSE 11 was supported until 2022).\n* [T2 SDE](T2_SDE \"T2 SDE\") supports Itanium in its [IA-64](IA-64 \"IA-64\") port.[194]\n\n#### Deprecation\n\nIn 2009, Red Hat dropped Itanium support in Enterprise Linux 6.[195] Ubuntu 10.10 dropped support for Itanium.[196] In 2021, Linus Torvalds marked the Itanium code as orphaned. Torvalds said: \n\n\u003e \"HPE no longer accepts orders for new Itanium hardware, and Intel stopped accepting orders a year ago. While intel is still officially shipping chips until July 29, 2021, it's unlikely that any such orders actually exist. [It's dead, Jim](He's_dead%2C_Jim \"He's dead, Jim\").\"[197][198]\n\nSupport for Itanium was removed in Linux 6.7[199][200] and is since then maintained [out-of-tree](https://en.wiktionary.org/wiki/out-of-tree \"wiktionary:out-of-tree\").[201][202]\n\n### Microsoft Windows\n\n* [Windows XP 64-Bit Edition](Windows_XP_64-Bit_Edition \"Windows XP 64-Bit Edition\") (unsupported since June 30, 2005)\n* [Windows Server 2003](Windows_Server_2003 \"Windows Server 2003\") (unsupported since July 14, 2015)\n* [Windows Server 2008](Windows_Server_2008 \"Windows Server 2008\") (unsupported since January 14, 2020, paid Extended Security Updates not available on Itanium)\n* [Windows Server 2008 R2](Windows_Server_2008_R2 \"Windows Server 2008 R2\") (unsupported since January 14, 2020, paid Extended Security Updates not available on Itanium; last Windows version to support Itanium processors)\n\n### OpenVMS\n\nIn 2001, [Compaq](Compaq \"Compaq\") announced that OpenVMS would be ported to the Itanium architecture.[203] This led to the creation of the V8.x releases of OpenVMS, which support both Itanium-based [HPE Integrity Servers](HPE_Integrity_Servers \"HPE Integrity Servers\") and [DEC Alpha](DEC_Alpha \"DEC Alpha\") hardware.[204] Since the Itanium porting effort began, ownership of OpenVMS transferred from Compaq to HP in 2001, and then to VMS Software Inc. (VSI) in 2014.[205] Noteworthy releases include: \n\n* V8.0 (2003) - First pre-production release of OpenVMS on Itanium available outside HP.[204]\n* V8.2 (2005) - First production-grade release of OpenVMS on Itanium.[204]\n* V8.4 (2010) - Final release of OpenVMS supported by HP. Support ended on December 31, 2020.[206]\n* V8.4-2L3 (2021) - Final release of OpenVMS on Itanium supported by VSI, with ongoing support as of 2025.[207]\n\nSupport for Itanium has been dropped in the V9.x releases of OpenVMS, which run on x86-64 only.[207]\n\n### NonStop OS\n\n[NonStop OS](NonStop_OS \"NonStop OS\") was ported from [MIPS](MIPS_architecture \"MIPS architecture\")-based hardware to Itanium in 2005.[208] NonStop OS was later ported to x86-64 in 2015. Sales of Itanium-based NonStop hardware ended in 2020, with support ending in 2025.[209][210]\n\n### Compiler\n\n[GNU Compiler Collection](GNU_Compiler_Collection \"GNU Compiler Collection\") deprecated support for IA-64 in GCC 10 following Intel's announcement of the planned phase-out of this ISA, with removal planned for GCC 11 that did not occur; however, in GCC 15 (2024), IA-64 support was un-deprecated due to continued maintenance efforts.[](https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium)[211] [LLVM](LLVM \"LLVM\") (Clang) dropped Itanium support in version 2.6.[212]\n\n### Virtualization and emulation\n\nHP sells a [virtualization](OS-level_virtualization \"OS-level virtualization\") technology for Itanium called [Integrity Virtual Machines](HP_Integrity_Virtual_Machines \"HP Integrity Virtual Machines\"). \n\n[Emulation](Emulator \"Emulator\") is a technique that allows a computer to execute binary code that was compiled for a different type of computer. Before IBM's acquisition of [QuickTransit](QuickTransit \"QuickTransit\") in 2009, application binary software for [IRIX](IRIX \"IRIX\")/[MIPS](MIPS_architecture \"MIPS architecture\") and [Solaris](Solaris_\\(operating_system\\) \"Solaris \\(operating system\\)\")/[SPARC](SPARC \"SPARC\") could run via type of emulation called \"dynamic binary translation\" on Linux/Itanium. Similarly, HP implemented a method to execute PA-RISC/HP-UX on the Itanium/HP-UX via emulation, to simplify migration of its PA-RISC customers to the radically different Itanium instruction set. Itanium processors can also run the mainframe environment [GCOS](General_Comprehensive_Operating_System \"General Comprehensive Operating System\") from [Groupe Bull](Groupe_Bull \"Groupe Bull\") and several [x86](X86 \"X86\") operating systems via [instruction set simulators](Instruction_set_simulator \"Instruction set simulator\").\n## Competition\n\nItanium was aimed at the [enterprise server](Enterprise_server \"Enterprise server\") and [high-performance computing](High-performance_computing \"High-performance computing\") (HPC) markets. Other enterprise- and HPC-focused processor lines include [Oracle](Oracle_Corporation \"Oracle Corporation\")'s and [Fujitsu](Fujitsu \"Fujitsu\")'s [SPARC](SPARC \"SPARC\") processors and [IBM](IBM \"IBM\")'s [Power microprocessors](IBM_Power_microprocessors \"IBM Power microprocessors\"). Measured by quantity sold, Itanium's most serious competition came from [x86-64](X86-64 \"X86-64\") processors including [Intel](Intel \"Intel\")'s own [Xeon](Xeon \"Xeon\") line and [AMD](Advanced_Micro_Devices \"Advanced Micro Devices\")'s [Opteron](Opteron \"Opteron\") line. Since 2009, most servers have been shipped with x86-64 processors.[10]\n\nIn 2005, Itanium systems accounted for a notable share of HPC systems revenue, but the percentage declined as the industry shifted to x86-64 clusters for this application.[213] Itanium's share in TOP500 supercomputers reached 0% by the early 2010s.\n\nAn October 2008 [Gartner](Gartner \"Gartner\") report on the Tukwila processor stated that \"...the future roadmap for Itanium looks as strong as that of any RISC peer like Power or SPARC.\"[214] Following Itanium's discontinuation in 2021, it no longer competes in these markets.[1]\n## Supercomputers and high-performance computing\n\nAn Itanium-based computer first appeared on the list of the [TOP500](TOP500 \"TOP500\") [supercomputers](Supercomputer \"Supercomputer\") in November 2001.[75] The best position ever achieved by an _Itanium 2_ based system in the list was No. 2, achieved in June 2004, when Thunder ([Lawrence Livermore National Laboratory](Lawrence_Livermore_National_Laboratory \"Lawrence Livermore National Laboratory\")) entered the list with an Rmax of 19.94 Teraflops. In November 2004, [Columbia](Columbia_\\(supercomputer\\) \"Columbia \\(supercomputer\\)\") entered the list at No. 2 with 51.8 Teraflops, and there was at least one Itanium-based computer in the top 10 from then until June 2007. The peak number of Itanium-based machines on the list occurred in the November 2004 list, at 84 systems (16.8%); by June 2012, this had dropped to one system (0.2%),[215] and no Itanium system remained on the list in November 2012.\n# Itanium Processors\n\n## Processors\n\n### Released processors\n\nThe Itanium processors show a progression in capability. Merced was a proof of concept. McKinley dramatically improved the memory hierarchy and allowed Itanium to become reasonably competitive. Madison, with the shift to a 130 nm process, allowed for enough cache space to overcome the major performance bottlenecks. Montecito, with a 90 nm process, allowed for a dual-core implementation and a major improvement in performance per watt. Montvale added three new features: core-level lockstep, demand-based switching and [front-side bus](Front-side_bus \"Front-side bus\") frequency of up to 667 MHz. \n\n| Codename | Process | Released | Clock | L2 Cache/core | L3 Cache/processor | Bus | Dies/dev. | Cores/die | TDP/dev. (W) | Comments |\n|----------|---------|----------|-------|---------------|--------------------|-----|------------|-----------|--------------|----------|\n| **Itanium** | | | | | | | | | | |\n| Merced | 180 nm | 2001-05-29 | 733 MHz | 96 KB | None (off-die) | 266 MT/s | 1 | 1 | 130 | 2 or 4 MB off-die L3 cache |\n| | | | 800 MHz | 96 KB | None (off-die) | 266 MT/s | 1 | 1 | 130 | 2 or 4 MB off-die L3 cache |\n| **Itanium 2** | | | | | | | | | | |\n| McKinley | 180 nm | 2002-07-08 | 900 MHz | 256 KB | 1.5 MB | 400 MT/s | 1 | 1 | 90 | Hardware branchlong |\n| | | | 1 GHz | 256 KB | 3 MB | 400 MT/s | 1 | 1 | 100 | |\n| Madison | 130 nm | 2003-06-30 | 1.3 GHz | 256 KB | 3 MB | 400 MT/s | 1 | 1 | 97 | |\n| | | | 1.4 GHz | 256 KB | 4 MB | 400 MT/s | 1 | 1 | 91 | |\n| | | | 1.5 GHz | 256 KB | 6 MB | 400 MT/s | 1 | 1 | 107 | |\n| | 2003-09-08 | 1.4 GHz | 256 KB | 1.5 MB | 400 MT/s | 1 | 1 | 91 | |\n| | 2004-04-13 | 1.6 GHz | 256 KB | 3 MB | 400 MT/s | 1 | 1 | 99 | |\n| Deerfield (Madison LV) | 130 nm | 2003-09-08 | 1.0 GHz | 256 KB | 1.5 MB | 400 MT/s | 1 | 1 | 55 | Low voltage |\n| Hondo | 130 nm | 2004-06 | 1.1 GHz | 256 KB | 3 MB (1.5 MB/die) + 32 MB L4 shared | 400 MT/s | 2 | 1 | 170 | HP-specific dual-die module (mx2); not Intel product; 32 MB L4 cache |\n| Fanwood (Madison DP) | 130 nm | 2004-11-08 | 1.3 GHz | 256 KB | 3 MB | 400 MT/s | 1 | 1 | 62 | Low voltage |\n| | | | 1.6 GHz | 256 KB | 3 MB | 533 MT/s | 1 | 1 | 99 | |\n| Madison 9M | 130 nm | 2004-11-08 | 1.5 GHz | 256 KB | 4 MB | 400 MT/s | 1 | 1 | 122 | |\n| | | | 1.6 GHz | 256 KB | 6 MB | 400 MT/s | 1 | 1 | 122 | |\n| | | | 1.6 GHz | 256 KB | 9 MB | 400 MT/s | 1 | 1 | 122 | |\n| | 2005-07-05 | 1.67 GHz | 256 KB | 6 MB | 667 MT/s | 1 | 1 | 122 | |\n| | | | 1.67 GHz | 256 KB | 9 MB | 667 MT/s | 1 | 1 | 122 | |\n| **Itanium 2 9000 series** | | | | | | | | | | |\n| Montecito | 90 nm | 2006-07-18 | 1.4–1.6 GHz | 256 KB (D) + 1 MB (I) | 6–24 MB | 400–533 MT/s | 1 | 2 | 75–104 | Virtualization, multithreading, no hardware IA-32 |\n| **Itanium 9100 series** | | | | | | | | | | |\n| Montvale | 90 nm | 2007-10-31 | 1.42–1.66 GHz | 256 KB (D) + 1 MB (I) | 8–24 MB | 400–667 MT/s | 1 | 1–2 | 75–104 | Core-level lockstep, demand-based switching |\n| **Itanium 9300 series** | | | | | | | | | | |\n| Tukwila | 65 nm | 2010-02-08 | 1.33–1.73 GHz | 256 KB (D) + 512 KB (I) | 8–24 MB | QPI 4.8 GT/s | 1 | 2–4 | 130–185 | New point-to-point QPI interconnect replacing FSB; Turbo Boost |\n| **Itanium 9500 series** | | | | | | | | | | |\n| Poulson | 32 nm | 2012-11-08 | 1.73–2.53 GHz | 256 KB (D) + 512 KB (I) | 20–32 MB | QPI 6.4 GT/s | 1 | 4–8 | 130–170 | Doubled issue width (6 to 12 instructions/cycle); Instruction Replay; dual-domain hyperthreading |\n| **Itanium 9700 series** | | | | | | | | | | |\n| Kittson | 32 nm | 2017-05-11 | 1.73–2.66 GHz | 256 KB (D) + 512 KB (I) | 20–32 MB | QPI 6.4 GT/s | 1 | 4–8 | 130–170 | No architectural improvements over Poulson; up to 5% higher clock speeds |\n## Market reception\n\n### High-end server market\n\nWhen first released in 2001, Itanium's performance was disappointing compared to better-established [RISC](RISC \"RISC\") and [CISC](Complex_instruction_set_computing \"Complex instruction set computing\") processors.[56][57] Emulation to run existing x86 applications and operating systems was particularly poor, with one benchmark in 2001 reporting that it was equivalent at best to a 100 [MHz](Hertz \"Hertz\") Pentium in this mode (1.1 [GHz](Hertz \"Hertz\") Pentiums were on the market at that time).[220] Itanium failed to make significant inroads against [IA-32](IA-32 \"IA-32\") or RISC, and suffered further following the arrival of [x86-64](X86-64 \"X86-64\") systems which offered greater compatibility with older x86 applications. \n\nIn a 2009 article on the history of the processor — \"How the Itanium Killed the Computer Industry\" — journalist [John C. Dvorak](John_C._Dvorak \"John C. Dvorak\") reported \"This continues to be one of the great fiascos of the last 50 years\".[221] Tech columnist [Ashlee Vance](Ashlee_Vance \"Ashlee Vance\") commented that the delays and underperformance \"turned the product into a joke in the chip industry\".[146] In an interview, [Donald Knuth](Donald_Knuth \"Donald Knuth\") said \"The Itanium approach...was supposed to be so terrific—until it turned out that the wished-for compilers were basically impossible to write.\"[222]\n\nBoth [Red Hat](Red_Hat \"Red Hat\") and [Microsoft](Microsoft \"Microsoft\") announced plans to drop Itanium support in their operating systems due to lack of market interest;[223][224] however, other [Linux distributions](Linux_distribution \"Linux distribution\") such as [Gentoo](Gentoo_Linux \"Gentoo Linux\") and [Debian](Debian \"Debian\") remain available for Itanium. On March 22, 2011, [Oracle Corporation](Oracle_Corporation \"Oracle Corporation\") announced that it would no longer develop new products for HP-UX on Itanium, although it would continue to provide support for existing products.[225] Following this announcement, HP sued Oracle for breach of contract, arguing that Oracle had violated conditions imposed during settlement over Oracle's hiring of former HP CEO [Mark Hurd](Mark_Hurd \"Mark Hurd\") as its co-CEO, requiring the vendor to support Itanium on its software \"until such time as HP discontinues the sales of its Itanium-based servers\",[226] and that the breach had harmed its business. In 2012, a court ruled in favor of HP, and ordered Oracle to resume its support for Itanium. In June 2016, [Hewlett Packard Enterprise](Hewlett_Packard_Enterprise \"Hewlett Packard Enterprise\") (the corporate successor to HP's server business) was awarded $3 billion in damages from the lawsuit.[227][228] Oracle unsuccessfully appealed the decision to the California Court of Appeal in 2021.[229]\n\nA former Intel official reported that the Itanium business had become profitable for Intel in late 2009.[230] By 2009, the chip was almost entirely deployed on servers made by HP, which had over 95% of the Itanium server market share,[146] making the main operating system for Itanium [HP-UX](HP-UX \"HP-UX\"). On March 22, 2011, Intel reaffirmed its commitment to Itanium with multiple generations of chips in development and on schedule.[231]\n\n### Other markets\n\nAlthough Itanium did attain limited success in the niche market of high-end computing, Intel had originally hoped it would find broader acceptance as a replacement for the original [x86](X86 \"X86\") architecture.[232]\n\n[AMD](AMD \"AMD\") chose a different direction, designing the less radical [x86-64](X86-64 \"X86-64\"), a 64-bit extension to the existing x86 architecture, which Microsoft then supported, forcing Intel to introduce the same extensions in its own x86-based processors.[233] These designs can run existing 32-bit applications at native hardware speed, while offering support for 64-bit memory addressing and other enhancements to new applications.[146] This architecture has now become the predominant 64-bit architecture in the desktop and portable market. Although some Itanium-based workstations were initially introduced by companies such as [SGI](Silicon_Graphics \"Silicon Graphics\"), they are no longer available."])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"8:[\"$\",\"$L1e\",null,{\"state\":{\"mutations\":[],\"queries\":[{\"dehydratedAt\":1761882038307,\"state\":{\"data\":{\"page\":{\"citations\":[{\"id\":\"1\",\"title\":\"_**a**_ _**b**_ [\\\"Select Intel Itanium Processors and Intel Scalable Memory Buffer, PCN 116733-00, Product Discontinuance, End of Life\\\"](https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf) (PDF). Intel. January 30, 2019. [Archived](https://web.archive.org/web/20200522180927/https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf) (PDF) from the original on May 22, 2020. Retrieved May 20, 2020.\",\"description\":\"1. ^ _**a**_ _**b**_ [\\\"Select Intel Itanium Processors and Intel Scalable Memory Buffer, PCN 116733-00, Product Discontinuance, End of Life\\\"](https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf) (PDF). Intel. January 30, 2019. [Archived](https://web.archive.org/web/20200522180927/https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf) (PDF) from the original on May 22, 2020. Retrieved May 20, 2020.\",\"url\":\"https://qdms.intel.com/dm/i.aspx/F65EEA26-13FB-4580-972B-46B75E0AB322/PCN116733-00.pdf\",\"favicon\":\"\"},{\"id\":\"2\",\"title\":\"** [\\\"Intel officially launches 64-bit Itanium chip\\\"](https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. 29 May 2001.\",\"description\":\"2. **^** [\\\"Intel officially launches 64-bit Itanium chip\\\"](https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. 29 May 2001.\",\"url\":\"https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html\",\"favicon\":\"\"},{\"id\":\"3\",\"title\":\"** Fordahl, Matthew (30 May 2001). [\\\"Intel, HP Launch New Processor\\\"](https://abcnews.go.com/Technology/story?id=98536\u0026page=1). _[ABC News](ABC_News_\\\\(United_States\\\\) \\\"ABC News \\\\(United States\\\\)\\\")_.\",\"description\":\"3. **^** Fordahl, Matthew (30 May 2001). [\\\"Intel, HP Launch New Processor\\\"](https://abcnews.go.com/Technology/story?id=98536\u0026page=1). _[ABC News](ABC_News_\\\\(United_States\\\\) \\\"ABC News \\\\(United States\\\\)\\\")_.\",\"url\":\"https://abcnews.go.com/Technology/story?id=98536\u0026page=1\",\"favicon\":\"\"},{\"id\":\"4\",\"title\":\"** Bekker, Scott (29 May 2001). [\\\"Intel Launches Itanium: OEMs Unveil Systems\\\"](https://rcpmag.com/articles/2001/05/29/intel-launches-itanium-oems-unveil-systems.aspx). _RCP Mag_.\",\"description\":\"4. **^** Bekker, Scott (29 May 2001). [\\\"Intel Launches Itanium: OEMs Unveil Systems\\\"](https://rcpmag.com/articles/2001/05/29/intel-launches-itanium-oems-unveil-systems.aspx). _RCP Mag_.\",\"url\":\"https://rcpmag.com/articles/2001/05/29/intel-launches-itanium-oems-unveil-systems.aspx\",\"favicon\":\"\"},{\"id\":\"5\",\"title\":\"** Kerridge, Suzanna (18 May 2001). [\\\"Intel opens up about forthcoming Itanium family\\\"](https://www.zdnet.com/article/intel-opens-up-about-forthcoming-itanium-family/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"description\":\"5. **^** Kerridge, Suzanna (18 May 2001). [\\\"Intel opens up about forthcoming Itanium family\\\"](https://www.zdnet.com/article/intel-opens-up-about-forthcoming-itanium-family/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"url\":\"https://www.zdnet.com/article/intel-opens-up-about-forthcoming-itanium-family/\",\"favicon\":\"\"},{\"id\":\"6\",\"title\":\"** Morgan, Timothy (May 27, 2008). [\\\"The Server Biz Enjoys the X64 Upgrade Cycle in Q1\\\"](https://web.archive.org/web/20160303203839/http://www.itjungle.com/tlb/tlb052708-story03.html). _IT Jungle_. Archived from [the original](http://www.itjungle.com/tlb/tlb052708-story03.html) on March 3, 2016. Retrieved October 29, 2008.\",\"description\":\"6. **^** Morgan, Timothy (May 27, 2008). [\\\"The Server Biz Enjoys the X64 Upgrade Cycle in Q1\\\"](https://web.archive.org/web/20160303203839/http://www.itjungle.com/tlb/tlb052708-story03.html). _IT Jungle_. Archived from [the original](http://www.itjungle.com/tlb/tlb052708-story03.html) on March 3, 2016. Retrieved October 29, 2008.\",\"url\":\"https://web.archive.org/web/20160303203839/http://www.itjungle.com/tlb/tlb052708-story03.html\",\"favicon\":\"\"},{\"id\":\"7\",\"title\":\"_**a**_ _**b**_ Davis, Lisa M. (May 11, 2017). [\\\"The Evolution of Mission Critical Computing\\\"](https://web.archive.org/web/20180908094221/https://itpeernetwork.intel.com/evolution-mission-critical-computing/). _Intel_. Archived from [the original](https://itpeernetwork.intel.com/evolution-mission-critical-computing/) on September 8, 2018. Retrieved May 11, 2017. \\\"...the 9700 series will be the last Intel Itanium processor.\\\"\",\"description\":\"7. ^ _**a**_ _**b**_ Davis, Lisa M. (May 11, 2017). [\\\"The Evolution of Mission Critical Computing\\\"](https://web.archive.org/web/20180908094221/https://itpeernetwork.intel.com/evolution-mission-critical-computing/). _Intel_. Archived from [the original](https://itpeernetwork.intel.com/evolution-mission-critical-computing/) on September 8, 2018. Retrieved May 11, 2017. \\\"...the 9700 series will be the last Intel Itanium processor.\\\"\",\"url\":\"https://web.archive.org/web/20180908094221/https://itpeernetwork.intel.com/evolution-mission-critical-computing/\",\"favicon\":\"\"},{\"id\":\"8\",\"title\":\"_**a**_ _**b**_ _**c**_ _**d**_ Shah, Agam (May 11, 2017). [\\\"Intel's Itanium, once destined to replace x86 processors in PCs, hits end of line\\\"](https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html). _[PC World](PC_World \\\"PC World\\\")_. [Archived](https://web.archive.org/web/20190315153959/https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html) from the original on March 15, 2019. Retrieved May 20, 2020.\",\"description\":\"8. ^ _**a**_ _**b**_ _**c**_ _**d**_ Shah, Agam (May 11, 2017). [\\\"Intel's Itanium, once destined to replace x86 processors in PCs, hits end of line\\\"](https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html). _[PC World](PC_World \\\"PC World\\\")_. [Archived](https://web.archive.org/web/20190315153959/https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html) from the original on March 15, 2019. Retrieved May 20, 2020.\",\"url\":\"https://www.pcworld.com/article/3196080/intels-itanium-once-destined-to-replace-x86-in-pcs-hits-end-of-line.html\",\"favicon\":\"\"},{\"id\":\"9\",\"title\":\"** Sharwood, Simon (July 30, 2021). [\\\"The Register just found 300-odd Itanium CPUs on eBay\\\"](https://www.theregister.com/2021/07/30/end_of_itanium_shipments/). _[The Register](The_Register \\\"The Register\\\")_. [Archived](https://web.archive.org/web/20210912101014/https://www.theregister.com/2021/07/30/end_of_itanium_shipments/) from the original on September 12, 2021. Retrieved September 12, 2021.\",\"description\":\"9. **^** Sharwood, Simon (July 30, 2021). [\\\"The Register just found 300-odd Itanium CPUs on eBay\\\"](https://www.theregister.com/2021/07/30/end_of_itanium_shipments/). _[The Register](The_Register \\\"The Register\\\")_. [Archived](https://web.archive.org/web/20210912101014/https://www.theregister.com/2021/07/30/end_of_itanium_shipments/) from the original on September 12, 2021. Retrieved September 12, 2021.\",\"url\":\"https://www.theregister.com/2021/07/30/end_of_itanium_shipments/\",\"favicon\":\"\"},{\"id\":\"10\",\"title\":\"_**a**_ _**b**_ _**c**_ Morgan, Timothy Prickett (February 24, 2010). [\\\"Gartner report card gives high marks to x64, blades\\\"](https://www.theregister.com/2010/02/24/gartner_q4_2009_servers/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"10. ^ _**a**_ _**b**_ _**c**_ Morgan, Timothy Prickett (February 24, 2010). [\\\"Gartner report card gives high marks to x64, blades\\\"](https://www.theregister.com/2010/02/24/gartner_q4_2009_servers/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"https://www.theregister.com/2010/02/24/gartner_q4_2009_servers/\",\"favicon\":\"\"},{\"id\":\"11\",\"title\":\"** Lee, Matthew (August 2021). [\\\"Intel's Itanium is finally dead: The Itanic sunken by the x86 juggernaut\\\"](https://www.techspot.com/news/90622-intel-itanium-finally-dead.html). Techspot. Retrieved 26 March 2023.\",\"description\":\"11. **^** Lee, Matthew (August 2021). [\\\"Intel's Itanium is finally dead: The Itanic sunken by the x86 juggernaut\\\"](https://www.techspot.com/news/90622-intel-itanium-finally-dead.html). Techspot. Retrieved 26 March 2023.\",\"url\":\"https://www.techspot.com/news/90622-intel-itanium-finally-dead.html\",\"favicon\":\"\"},{\"id\":\"12\",\"title\":\"_**a**_ _**b**_ DeMone, Paul (27 October 1999). [\\\"HP's Struggle For Simplicity Ends at Intel\\\"](https://www.realworldtech.com/hp-intel-itanium/). _Real World Tech_.\",\"description\":\"12. ^ _**a**_ _**b**_ DeMone, Paul (27 October 1999). [\\\"HP's Struggle For Simplicity Ends at Intel\\\"](https://www.realworldtech.com/hp-intel-itanium/). _Real World Tech_.\",\"url\":\"https://www.realworldtech.com/hp-intel-itanium/\",\"favicon\":\"\"},{\"id\":\"13\",\"title\":\"_**a**_ _**b**_ Smotherman, Mark. [\\\"Understanding EPIC Architectures and Implementations\\\"](https://people.computing.clemson.edu/~mark/464/acmse_epic.pdf) (PDF). [Clemson University](Clemson_University \\\"Clemson University\\\"). Retrieved 5 June 2022.\",\"description\":\"13. ^ _**a**_ _**b**_ Smotherman, Mark. [\\\"Understanding EPIC Architectures and Implementations\\\"](https://people.computing.clemson.edu/~mark/464/acmse_epic.pdf) (PDF). [Clemson University](Clemson_University \\\"Clemson University\\\"). Retrieved 5 June 2022.\",\"url\":\"https://people.computing.clemson.edu/~mark/464/acmse_epic.pdf\",\"favicon\":\"\"},{\"id\":\"14\",\"title\":\"_**a**_ _**b**_ [\\\"Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture\\\"](https://www.hpl.hp.com/news/2001/apr-jun/itanium.html). _[HP Labs](HP_Labs \\\"HP Labs\\\")_. June 2001. Retrieved March 23, 2007.\",\"description\":\"14. ^ _**a**_ _**b**_ [\\\"Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture\\\"](https://www.hpl.hp.com/news/2001/apr-jun/itanium.html). _[HP Labs](HP_Labs \\\"HP Labs\\\")_. June 2001. Retrieved March 23, 2007.\",\"url\":\"https://www.hpl.hp.com/news/2001/apr-jun/itanium.html\",\"favicon\":\"\"},{\"id\":\"15\",\"title\":\"_**a**_ _**b**_ _**c**_ _**d**_ Markoff, John (5 April 1998). [\\\"Inside Intel, The Future is Riding on the Merced Chip\\\"](https://archive.org/details/TheJerusalemPost1998IsraelEnglish/Apr%2006%201998%2C%20The%20Jerusalem%20Post%2C%20%2319898%2C%20Israel%20%28en%29/page/n12/mode/1up). [The New York Times](The_New_York_Times \\\"The New York Times\\\"), republised by [The Jerusalem Post](The_Jerusalem_Post \\\"The Jerusalem Post\\\").\",\"description\":\"15. ^ _**a**_ _**b**_ _**c**_ _**d**_ Markoff, John (5 April 1998). [\\\"Inside Intel, The Future is Riding on the Merced Chip\\\"](https://archive.org/details/TheJerusalemPost1998IsraelEnglish/Apr%2006%201998%2C%20The%20Jerusalem%20Post%2C%20%2319898%2C%20Israel%20%28en%29/page/n12/mode/1up). [The New York Times](The_New_York_Times \\\"The New York Times\\\"), republised by [The Jerusalem Post](The_Jerusalem_Post \\\"The Jerusalem Post\\\").\",\"url\":\"https://archive.org/details/TheJerusalemPost1998IsraelEnglish/Apr%2006%201998%2C%20The%20Jerusalem%20Post%2C%20%2319898%2C%20Israel%20%28en%29/page/n12/mode/1up\",\"favicon\":\"\"},{\"id\":\"16\",\"title\":\"** DeMone, Paul (25 January 2000). [\\\"Intel's History Lesson\\\"](https://www.realworldtech.com/intel-history-lesson/). _Real World Tech_.\",\"description\":\"16. **^** DeMone, Paul (25 January 2000). [\\\"Intel's History Lesson\\\"](https://www.realworldtech.com/intel-history-lesson/). _Real World Tech_.\",\"url\":\"https://www.realworldtech.com/intel-history-lesson/\",\"favicon\":\"\"},{\"id\":\"17\",\"title\":\"_**a**_ _**b**_ DeMone, Paul (14 March 2001). [\\\"Countdown to IA-64\\\"](https://www.realworldtech.com/countdown-to-ia64/). _Real World Tech_.\",\"description\":\"17. ^ _**a**_ _**b**_ DeMone, Paul (14 March 2001). [\\\"Countdown to IA-64\\\"](https://www.realworldtech.com/countdown-to-ia64/). _Real World Tech_.\",\"url\":\"https://www.realworldtech.com/countdown-to-ia64/\",\"favicon\":\"\"},{\"id\":\"18\",\"title\":\"** Smotherman, Mark. [\\\"Who are the Computer Architects?\\\"](https://people.computing.clemson.edu/~mark/architects.html). [Clemson University](Clemson_University \\\"Clemson University\\\"). See the sections \\\"Independence architecture\\\" and \\\"Wintel\\\".\",\"description\":\"18. **^** Smotherman, Mark. [\\\"Who are the Computer Architects?\\\"](https://people.computing.clemson.edu/~mark/architects.html). [Clemson University](Clemson_University \\\"Clemson University\\\"). See the sections \\\"Independence architecture\\\" and \\\"Wintel\\\".\",\"url\":\"https://people.computing.clemson.edu/~mark/architects.html\",\"favicon\":\"\"},{\"id\":\"19\",\"title\":\"** Alpert, Donald (July 2003). [\\\"Intel Itanium Processor (Merced)\\\"](https://camelback-comparch.com/about/technical-highlights/#merced). Alpert was the chief architect of the original P7 and the top engineering manager of Merced[18]\",\"description\":\"19. **^** Alpert, Donald (July 2003). [\\\"Intel Itanium Processor (Merced)\\\"](https://camelback-comparch.com/about/technical-highlights/#merced). Alpert was the chief architect of the original P7 and the top engineering manager of Merced[18]\",\"url\":\"https://camelback-comparch.com/about/technical-highlights/#merced\",\"favicon\":\"\"},{\"id\":\"20\",\"title\":\"** DeMone, Paul (3 March 2000). [\\\"What's Up With Willamette? (Part 1)\\\"](https://www.realworldtech.com/willamette-basics/). _Real World Tech_.\",\"description\":\"20. **^** DeMone, Paul (3 March 2000). [\\\"What's Up With Willamette? (Part 1)\\\"](https://www.realworldtech.com/willamette-basics/). _Real World Tech_.\",\"url\":\"https://www.realworldtech.com/willamette-basics/\",\"favicon\":\"\"},{\"id\":\"21\",\"title\":\"** Kanellos, Michael (21 February 2003). [\\\"Intel takes slow road to 64-bit PC chips\\\"](https://www.cnet.com/tech/tech-industry/intel-takes-slow-road-to-64-bit-pc-chips/). _[CNET](CNET \\\"CNET\\\")_.\",\"description\":\"21. **^** Kanellos, Michael (21 February 2003). [\\\"Intel takes slow road to 64-bit PC chips\\\"](https://www.cnet.com/tech/tech-industry/intel-takes-slow-road-to-64-bit-pc-chips/). _[CNET](CNET \\\"CNET\\\")_.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-takes-slow-road-to-64-bit-pc-chips/\",\"favicon\":\"\"},{\"id\":\"22\",\"title\":\"_**a**_ _**b**_ _**c**_ Hamilton, David (28 May 2001). [\\\"Intel gambles with Itanium\\\"](https://www.zdnet.com/article/intel-gambles-with-itanium/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"description\":\"22. ^ _**a**_ _**b**_ _**c**_ Hamilton, David (28 May 2001). [\\\"Intel gambles with Itanium\\\"](https://www.zdnet.com/article/intel-gambles-with-itanium/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"url\":\"https://www.zdnet.com/article/intel-gambles-with-itanium/\",\"favicon\":\"\"},{\"id\":\"23\",\"title\":\"** Britt, Russ (1 January 2000). [\\\"The birth of a new processor\\\"](https://www.edn.com/the-birth-of-a-new-processor/). _[EDN](EDN_\\\\(magazine\\\\) \\\"EDN \\\\(magazine\\\\)\\\")_.\",\"description\":\"23. **^** Britt, Russ (1 January 2000). [\\\"The birth of a new processor\\\"](https://www.edn.com/the-birth-of-a-new-processor/). _[EDN](EDN_\\\\(magazine\\\\) \\\"EDN \\\\(magazine\\\\)\\\")_.\",\"url\":\"https://www.edn.com/the-birth-of-a-new-processor/\",\"favicon\":\"\"},{\"id\":\"24\",\"title\":\"** Smotherman, Mark. [\\\"Historical background for EPIC instruction set architectures\\\"](https://people.computing.clemson.edu/~mark/epic.html). [Clemson University](Clemson_University \\\"Clemson University\\\"). Retrieved 3 June 2022.\",\"description\":\"24. **^** Smotherman, Mark. [\\\"Historical background for EPIC instruction set architectures\\\"](https://people.computing.clemson.edu/~mark/epic.html). [Clemson University](Clemson_University \\\"Clemson University\\\"). Retrieved 3 June 2022.\",\"url\":\"https://people.computing.clemson.edu/~mark/epic.html\",\"favicon\":\"\"},{\"id\":\"25\",\"title\":\"** [17][23] (The ACM committee with 5 people from each side[24] was probably a different entity.)\",\"description\":\"25. **^** [17][23] (The ACM committee with 5 people from each side[24] was probably a different entity.)\",\"url\":\"\",\"favicon\":\"\"},{\"id\":\"26\",\"title\":\"** Kathail, Vinod; Schlansker, Michael S.; Rau, B. Ramakrishna. [\\\"HPL-PD Architecture Specification: Version 1.1\\\"](https://web.archive.org/web/20240204063521/https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf) (PDF). [HP Laboratories](HP_Labs \\\"HP Labs\\\"). Archived from [the original](https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf) (PDF) on 2024-02-04. Retrieved 2023-07-05.\",\"description\":\"26. **^** Kathail, Vinod; Schlansker, Michael S.; Rau, B. Ramakrishna. [\\\"HPL-PD Architecture Specification: Version 1.1\\\"](https://web.archive.org/web/20240204063521/https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf) (PDF). [HP Laboratories](HP_Labs \\\"HP Labs\\\"). Archived from [the original](https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf) (PDF) on 2024-02-04. Retrieved 2023-07-05.\",\"url\":\"https://web.archive.org/web/20240204063521/https://www.hpl.hp.com/techreports/93/HPL-93-80R1.pdf\",\"favicon\":\"\"},{\"id\":\"27\",\"title\":\"** Hecht, Jeff (18 June 1994). [\\\"Technology: Intel opts for simpler, speedier chips\\\"](https://www.newscientist.com/article/mg14219303-300-technology-intel-opts-for-simpler-speedier-chips/). _[New Scientist](New_Scientist \\\"New Scientist\\\")_.\",\"description\":\"27. **^** Hecht, Jeff (18 June 1994). [\\\"Technology: Intel opts for simpler, speedier chips\\\"](https://www.newscientist.com/article/mg14219303-300-technology-intel-opts-for-simpler-speedier-chips/). _[New Scientist](New_Scientist \\\"New Scientist\\\")_.\",\"url\":\"https://www.newscientist.com/article/mg14219303-300-technology-intel-opts-for-simpler-speedier-chips/\",\"favicon\":\"\"},{\"id\":\"28\",\"title\":\"** Bozman, Jean S. (13 June 1994). [\\\"Chip alliance shakes ground\\\"](https://books.google.com/books?id=QZtKFFB8weQC\u0026pg=PA12). _[Computerworld](Computerworld \\\"Computerworld\\\")_. David House had approved the project, but later severely criticized it.\",\"description\":\"28. **^** Bozman, Jean S. (13 June 1994). [\\\"Chip alliance shakes ground\\\"](https://books.google.com/books?id=QZtKFFB8weQC\u0026pg=PA12). _[Computerworld](Computerworld \\\"Computerworld\\\")_. David House had approved the project, but later severely criticized it.\",\"url\":\"https://books.google.com/books?id=QZtKFFB8weQC\u0026pg=PA12\",\"favicon\":\"\"},{\"id\":\"29\",\"title\":\"** Babcock, Charles (25 July 1994). [\\\"Silicon marriage: HP/Intel venture\\\"](https://books.google.com/books?id=QtpyKsPTNwkC\u0026pg=PA6). _[Computerworld](Computerworld \\\"Computerworld\\\")_.\",\"description\":\"29. **^** Babcock, Charles (25 July 1994). [\\\"Silicon marriage: HP/Intel venture\\\"](https://books.google.com/books?id=QtpyKsPTNwkC\u0026pg=PA6). _[Computerworld](Computerworld \\\"Computerworld\\\")_.\",\"url\":\"https://books.google.com/books?id=QtpyKsPTNwkC\u0026pg=PA6\",\"favicon\":\"\"},{\"id\":\"30\",\"title\":\"** DeMone, Paul (14 March 2001). [\\\"Countdown to IA-64\\\"](https://www.realworldtech.com/countdown-to-ia64/). _Real World Tech_. Has a typo (P**5**) in the graphic.\",\"description\":\"30. **^** DeMone, Paul (14 March 2001). [\\\"Countdown to IA-64\\\"](https://www.realworldtech.com/countdown-to-ia64/). _Real World Tech_. Has a typo (P**5**) in the graphic.\",\"url\":\"https://www.realworldtech.com/countdown-to-ia64/\",\"favicon\":\"\"},{\"id\":\"31\",\"title\":\"** Crothers, Brooke (29 January 1996). [\\\"Intel aims to bring multimedia to the masses\\\"](https://books.google.com/books?id=zD4EAAAAMBAJ\u0026pg=PA8). _[InfoWorld](InfoWorld \\\"InfoWorld\\\")_.\",\"description\":\"31. **^** Crothers, Brooke (29 January 1996). [\\\"Intel aims to bring multimedia to the masses\\\"](https://books.google.com/books?id=zD4EAAAAMBAJ\u0026pg=PA8). _[InfoWorld](InfoWorld \\\"InfoWorld\\\")_.\",\"url\":\"https://books.google.com/books?id=zD4EAAAAMBAJ\u0026pg=PA8\",\"favicon\":\"\"},{\"id\":\"32\",\"title\":\"** [\\\"Merced \\\"Will Be Out Late 1999,\\\" Says Hewlett-Packard\\\"](https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1). _Tech Monitor_. Computer Business Review. 18 July 1997. [Archived](https://archive.today/20240213040233/https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1) from the original on 13 February 2024.\",\"description\":\"32. **^** [\\\"Merced \\\"Will Be Out Late 1999,\\\" Says Hewlett-Packard\\\"](https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1). _Tech Monitor_. Computer Business Review. 18 July 1997. [Archived](https://archive.today/20240213040233/https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1) from the original on 13 February 2024.\",\"url\":\"https://techmonitor.ai/technology/merced_will_be_out_late_1999_says_hewlett_packard_1\",\"favicon\":\"\"},{\"id\":\"33\",\"title\":\"** Kanellos, Michael (6 October 1997). [\\\"Intel late to 64-bit computing\\\"](https://www.cnet.com/news/intel-late-to-64-bit-computing/). _[CNET](CNET \\\"CNET\\\")_. [Archived](https://web.archive.org/web/20220627172827/https://www.cnet.com/tech/tech-industry/intel-late-to-64-bit-computing/) from the original on Jun 27, 2022.\",\"description\":\"33. **^** Kanellos, Michael (6 October 1997). [\\\"Intel late to 64-bit computing\\\"](https://www.cnet.com/news/intel-late-to-64-bit-computing/). _[CNET](CNET \\\"CNET\\\")_. [Archived](https://web.archive.org/web/20220627172827/https://www.cnet.com/tech/tech-industry/intel-late-to-64-bit-computing/) from the original on Jun 27, 2022.\",\"url\":\"https://www.cnet.com/news/intel-late-to-64-bit-computing/\",\"favicon\":\"\"},{\"id\":\"34\",\"title\":\"_**a**_ _**b**_ Kanellos, Michael (14 October 1997). [\\\"Intel, HP unveil EPIC technology\\\"](https://www.cnet.com/news/intel-hp-unveil-epic-technology/). _[CNET](CNET \\\"CNET\\\")_. [Archived](https://web.archive.org/web/20220818183735/https://www.cnet.com/tech/tech-industry/intel-hp-unveil-epic-technology/) from the original on Aug 18, 2022.\",\"description\":\"34. ^ _**a**_ _**b**_ Kanellos, Michael (14 October 1997). [\\\"Intel, HP unveil EPIC technology\\\"](https://www.cnet.com/news/intel-hp-unveil-epic-technology/). _[CNET](CNET \\\"CNET\\\")_. [Archived](https://web.archive.org/web/20220818183735/https://www.cnet.com/tech/tech-industry/intel-hp-unveil-epic-technology/) from the original on Aug 18, 2022.\",\"url\":\"https://www.cnet.com/news/intel-hp-unveil-epic-technology/\",\"favicon\":\"\"},{\"id\":\"35\",\"title\":\"** DeMone, Paul (27 October 1999). [\\\"HP's Struggle For Simplicity Ends at Intel\\\"](https://www.realworldtech.com/hp-intel-itanium/3/). _Real World Tech_. p. 3\\\\. [Archived](https://web.archive.org/web/20231031163355/https://www.realworldtech.com/hp-intel-itanium/3/) from the original on Oct 31, 2023.\",\"description\":\"35. **^** DeMone, Paul (27 October 1999). [\\\"HP's Struggle For Simplicity Ends at Intel\\\"](https://www.realworldtech.com/hp-intel-itanium/3/). _Real World Tech_. p. 3\\\\. [Archived](https://web.archive.org/web/20231031163355/https://www.realworldtech.com/hp-intel-itanium/3/) from the original on Oct 31, 2023.\",\"url\":\"https://www.realworldtech.com/hp-intel-itanium/3/\",\"favicon\":\"\"},{\"id\":\"36\",\"title\":\"** Gwennap, Linley (27 October 1997). [\\\"Intel, HP Make EPIC Disclosure\\\"](https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf) (PDF). _[Microprocessor Report](Microprocessor_Report \\\"Microprocessor Report\\\")_. Vol. 11, no. 14\\\\. [Archived](https://web.archive.org/web/20231031163335/https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf) (PDF) from the original on Oct 31, 2023.\",\"description\":\"36. **^** Gwennap, Linley (27 October 1997). [\\\"Intel, HP Make EPIC Disclosure\\\"](https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf) (PDF). _[Microprocessor Report](Microprocessor_Report \\\"Microprocessor Report\\\")_. Vol. 11, no. 14\\\\. [Archived](https://web.archive.org/web/20231031163335/https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf) (PDF) from the original on Oct 31, 2023.\",\"url\":\"https://www.cs.virginia.edu/~skadron/cs854_uproc_survey/spring_2001/cs854/111401.pdf\",\"favicon\":\"\"},{\"id\":\"37\",\"title\":\"** Corcoran, Elizabeth (15 October 1997). [\\\"Chipmakers unveil works in progress\\\"](https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/). _[The Washington Post](The_Washington_Post \\\"The Washington Post\\\")_. [Archived](https://archive.today/20240213044222/https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/) from the original on 13 February 2024.\",\"description\":\"37. **^** Corcoran, Elizabeth (15 October 1997). [\\\"Chipmakers unveil works in progress\\\"](https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/). _[The Washington Post](The_Washington_Post \\\"The Washington Post\\\")_. [Archived](https://archive.today/20240213044222/https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/) from the original on 13 February 2024.\",\"url\":\"https://www.washingtonpost.com/archive/business/1997/10/15/chipmakers-unveil-works-in-progress/b4ecf2c5-7c6b-419e-a0d1-9c35d515b5e0/\",\"favicon\":\"\"},{\"id\":\"38\",\"title\":\"_**a**_ _**b**_ Robertson, Chiyo (17 March 1999). [\\\"Merced: Worth the wait? What of McKinley?\\\"](https://www.zdnet.com/article/merced-worth-the-wait-what-of-mckinley/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"description\":\"38. ^ _**a**_ _**b**_ Robertson, Chiyo (17 March 1999). [\\\"Merced: Worth the wait? What of McKinley?\\\"](https://www.zdnet.com/article/merced-worth-the-wait-what-of-mckinley/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"url\":\"https://www.zdnet.com/article/merced-worth-the-wait-what-of-mckinley/\",\"favicon\":\"\"},{\"id\":\"39\",\"title\":\"** Matsumoto, Craig (8 October 1998). [\\\"Intel outlines road to McKinley processor\\\"](https://www.eetimes.com/intel-outlines-road-to-mckinley-processor/). _[EE Times](EE_Times \\\"EE Times\\\")_.\",\"description\":\"39. **^** Matsumoto, Craig (8 October 1998). [\\\"Intel outlines road to McKinley processor\\\"](https://www.eetimes.com/intel-outlines-road-to-mckinley-processor/). _[EE Times](EE_Times \\\"EE Times\\\")_.\",\"url\":\"https://www.eetimes.com/intel-outlines-road-to-mckinley-processor/\",\"favicon\":\"\"},{\"id\":\"40\",\"title\":\"_**a**_ _**b**_ \\\"Inside the Intel Itanium 2 Processor: a Hewlett Packard Technical White Paper\\\". 17 July 2002. [CiteSeerX](CiteSeerX_\\\\(identifier\\\\) \\\"CiteSeerX \\\\(identifier\\\\)\\\") [10.1.1.96.8209](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.96.8209).\",\"description\":\"40. ^ _**a**_ _**b**_ \\\"Inside the Intel Itanium 2 Processor: a Hewlett Packard Technical White Paper\\\". 17 July 2002. [CiteSeerX](CiteSeerX_\\\\(identifier\\\\) \\\"CiteSeerX \\\\(identifier\\\\)\\\") [10.1.1.96.8209](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.96.8209).\",\"url\":\"CiteSeerX_\\\\(identifier\\\\\",\"favicon\":\"\"},{\"id\":\"41\",\"title\":\"** Kanellos, Michael (6 August 1998). [\\\"Is Merced doomed?\\\"](https://www.cnet.com/tech/tech-industry/is-merced-doomed/). _[CNET](CNET \\\"CNET\\\")_.\",\"description\":\"41. **^** Kanellos, Michael (6 August 1998). [\\\"Is Merced doomed?\\\"](https://www.cnet.com/tech/tech-industry/is-merced-doomed/). _[CNET](CNET \\\"CNET\\\")_.\",\"url\":\"https://www.cnet.com/tech/tech-industry/is-merced-doomed/\",\"favicon\":\"\"},{\"id\":\"42\",\"title\":\"** [\\\"INTEL'S MERCED COULD BE ECLIPSED BY MCKINLEY FOLLOW-ON\\\"](https://techmonitor.ai/technology/intels_merced_could_be_eclipsed_by_mckinley_follow_on). _Tech Monitor_. 6 August 1998.\",\"description\":\"42. **^** [\\\"INTEL'S MERCED COULD BE ECLIPSED BY MCKINLEY FOLLOW-ON\\\"](https://techmonitor.ai/technology/intels_merced_could_be_eclipsed_by_mckinley_follow_on). _Tech Monitor_. 6 August 1998.\",\"url\":\"https://techmonitor.ai/technology/intels_merced_could_be_eclipsed_by_mckinley_follow_on\",\"favicon\":\"\"},{\"id\":\"43\",\"title\":\"** Shankland, Stephen; Kanellos, Michael (13 October 1998). [\\\"HP has two-pronged chip plan\\\"](https://web.archive.org/web/20001203183700/http://cnet.com/news/0-1004-200-334214.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://cnet.com/news/0-1004-200-334214.html) on 2000-12-03.\",\"description\":\"43. **^** Shankland, Stephen; Kanellos, Michael (13 October 1998). [\\\"HP has two-pronged chip plan\\\"](https://web.archive.org/web/20001203183700/http://cnet.com/news/0-1004-200-334214.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://cnet.com/news/0-1004-200-334214.html) on 2000-12-03.\",\"url\":\"https://web.archive.org/web/20001203183700/http://cnet.com/news/0-1004-200-334214.html\",\"favicon\":\"\"},{\"id\":\"44\",\"title\":\"** Gary, Gregory (3 May 1999). [\\\"IA 64 Update: Part 1 of 2\\\"](https://www.edn.com/ia-64-update-part-1-of-2/). _[EDN](EDN_\\\\(magazine\\\\) \\\"EDN \\\\(magazine\\\\)\\\")_.\",\"description\":\"44. **^** Gary, Gregory (3 May 1999). [\\\"IA 64 Update: Part 1 of 2\\\"](https://www.edn.com/ia-64-update-part-1-of-2/). _[EDN](EDN_\\\\(magazine\\\\) \\\"EDN \\\\(magazine\\\\)\\\")_.\",\"url\":\"https://www.edn.com/ia-64-update-part-1-of-2/\",\"favicon\":\"\"},{\"id\":\"45\",\"title\":\"_**a**_ _**b**_ Shankland, Stephen (8 July 1999). [\\\"Intel's Merced chip may slip further\\\"](https://web.archive.org/web/20000605083119/http://news.cnet.com/news/0-1003-200-344601.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-344601.html) on 2000-06-05.\",\"description\":\"45. ^ _**a**_ _**b**_ Shankland, Stephen (8 July 1999). [\\\"Intel's Merced chip may slip further\\\"](https://web.archive.org/web/20000605083119/http://news.cnet.com/news/0-1003-200-344601.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-344601.html) on 2000-06-05.\",\"url\":\"https://web.archive.org/web/20000605083119/http://news.cnet.com/news/0-1003-200-344601.html\",\"favicon\":\"\"},{\"id\":\"46\",\"title\":\"** Hamblen, Matt (12 July 1999). [\\\"Intel: No Forced March to Merced\\\"](https://books.google.com/books?id=51iIcvzoX-AC\u0026pg=PA61). _[Computerworld](Computerworld \\\"Computerworld\\\")_.\",\"description\":\"46. **^** Hamblen, Matt (12 July 1999). [\\\"Intel: No Forced March to Merced\\\"](https://books.google.com/books?id=51iIcvzoX-AC\u0026pg=PA61). _[Computerworld](Computerworld \\\"Computerworld\\\")_.\",\"url\":\"https://books.google.com/books?id=51iIcvzoX-AC\u0026pg=PA61\",\"favicon\":\"\"},{\"id\":\"47\",\"title\":\"** Shankland, Stephen (19 August 1999). [\\\"HP upgrade path bypasses Merced chip\\\"](https://web.archive.org/web/20000819022147/http://news.cnet.com/news/0-1003-200-346220.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-346220.html) on 2000-08-19.\",\"description\":\"47. **^** Shankland, Stephen (19 August 1999). [\\\"HP upgrade path bypasses Merced chip\\\"](https://web.archive.org/web/20000819022147/http://news.cnet.com/news/0-1003-200-346220.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-346220.html) on 2000-08-19.\",\"url\":\"https://web.archive.org/web/20000819022147/http://news.cnet.com/news/0-1003-200-346220.html\",\"favicon\":\"\"},{\"id\":\"48\",\"title\":\"** Shankland, Stephen (11 July 2000). [\\\"HP moves slowly into world of Intel 64-bit processors\\\"](https://web.archive.org/web/20010210011931/http://www.news.cnet.com/news/0-1003-200-2241414.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://www.news.cnet.com/news/0-1003-200-2241414.html) on 2001-02-10.\",\"description\":\"48. **^** Shankland, Stephen (11 July 2000). [\\\"HP moves slowly into world of Intel 64-bit processors\\\"](https://web.archive.org/web/20010210011931/http://www.news.cnet.com/news/0-1003-200-2241414.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://www.news.cnet.com/news/0-1003-200-2241414.html) on 2001-02-10.\",\"url\":\"https://web.archive.org/web/20010210011931/http://www.news.cnet.com/news/0-1003-200-2241414.html\",\"favicon\":\"\"},{\"id\":\"49\",\"title\":\"** Shankland, Stephen; Kanellos, Michael (July 18, 2000). [\\\"Intel pushes back schedule for Itanium chip\\\"](https://web.archive.org/web/20010413122744/http://news.cnet.com/news/0-1003-200-2284759.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-2284759.html) on 2001-04-13.\",\"description\":\"49. **^** Shankland, Stephen; Kanellos, Michael (July 18, 2000). [\\\"Intel pushes back schedule for Itanium chip\\\"](https://web.archive.org/web/20010413122744/http://news.cnet.com/news/0-1003-200-2284759.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-2284759.html) on 2001-04-13.\",\"url\":\"https://web.archive.org/web/20010413122744/http://news.cnet.com/news/0-1003-200-2284759.html\",\"favicon\":\"\"},{\"id\":\"50\",\"title\":\"** Shankland, Stephen (1 March 2001). [\\\"Intel draws out Itanium arrival\\\"](https://web.archive.org/web/20010413151817/http://news.cnet.com/news/0-1003-200-4996738.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-4996738.html) on 2001-04-13.\",\"description\":\"50. **^** Shankland, Stephen (1 March 2001). [\\\"Intel draws out Itanium arrival\\\"](https://web.archive.org/web/20010413151817/http://news.cnet.com/news/0-1003-200-4996738.html). _[CNET](CNET \\\"CNET\\\")_. Archived from [the original](http://news.cnet.com/news/0-1003-200-4996738.html) on 2001-04-13.\",\"url\":\"https://web.archive.org/web/20010413151817/http://news.cnet.com/news/0-1003-200-4996738.html\",\"favicon\":\"\"},{\"id\":\"51\",\"title\":\"** [\\\"Mining Itanium\\\"](https://web.archive.org/web/20180611040452/https://www.zdnet.com/pictures/charts-mining-itanium/). _CNet News_. December 7, 2005. Archived from [the original](https://www.zdnet.com/pictures/charts-mining-itanium/) on June 11, 2018. Retrieved March 19, 2007.\",\"description\":\"51. **^** [\\\"Mining Itanium\\\"](https://web.archive.org/web/20180611040452/https://www.zdnet.com/pictures/charts-mining-itanium/). _CNet News_. December 7, 2005. Archived from [the original](https://www.zdnet.com/pictures/charts-mining-itanium/) on June 11, 2018. Retrieved March 19, 2007.\",\"url\":\"https://web.archive.org/web/20180611040452/https://www.zdnet.com/pictures/charts-mining-itanium/\",\"favicon\":\"\"},{\"id\":\"52\",\"title\":\"** Shankland, Stephen (February 14, 2006). [\\\"Analyst firm offers rosy view of Itanium\\\"](https://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/). [CNET News](CNET \\\"CNET\\\"). [Archived](https://web.archive.org/web/20160624090721/http://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/) from the original on June 24, 2016. Retrieved March 20, 2007.\",\"description\":\"52. **^** Shankland, Stephen (February 14, 2006). [\\\"Analyst firm offers rosy view of Itanium\\\"](https://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/). [CNET News](CNET \\\"CNET\\\"). [Archived](https://web.archive.org/web/20160624090721/http://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/) from the original on June 24, 2016. Retrieved March 20, 2007.\",\"url\":\"https://www.cnet.com/news/analyst-firm-offers-rosy-view-of-itanium/\",\"favicon\":\"\"},{\"id\":\"53\",\"title\":\"** Halfhill, Tom R. (December 1997). [\\\"Beyond Pentium II\\\"](https://web.archive.org/web/20000302143120/http://www.byte.com/art/9712/sec5/art1.htm). _[Byte](Byte_\\\\(magazine\\\\) \\\"Byte \\\\(magazine\\\\)\\\")_. Archived from [the original](http://www.byte.com/art/9712/sec5/art1.htm) on 2000-03-02.\",\"description\":\"53. **^** Halfhill, Tom R. (December 1997). [\\\"Beyond Pentium II\\\"](https://web.archive.org/web/20000302143120/http://www.byte.com/art/9712/sec5/art1.htm). _[Byte](Byte_\\\\(magazine\\\\) \\\"Byte \\\\(magazine\\\\)\\\")_. Archived from [the original](http://www.byte.com/art/9712/sec5/art1.htm) on 2000-03-02.\",\"url\":\"https://web.archive.org/web/20000302143120/http://www.byte.com/art/9712/sec5/art1.htm\",\"favicon\":\"\"},{\"id\":\"54\",\"title\":\"** Connor, Deni (1 March 1999). [\\\"Intel's Merced will coexist with 32-bit chips\\\"](https://books.google.com/books?id=AxwEAAAAMBAJ\u0026pg=PA61). _[Network World](Network_World \\\"Network World\\\")_.\",\"description\":\"54. **^** Connor, Deni (1 March 1999). [\\\"Intel's Merced will coexist with 32-bit chips\\\"](https://books.google.com/books?id=AxwEAAAAMBAJ\u0026pg=PA61). _[Network World](Network_World \\\"Network World\\\")_.\",\"url\":\"https://books.google.com/books?id=AxwEAAAAMBAJ\u0026pg=PA61\",\"favicon\":\"\"},{\"id\":\"55\",\"title\":\"** Knorr, Eric (10 September 2001). [\\\"Upgrading your server: A look at the Itanium\\\"](https://www.zdnet.com/article/upgrading-your-server-a-look-at-the-itanium/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"description\":\"55. **^** Knorr, Eric (10 September 2001). [\\\"Upgrading your server: A look at the Itanium\\\"](https://www.zdnet.com/article/upgrading-your-server-a-look-at-the-itanium/). _[ZDNet](ZDNet \\\"ZDNet\\\")_.\",\"url\":\"https://www.zdnet.com/article/upgrading-your-server-a-look-at-the-itanium/\",\"favicon\":\"\"},{\"id\":\"56\",\"title\":\"_**a**_ _**b**_ De Gelas, Johan (November 9, 2005). [\\\"Itanium–Is there light at the end of the tunnel?\\\"](https://web.archive.org/web/20120503094946/http://www.anandtech.com/show/1854). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598) on May 3, 2012. Retrieved March 23, 2007.\",\"description\":\"56. ^ _**a**_ _**b**_ De Gelas, Johan (November 9, 2005). [\\\"Itanium–Is there light at the end of the tunnel?\\\"](https://web.archive.org/web/20120503094946/http://www.anandtech.com/show/1854). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598) on May 3, 2012. Retrieved March 23, 2007.\",\"url\":\"https://web.archive.org/web/20120503094946/http://www.anandtech.com/show/1854\",\"favicon\":\"\"},{\"id\":\"57\",\"title\":\"_**a**_ _**b**_ Takahashi, Dean (May 8, 2009). [\\\"Exit interview: Retiring Intel chairman Craig Barrett on the industry's unfinished business\\\"](https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/). _VentureBeat_. [Archived](https://web.archive.org/web/20180421095016/https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/) from the original on April 21, 2018. Retrieved May 17, 2009.\",\"description\":\"57. ^ _**a**_ _**b**_ Takahashi, Dean (May 8, 2009). [\\\"Exit interview: Retiring Intel chairman Craig Barrett on the industry's unfinished business\\\"](https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/). _VentureBeat_. [Archived](https://web.archive.org/web/20180421095016/https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/) from the original on April 21, 2018. Retrieved May 17, 2009.\",\"url\":\"https://venturebeat.com/2009/05/08/exit-interview-retiring-intel-chairman-craig-barrett-on-the-industrys-unfinished-business/\",\"favicon\":\"\"},{\"id\":\"58\",\"title\":\"** Nash, Kim S. (6 July 1998). [\\\"Behind the Merced Mystique\\\"](https://books.google.com/books?id=03nTlQZ61IgC\u0026pg=PT14). _[Computerworld](Computerworld \\\"Computerworld\\\")_.\",\"description\":\"58. **^** Nash, Kim S. (6 July 1998). [\\\"Behind the Merced Mystique\\\"](https://books.google.com/books?id=03nTlQZ61IgC\u0026pg=PT14). _[Computerworld](Computerworld \\\"Computerworld\\\")_.\",\"url\":\"https://books.google.com/books?id=03nTlQZ61IgC\u0026pg=PT14\",\"favicon\":\"\"},{\"id\":\"59\",\"title\":\"** Yu, Elleen (25 November 1998). [\\\"IA-64 to overtake RISC\\\"](https://web.archive.org/web/20230129171855/https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/). _ARN_. Archived from [the original](https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/) on 29 January 2023. Retrieved 16 August 2022.\",\"description\":\"59. **^** Yu, Elleen (25 November 1998). [\\\"IA-64 to overtake RISC\\\"](https://web.archive.org/web/20230129171855/https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/). _ARN_. Archived from [the original](https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/) on 29 January 2023. Retrieved 16 August 2022.\",\"url\":\"https://web.archive.org/web/20230129171855/https://www.arnnet.com.au/article/110877/ia-64_overtake_risc/\",\"favicon\":\"\"},{\"id\":\"60\",\"title\":\"_**a**_ _**b**_ _**c**_ [\\\"Itanium: A cautionary tale\\\"](https://www.zdnet.com/article/itanium-a-cautionary-tale/). _Tech News on ZDNet_. December 7, 2005. [Archived](https://web.archive.org/web/20200802000433/https://www.zdnet.com/article/itanium-a-cautionary-tale/) from the original on August 2, 2020. Retrieved January 1, 2019.\",\"description\":\"60. ^ _**a**_ _**b**_ _**c**_ [\\\"Itanium: A cautionary tale\\\"](https://www.zdnet.com/article/itanium-a-cautionary-tale/). _Tech News on ZDNet_. December 7, 2005. [Archived](https://web.archive.org/web/20200802000433/https://www.zdnet.com/article/itanium-a-cautionary-tale/) from the original on August 2, 2020. Retrieved January 1, 2019.\",\"url\":\"https://www.zdnet.com/article/itanium-a-cautionary-tale/\",\"favicon\":\"\"},{\"id\":\"61\",\"title\":\"** Vijayan, Jaikumar (September 1, 1999). [\\\"Solaris for IA-64 coming this fall\\\"](https://web.archive.org/web/20000115084746/http://www.computerworld.com/home/news.nsf/all/9909013sunsol). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Archived from [the original](http://www.computerworld.com/home/news.nsf/all/9909013sunsol) on January 15, 2000.\",\"description\":\"61. **^** Vijayan, Jaikumar (September 1, 1999). [\\\"Solaris for IA-64 coming this fall\\\"](https://web.archive.org/web/20000115084746/http://www.computerworld.com/home/news.nsf/all/9909013sunsol). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Archived from [the original](http://www.computerworld.com/home/news.nsf/all/9909013sunsol) on January 15, 2000.\",\"url\":\"https://web.archive.org/web/20000115084746/http://www.computerworld.com/home/news.nsf/all/9909013sunsol\",\"favicon\":\"\"},{\"id\":\"62\",\"title\":\"** Wolfe, Alexander (September 2, 1999). [\\\"Core-logic efforts under way for Merced\\\"](https://www.eetimes.com/core-logic-efforts-under-way-for-merced/). _[EE Times](EE_Times \\\"EE Times\\\")_. [Archived](https://web.archive.org/web/20191217201650/https://www.eetimes.com/core-logic-efforts-under-way-for-merced/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"description\":\"62. **^** Wolfe, Alexander (September 2, 1999). [\\\"Core-logic efforts under way for Merced\\\"](https://www.eetimes.com/core-logic-efforts-under-way-for-merced/). _[EE Times](EE_Times \\\"EE Times\\\")_. [Archived](https://web.archive.org/web/20191217201650/https://www.eetimes.com/core-logic-efforts-under-way-for-merced/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"url\":\"https://www.eetimes.com/core-logic-efforts-under-way-for-merced/\",\"favicon\":\"\"},{\"id\":\"63\",\"title\":\"** [\\\"Sun Introduces Solaris Developer Kit for Intel to Speed Development of Applications On Solaris; Award-winning Sun Tools Help ISVs Easily Develop for Solaris on Intel Today\\\"](https://web.archive.org/web/20160805145446/http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933). _Business Wire_. March 10, 1998. Archived from [the original](http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933) on August 5, 2016. Retrieved June 6, 2016. \\\"...developers can quickly develop applications today that will be compatible with and can easily be tuned for Solaris on Merced.\\\"\",\"description\":\"63. **^** [\\\"Sun Introduces Solaris Developer Kit for Intel to Speed Development of Applications On Solaris; Award-winning Sun Tools Help ISVs Easily Develop for Solaris on Intel Today\\\"](https://web.archive.org/web/20160805145446/http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933). _Business Wire_. March 10, 1998. Archived from [the original](http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933) on August 5, 2016. Retrieved June 6, 2016. \\\"...developers can quickly develop applications today that will be compatible with and can easily be tuned for Solaris on Merced.\\\"\",\"url\":\"https://web.archive.org/web/20160805145446/http://www.thefreelibrary.com/Sun+Introduces+Solaris+Developer+Kit+for+Intel+to+Speed+Development...-a020369933\",\"favicon\":\"\"},{\"id\":\"64\",\"title\":\"** Shankland, Stephen (September 17, 1999). [\\\"Next-generation chip passes key milestone\\\"](https://www.cnet.com/tech/tech-industry/next-generation-chip-passes-key-milestone/). [CNET News](CNET \\\"CNET\\\").\",\"description\":\"64. **^** Shankland, Stephen (September 17, 1999). [\\\"Next-generation chip passes key milestone\\\"](https://www.cnet.com/tech/tech-industry/next-generation-chip-passes-key-milestone/). [CNET News](CNET \\\"CNET\\\").\",\"url\":\"https://www.cnet.com/tech/tech-industry/next-generation-chip-passes-key-milestone/\",\"favicon\":\"\"},{\"id\":\"65\",\"title\":\"** Kanellos, Michael (October 4, 1999). [\\\"Intel names Merced chip Itanium\\\"](https://www.cnet.com/tech/tech-industry/intel-names-merced-chip-itanium/). _[CNET](CNET \\\"CNET\\\")_. Retrieved April 30, 2007.\",\"description\":\"65. **^** Kanellos, Michael (October 4, 1999). [\\\"Intel names Merced chip Itanium\\\"](https://www.cnet.com/tech/tech-industry/intel-names-merced-chip-itanium/). _[CNET](CNET \\\"CNET\\\")_. Retrieved April 30, 2007.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-names-merced-chip-itanium/\",\"favicon\":\"\"},{\"id\":\"66\",\"title\":\"** Finstad, Kraig (October 4, 1999). [\\\"Re:Itanium\\\"](https://groups.google.com/d/msg/comp.sys.mac.advocacy/UiOOaXF3-lI/f3nje9CHPx0J). [Newsgroup](Usenet_newsgroup \\\"Usenet newsgroup\\\"): [comp.sys.mac.advocacy](news:comp.sys.mac.advocacy). Retrieved May 20, 2020.\",\"description\":\"66. **^** Finstad, Kraig (October 4, 1999). [\\\"Re:Itanium\\\"](https://groups.google.com/d/msg/comp.sys.mac.advocacy/UiOOaXF3-lI/f3nje9CHPx0J). [Newsgroup](Usenet_newsgroup \\\"Usenet newsgroup\\\"): [comp.sys.mac.advocacy](news:comp.sys.mac.advocacy). Retrieved May 20, 2020.\",\"url\":\"https://groups.google.com/d/msg/comp.sys.mac.advocacy/UiOOaXF3-lI/f3nje9CHPx0J\",\"favicon\":\"\"},{\"id\":\"67\",\"title\":\"** Sherriff, Pete (October 28, 1999). [\\\"AMD vs Intel – our readers write\\\"](https://www.theregister.com/1999/10/28/amd_vs_intel_our_readers/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"67. **^** Sherriff, Pete (October 28, 1999). [\\\"AMD vs Intel – our readers write\\\"](https://www.theregister.com/1999/10/28/amd_vs_intel_our_readers/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"https://www.theregister.com/1999/10/28/amd_vs_intel_our_readers/\",\"favicon\":\"\"},{\"id\":\"68\",\"title\":\"** Berlind, David (November 30, 2001). [\\\"Interpreting McNealy's lexicon\\\"](https://www.zdnet.com/article/interpreting-mcnealys-lexicon/). _[ZDNet](ZDNet \\\"ZDNet\\\") Tech Update_. [Archived](https://web.archive.org/web/20190904215102/https://www.zdnet.com/article/interpreting-mcnealys-lexicon/) from the original on September 4, 2019. Retrieved March 19, 2007.\",\"description\":\"68. **^** Berlind, David (November 30, 2001). [\\\"Interpreting McNealy's lexicon\\\"](https://www.zdnet.com/article/interpreting-mcnealys-lexicon/). _[ZDNet](ZDNet \\\"ZDNet\\\") Tech Update_. [Archived](https://web.archive.org/web/20190904215102/https://www.zdnet.com/article/interpreting-mcnealys-lexicon/) from the original on September 4, 2019. Retrieved March 19, 2007.\",\"url\":\"https://www.zdnet.com/article/interpreting-mcnealys-lexicon/\",\"favicon\":\"\"},{\"id\":\"69\",\"title\":\"** Demerjian, Charlie (July 18, 2006). [\\\"Itanic shell game continues\\\"](https://web.archive.org/web/20160305085136/http://www.theinquirer.net/inquirer/news/1004260/itanic-shell-game-continues). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on March 5, 2016. Retrieved February 27, 2016.\",\"description\":\"69. **^** Demerjian, Charlie (July 18, 2006). [\\\"Itanic shell game continues\\\"](https://web.archive.org/web/20160305085136/http://www.theinquirer.net/inquirer/news/1004260/itanic-shell-game-continues). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on March 5, 2016. Retrieved February 27, 2016.\",\"url\":\"https://web.archive.org/web/20160305085136/http://www.theinquirer.net/inquirer/news/1004260/itanic-shell-game-continues\",\"favicon\":\"\"},{\"id\":\"70\",\"title\":\"** Morgenson, Gretchen (October 19, 2003). [\\\"Fawning Analysts Betray Investors\\\"](https://www.nytimes.com/2003/10/19/business/market-watch-fawning-analysts-betray-investors.html). _[The New York Times](The_New_York_Times \\\"The New York Times\\\")_. [Archived](https://web.archive.org/web/20121011211448/http://www.zdnet.com/news/interpreting-mcnealys-lexicon/296322) from the original on October 11, 2012. Retrieved January 1, 2019.\",\"description\":\"70. **^** Morgenson, Gretchen (October 19, 2003). [\\\"Fawning Analysts Betray Investors\\\"](https://www.nytimes.com/2003/10/19/business/market-watch-fawning-analysts-betray-investors.html). _[The New York Times](The_New_York_Times \\\"The New York Times\\\")_. [Archived](https://web.archive.org/web/20121011211448/http://www.zdnet.com/news/interpreting-mcnealys-lexicon/296322) from the original on October 11, 2012. Retrieved January 1, 2019.\",\"url\":\"https://www.nytimes.com/2003/10/19/business/market-watch-fawning-analysts-betray-investors.html\",\"favicon\":\"\"},{\"id\":\"71\",\"title\":\"** [\\\"Product Change Notification\\\"](https://web.archive.org/web/20040719063719/http://developer.intel.com/design/pcn/Processors/D0102840.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/pcn/Processors/D0102840.pdf) (PDF) on 2004-07-19.\",\"description\":\"71. **^** [\\\"Product Change Notification\\\"](https://web.archive.org/web/20040719063719/http://developer.intel.com/design/pcn/Processors/D0102840.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/pcn/Processors/D0102840.pdf) (PDF) on 2004-07-19.\",\"url\":\"https://web.archive.org/web/20040719063719/http://developer.intel.com/design/pcn/Processors/D0102840.pdf\",\"favicon\":\"\"},{\"id\":\"72\",\"title\":\"** Niccolai, James (IDG News Service) (29 May 2001). [\\\"Intel officially launches 64-bit Itanium chip\\\"](https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved 30 March 2022.\",\"description\":\"72. **^** Niccolai, James (IDG News Service) (29 May 2001). [\\\"Intel officially launches 64-bit Itanium chip\\\"](https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved 30 March 2022.\",\"url\":\"https://www.computerworld.com/article/2582076/intel-officially-launches-64-bit-itanium-chip.html\",\"favicon\":\"\"},{\"id\":\"73\",\"title\":\"** [\\\"Server makers tout Itanium models\\\"](https://www.zdnet.com/article/server-makers-tout-itanium-models-5000117490/). _[ZDNet](ZDNet \\\"ZDNet\\\")_. Retrieved 30 March 2022.\",\"description\":\"73. **^** [\\\"Server makers tout Itanium models\\\"](https://www.zdnet.com/article/server-makers-tout-itanium-models-5000117490/). _[ZDNet](ZDNet \\\"ZDNet\\\")_. Retrieved 30 March 2022.\",\"url\":\"https://www.zdnet.com/article/server-makers-tout-itanium-models-5000117490/\",\"favicon\":\"\"},{\"id\":\"74\",\"title\":\"** Linley Gwennap (June 4, 2001). [\\\"Itanium era dawns\\\"](https://www.eetimes.com/itanium-era-dawns/). _EE Times_. [Archived](https://web.archive.org/web/20191217201629/https://www.eetimes.com/itanium-era-dawns/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"description\":\"74. **^** Linley Gwennap (June 4, 2001). [\\\"Itanium era dawns\\\"](https://www.eetimes.com/itanium-era-dawns/). _EE Times_. [Archived](https://web.archive.org/web/20191217201629/https://www.eetimes.com/itanium-era-dawns/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"url\":\"https://www.eetimes.com/itanium-era-dawns/\",\"favicon\":\"\"},{\"id\":\"75\",\"title\":\"_**a**_ _**b**_ [\\\"Titan Cluster Itanium 800 MHz\\\"](https://web.archive.org/web/20060925041933/http://www.top500.org/system/ranking/5597). _[TOP500](TOP500 \\\"TOP500\\\") web site_. Archived from [the original](http://www.top500.org/system/ranking/5597) on September 25, 2006. Retrieved May 16, 2007.\",\"description\":\"75. ^ _**a**_ _**b**_ [\\\"Titan Cluster Itanium 800 MHz\\\"](https://web.archive.org/web/20060925041933/http://www.top500.org/system/ranking/5597). _[TOP500](TOP500 \\\"TOP500\\\") web site_. Archived from [the original](http://www.top500.org/system/ranking/5597) on September 25, 2006. Retrieved May 16, 2007.\",\"url\":\"https://web.archive.org/web/20060925041933/http://www.top500.org/system/ranking/5597\",\"favicon\":\"\"},{\"id\":\"76\",\"title\":\"** Michael Kanellos (December 11, 2001). [\\\"Itanium sales off to a slow start\\\"](https://www.cnet.com/tech/tech-industry/itanium-sales-off-to-a-slow-start/). _CNET News_. Retrieved July 4, 2023.\",\"description\":\"76. **^** Michael Kanellos (December 11, 2001). [\\\"Itanium sales off to a slow start\\\"](https://www.cnet.com/tech/tech-industry/itanium-sales-off-to-a-slow-start/). _CNET News_. Retrieved July 4, 2023.\",\"url\":\"https://www.cnet.com/tech/tech-industry/itanium-sales-off-to-a-slow-start/\",\"favicon\":\"\"},{\"id\":\"77\",\"title\":\"** [\\\"Product Change Notification\\\"](https://web.archive.org/web/20040719080318/http://developer.intel.com/design/pcn/Processors/D0103649.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/pcn/Processors/D0103649.pdf) (PDF) on 2004-07-19.\",\"description\":\"77. **^** [\\\"Product Change Notification\\\"](https://web.archive.org/web/20040719080318/http://developer.intel.com/design/pcn/Processors/D0103649.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/pcn/Processors/D0103649.pdf) (PDF) on 2004-07-19.\",\"url\":\"https://web.archive.org/web/20040719080318/http://developer.intel.com/design/pcn/Processors/D0103649.pdf\",\"favicon\":\"\"},{\"id\":\"78\",\"title\":\"** [\\\"Product Change Notification\\\"](https://web.archive.org/web/20060313054448/http://developer.intel.com/design/pcn/Processors/D0105835.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/pcn/Processors/D0105835.pdf) (PDF) on 2006-03-13.\",\"description\":\"78. **^** [\\\"Product Change Notification\\\"](https://web.archive.org/web/20060313054448/http://developer.intel.com/design/pcn/Processors/D0105835.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/pcn/Processors/D0105835.pdf) (PDF) on 2006-03-13.\",\"url\":\"https://web.archive.org/web/20060313054448/http://developer.intel.com/design/pcn/Processors/D0105835.pdf\",\"favicon\":\"\"},{\"id\":\"79\",\"title\":\"** [\\\"Product Change Notification\\\"](https://qdms.intel.com/dm/i.aspx/53B15559-69D6-4DD5-8379-0ABE33DCE8D4/PCN107564-00.pdf) (PDF). Intel.\",\"description\":\"79. **^** [\\\"Product Change Notification\\\"](https://qdms.intel.com/dm/i.aspx/53B15559-69D6-4DD5-8379-0ABE33DCE8D4/PCN107564-00.pdf) (PDF). Intel.\",\"url\":\"https://qdms.intel.com/dm/i.aspx/53B15559-69D6-4DD5-8379-0ABE33DCE8D4/PCN107564-00.pdf\",\"favicon\":\"\"},{\"id\":\"80\",\"title\":\"** McKinley: 16 April 2004[77]\",\"description\":\"80. **^** McKinley: 16 April 2004[77]\",\"url\":\"\",\"favicon\":\"\"},{\"id\":\"81\",\"title\":\"** Hammond, Gary; Naffziger, Sam. [\\\"Next Generation Itanium™ Processor Overview\\\"](https://web.archive.org/web/20030706123550/http://intel.com/design/itanium2/download/McK-IDF-2001.pdf) (PDF). Archived from [the original](http://intel.com/design/itanium2/download/McK-IDF-2001.pdf) (PDF) on 6 July 2003.\",\"description\":\"81. **^** Hammond, Gary; Naffziger, Sam. [\\\"Next Generation Itanium™ Processor Overview\\\"](https://web.archive.org/web/20030706123550/http://intel.com/design/itanium2/download/McK-IDF-2001.pdf) (PDF). Archived from [the original](http://intel.com/design/itanium2/download/McK-IDF-2001.pdf) (PDF) on 6 July 2003.\",\"url\":\"https://web.archive.org/web/20030706123550/http://intel.com/design/itanium2/download/McK-IDF-2001.pdf\",\"favicon\":\"\"},{\"id\":\"82\",\"title\":\"** Naffzinger, Samuel D.; Colon-Bonet, Glenn T.; Fischer, Timothy; Riedlinger, Reid; Sullivan, Thomas J.; Grutkowski, Tom (November 2002). [\\\"The implementation of the Itanium 2 microprocessor\\\"](https://web.archive.org/web/20030322045555/http://cpus.hp.com/technical_references/jssc_naffziger.pdf) (PDF). _[IEEE Journal of Solid-State Circuits](IEEE_Journal_of_Solid-State_Circuits \\\"IEEE Journal of Solid-State Circuits\\\")_. **37** (11): 1448–1460\\\\. [Bibcode](Bibcode_\\\\(identifier\\\\) \\\"Bibcode \\\\(identifier\\\\)\\\"):[2002IJSSC..37.1448N](https://ui.adsabs.harvard.edu/abs/2002IJSSC..37.1448N). [doi](Doi_\\\\(identifier\\\\) \\\"Doi \\\\(identifier\\\\)\\\"):[10.1109/JSSC.2002.803943](https://doi.org/10.1109%2FJSSC.2002.803943). Archived from [the original](http://cpus.hp.com/technical_references/jssc_naffziger.pdf) (PDF) on 2003-03-22.\",\"description\":\"82. **^** Naffzinger, Samuel D.; Colon-Bonet, Glenn T.; Fischer, Timothy; Riedlinger, Reid; Sullivan, Thomas J.; Grutkowski, Tom (November 2002). [\\\"The implementation of the Itanium 2 microprocessor\\\"](https://web.archive.org/web/20030322045555/http://cpus.hp.com/technical_references/jssc_naffziger.pdf) (PDF). _[IEEE Journal of Solid-State Circuits](IEEE_Journal_of_Solid-State_Circuits \\\"IEEE Journal of Solid-State Circuits\\\")_. **37** (11): 1448–1460\\\\. [Bibcode](Bibcode_\\\\(identifier\\\\) \\\"Bibcode \\\\(identifier\\\\)\\\"):[2002IJSSC..37.1448N](https://ui.adsabs.harvard.edu/abs/2002IJSSC..37.1448N). [doi](Doi_\\\\(identifier\\\\) \\\"Doi \\\\(identifier\\\\)\\\"):[10.1109/JSSC.2002.803943](https://doi.org/10.1109%2FJSSC.2002.803943). Archived from [the original](http://cpus.hp.com/technical_references/jssc_naffziger.pdf) (PDF) on 2003-03-22.\",\"url\":\"https://web.archive.org/web/20030322045555/http://cpus.hp.com/technical_references/jssc_naffziger.pdf\",\"favicon\":\"\"},{\"id\":\"83\",\"title\":\"** Soltis, Don; Gibson, Mark. [\\\"Itanium® 2 Processor Microarchitecture Overview\\\"](https://web.archive.org/web/20050531030015/http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf) (PDF). _[Hot Chips](Hot_Chips \\\"Hot Chips\\\")_. Archived from [the original](http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf) (PDF) on 31 May 2005.\",\"description\":\"83. **^** Soltis, Don; Gibson, Mark. [\\\"Itanium® 2 Processor Microarchitecture Overview\\\"](https://web.archive.org/web/20050531030015/http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf) (PDF). _[Hot Chips](Hot_Chips \\\"Hot Chips\\\")_. Archived from [the original](http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf) (PDF) on 31 May 2005.\",\"url\":\"https://web.archive.org/web/20050531030015/http://www.hotchips.org/archives/hc14/2_Mon/03_soltis.pdf\",\"favicon\":\"\"},{\"id\":\"84\",\"title\":\"** Naffziger, Samuel; Hammond, Gary. [\\\"The Implementation of the Next-Generation 64b Itanium Microprocessor\\\"](https://web.archive.org/web/20041029174655/http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf) (PDF). Archived from [the original](http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf) (PDF) on 29 October 2004.\",\"description\":\"84. **^** Naffziger, Samuel; Hammond, Gary. [\\\"The Implementation of the Next-Generation 64b Itanium Microprocessor\\\"](https://web.archive.org/web/20041029174655/http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf) (PDF). Archived from [the original](http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf) (PDF) on 29 October 2004.\",\"url\":\"https://web.archive.org/web/20041029174655/http://www.imec.be/elela/HD03/examens/2003/D20_6.pdf\",\"favicon\":\"\"},{\"id\":\"85\",\"title\":\"** Krazit, Tom (12 May 2003). [\\\"Intel details Itanium 2 bug\\\"](https://www.computerworld.com/article/2570015/intel-details-itanium-2-bug.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved 30 March 2022.\",\"description\":\"85. **^** Krazit, Tom (12 May 2003). [\\\"Intel details Itanium 2 bug\\\"](https://www.computerworld.com/article/2570015/intel-details-itanium-2-bug.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved 30 March 2022.\",\"url\":\"https://www.computerworld.com/article/2570015/intel-details-itanium-2-bug.html\",\"favicon\":\"\"},{\"id\":\"86\",\"title\":\"** [\\\"Itanium Solutions Alliance\\\"](https://web.archive.org/web/20080908015727/http://www.itaniumsolutionsalliance.org/). _ISA web site_. Archived from the original on September 8, 2008. Retrieved May 16, 2007.\",\"description\":\"86. **^** [\\\"Itanium Solutions Alliance\\\"](https://web.archive.org/web/20080908015727/http://www.itaniumsolutionsalliance.org/). _ISA web site_. Archived from the original on September 8, 2008. Retrieved May 16, 2007.\",\"url\":\"https://web.archive.org/web/20080908015727/http://www.itaniumsolutionsalliance.org/\",\"favicon\":\"\"},{\"id\":\"87\",\"title\":\"** Scott, Bilepo (January 26, 2006). [\\\"Computing Leaders Announce Strategy for New Era of Mission Critical Computing\\\"](https://web.archive.org/web/20120111011444/http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html). _Itanium Solutions Alliance Press Release_. Archived from [the original](http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html) on January 11, 2012. Retrieved October 16, 2008.\",\"description\":\"87. **^** Scott, Bilepo (January 26, 2006). [\\\"Computing Leaders Announce Strategy for New Era of Mission Critical Computing\\\"](https://web.archive.org/web/20120111011444/http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html). _Itanium Solutions Alliance Press Release_. Archived from [the original](http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html) on January 11, 2012. Retrieved October 16, 2008.\",\"url\":\"https://web.archive.org/web/20120111011444/http://www.ednasia.com/article-12139-computingleadersannouncestrategyforneweraofmissioncriticalcomputing-Asia.html\",\"favicon\":\"\"},{\"id\":\"88\",\"title\":\"** [\\\"Intel server processors to be discontinued in 2012\\\"](https://www.cpu-world.com/news_2011/2011021601_Intel_server_processors_to_be_discontinued_in_2012.html). _CPU-World_. Retrieved 28 April 2022.\",\"description\":\"88. **^** [\\\"Intel server processors to be discontinued in 2012\\\"](https://www.cpu-world.com/news_2011/2011021601_Intel_server_processors_to_be_discontinued_in_2012.html). _CPU-World_. Retrieved 28 April 2022.\",\"url\":\"https://www.cpu-world.com/news_2011/2011021601_Intel_server_processors_to_be_discontinued_in_2012.html\",\"favicon\":\"\"},{\"id\":\"89\",\"title\":\"** Kanellos, Michael. [\\\"Intel accelerates Itanium schedule\\\"](https://www.cnet.com/tech/tech-industry/intel-accelerates-itanium-schedule/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 3 April 2022.\",\"description\":\"89. **^** Kanellos, Michael. [\\\"Intel accelerates Itanium schedule\\\"](https://www.cnet.com/tech/tech-industry/intel-accelerates-itanium-schedule/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 3 April 2022.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-accelerates-itanium-schedule/\",\"favicon\":\"\"},{\"id\":\"90\",\"title\":\"_**a**_ _**b**_ Shankland, Stephen; Kanellos, Michael (9 July 2003). [\\\"Intel's summer of servers\\\"](https://www.theglobeandmail.com/technology/intels-summer-of-servers/article1163609/). _[The Globe and Mail](The_Globe_and_Mail \\\"The Globe and Mail\\\")_. Retrieved 27 April 2022.\",\"description\":\"90. ^ _**a**_ _**b**_ Shankland, Stephen; Kanellos, Michael (9 July 2003). [\\\"Intel's summer of servers\\\"](https://www.theglobeandmail.com/technology/intels-summer-of-servers/article1163609/). _[The Globe and Mail](The_Globe_and_Mail \\\"The Globe and Mail\\\")_. Retrieved 27 April 2022.\",\"url\":\"https://www.theglobeandmail.com/technology/intels-summer-of-servers/article1163609/\",\"favicon\":\"\"},{\"id\":\"91\",\"title\":\"_**a**_ _**b**_ Kanellos, Michael. [\\\"Intel fills in more details on Itanium family\\\"](https://www.cnet.com/tech/tech-industry/intel-fills-in-more-details-on-itanium-family/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 3 April 2022.\",\"description\":\"91. ^ _**a**_ _**b**_ Kanellos, Michael. [\\\"Intel fills in more details on Itanium family\\\"](https://www.cnet.com/tech/tech-industry/intel-fills-in-more-details-on-itanium-family/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 3 April 2022.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-fills-in-more-details-on-itanium-family/\",\"favicon\":\"\"},{\"id\":\"92\",\"title\":\"** Wilson, Derek. [\\\"Intel Developer Forum Fall 2004: Day 1 Keynote\\\"](https://web.archive.org/web/20210917112245/https://www.anandtech.com/show/1465/3). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/1465/3) on September 17, 2021. Retrieved 28 April 2022.\",\"description\":\"92. **^** Wilson, Derek. [\\\"Intel Developer Forum Fall 2004: Day 1 Keynote\\\"](https://web.archive.org/web/20210917112245/https://www.anandtech.com/show/1465/3). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/1465/3) on September 17, 2021. Retrieved 28 April 2022.\",\"url\":\"https://web.archive.org/web/20210917112245/https://www.anandtech.com/show/1465/3\",\"favicon\":\"\"},{\"id\":\"93\",\"title\":\"** Shankland, Stephen. [\\\"Intel pushes back Itanium chips, revamps Xeon\\\"](https://www.cnet.com/tech/tech-industry/intel-pushes-back-itanium-chips-revamps-xeon/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 3 April 2022.\",\"description\":\"93. **^** Shankland, Stephen. [\\\"Intel pushes back Itanium chips, revamps Xeon\\\"](https://www.cnet.com/tech/tech-industry/intel-pushes-back-itanium-chips-revamps-xeon/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 3 April 2022.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-pushes-back-itanium-chips-revamps-xeon/\",\"favicon\":\"\"},{\"id\":\"94\",\"title\":\"_**a**_ _**b**_ Niccolai, James (May 20, 2008). [\\\"'Tukwila' Itanium servers due early next year, Intel says\\\"](https://www.computerworld.com/article/2536018/-tukwila--itanium-servers-due-early-next-year--intel-says.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved September 26, 2022.\",\"description\":\"94. ^ _**a**_ _**b**_ Niccolai, James (May 20, 2008). [\\\"'Tukwila' Itanium servers due early next year, Intel says\\\"](https://www.computerworld.com/article/2536018/-tukwila--itanium-servers-due-early-next-year--intel-says.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved September 26, 2022.\",\"url\":\"https://www.computerworld.com/article/2536018/-tukwila--itanium-servers-due-early-next-year--intel-says.html\",\"favicon\":\"\"},{\"id\":\"95\",\"title\":\"** Gonsalves, Antone (November 1, 2007). [\\\"Intel Unveils Seven Itanium Processors\\\"](https://web.archive.org/web/20120310003352/http://www.informationweek.com/). _[InformationWeek](InformationWeek \\\"InformationWeek\\\")_. Archived from [the original](http://www.informationweek.com/story/showArticle.jhtml?articleID=202800983) on March 10, 2012. Retrieved November 6, 2007.\",\"description\":\"95. **^** Gonsalves, Antone (November 1, 2007). [\\\"Intel Unveils Seven Itanium Processors\\\"](https://web.archive.org/web/20120310003352/http://www.informationweek.com/). _[InformationWeek](InformationWeek \\\"InformationWeek\\\")_. Archived from [the original](http://www.informationweek.com/story/showArticle.jhtml?articleID=202800983) on March 10, 2012. Retrieved November 6, 2007.\",\"url\":\"https://web.archive.org/web/20120310003352/http://www.informationweek.com/\",\"favicon\":\"\"},{\"id\":\"96\",\"title\":\"_**a**_ _**b**_ [\\\"Intel Shares Findings, Platform Plans To Better Guide Businesses Through 'Transformation'\\\"](https://www.intel.com/pressroom/archive/releases/2004/20040907corp_a.htm). Intel.\",\"description\":\"96. ^ _**a**_ _**b**_ [\\\"Intel Shares Findings, Platform Plans To Better Guide Businesses Through 'Transformation'\\\"](https://www.intel.com/pressroom/archive/releases/2004/20040907corp_a.htm). Intel.\",\"url\":\"https://www.intel.com/pressroom/archive/releases/2004/20040907corp_a.htm\",\"favicon\":\"\"},{\"id\":\"97\",\"title\":\"** [\\\"Intel Strengthens Investment In Intel® Itanium® Architecture With Hiring Of HP Design Team\\\"](https://www.intel.com/pressroom/archive/releases/2004/20041216comp.htm).\",\"description\":\"97. **^** [\\\"Intel Strengthens Investment In Intel® Itanium® Architecture With Hiring Of HP Design Team\\\"](https://www.intel.com/pressroom/archive/releases/2004/20041216comp.htm).\",\"url\":\"https://www.intel.com/pressroom/archive/releases/2004/20041216comp.htm\",\"favicon\":\"\"},{\"id\":\"98\",\"title\":\"** Shilov, Anton. [\\\"Intel to Discontinue Itanium 9700 'Kittson' Processor, the Last of the Itaniums\\\"](https://web.archive.org/web/20190201050122/https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums) on February 1, 2019. Retrieved 28 April 2022.\",\"description\":\"98. **^** Shilov, Anton. [\\\"Intel to Discontinue Itanium 9700 'Kittson' Processor, the Last of the Itaniums\\\"](https://web.archive.org/web/20190201050122/https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums) on February 1, 2019. Retrieved 28 April 2022.\",\"url\":\"https://web.archive.org/web/20190201050122/https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums\",\"favicon\":\"\"},{\"id\":\"99\",\"title\":\"** Kanellos, Michael. [\\\"Intel changes code name of future Itanium\\\"](https://www.cnet.com/tech/tech-industry/intel-changes-code-name-of-future-itanium/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 4 July 2023.\",\"description\":\"99. **^** Kanellos, Michael. [\\\"Intel changes code name of future Itanium\\\"](https://www.cnet.com/tech/tech-industry/intel-changes-code-name-of-future-itanium/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 4 July 2023.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-changes-code-name-of-future-itanium/\",\"favicon\":\"\"},{\"id\":\"100\",\"title\":\"** McMillan, Robert (18 December 2003). [\\\"Trademark flap prompts Intel to rename Tanglewood\\\"](https://www.infoworld.com/article/2678103/trademark-flap-prompts-intel-to-rename-tanglewood.html). _[InfoWorld](InfoWorld \\\"InfoWorld\\\")_. Retrieved 31 March 2022.\",\"description\":\"100. **^** McMillan, Robert (18 December 2003). [\\\"Trademark flap prompts Intel to rename Tanglewood\\\"](https://www.infoworld.com/article/2678103/trademark-flap-prompts-intel-to-rename-tanglewood.html). _[InfoWorld](InfoWorld \\\"InfoWorld\\\")_. Retrieved 31 March 2022.\",\"url\":\"https://www.infoworld.com/article/2678103/trademark-flap-prompts-intel-to-rename-tanglewood.html\",\"favicon\":\"\"},{\"id\":\"101\",\"title\":\"** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\"). [\\\"Tanglewood to run 10x faster than Madison\\\"](https://www.theregister.com/2003/05/01/tanglewood_to_run_10x_faster1/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved 27 April 2022.\",\"description\":\"101. **^** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\"). [\\\"Tanglewood to run 10x faster than Madison\\\"](https://www.theregister.com/2003/05/01/tanglewood_to_run_10x_faster1/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved 27 April 2022.\",\"url\":\"Ashlee_Vance \\\"Ashlee Vance\\\"\",\"favicon\":\"\"},{\"id\":\"102\",\"title\":\"** McMillan, Robert (17 September 2003). [\\\"FALL IDF: Intel readies 8-core, 16-core Itanium 2\\\"](https://www.infoworld.com/article/2676169/fall-idf--intel-readies-8-core--16-core-itanium-2.html). _[InfoWorld](InfoWorld \\\"InfoWorld\\\")_. Retrieved 31 March 2022.\",\"description\":\"102. **^** McMillan, Robert (17 September 2003). [\\\"FALL IDF: Intel readies 8-core, 16-core Itanium 2\\\"](https://www.infoworld.com/article/2676169/fall-idf--intel-readies-8-core--16-core-itanium-2.html). _[InfoWorld](InfoWorld \\\"InfoWorld\\\")_. Retrieved 31 March 2022.\",\"url\":\"https://www.infoworld.com/article/2676169/fall-idf--intel-readies-8-core--16-core-itanium-2.html\",\"favicon\":\"\"},{\"id\":\"103\",\"title\":\"** Shankland, Stephen. [\\\"'Tanglewood' to top Intel chip show\\\"](https://www.cnet.com/tech/tech-industry/tanglewood-to-top-intel-chip-show/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 31 March 2022.\",\"description\":\"103. **^** Shankland, Stephen. [\\\"'Tanglewood' to top Intel chip show\\\"](https://www.cnet.com/tech/tech-industry/tanglewood-to-top-intel-chip-show/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 31 March 2022.\",\"url\":\"https://www.cnet.com/tech/tech-industry/tanglewood-to-top-intel-chip-show/\",\"favicon\":\"\"},{\"id\":\"104\",\"title\":\"** McMillan, Robert. [\\\"Itanium 2 Montecito to be multithreaded\\\"](https://www.computerweekly.com/news/2240053525/Itanium-2-Montecito-to-be-multithreaded). _[Computer Weekly](Computer_Weekly \\\"Computer Weekly\\\")_. Retrieved 31 March 2022.\",\"description\":\"104. **^** McMillan, Robert. [\\\"Itanium 2 Montecito to be multithreaded\\\"](https://www.computerweekly.com/news/2240053525/Itanium-2-Montecito-to-be-multithreaded). _[Computer Weekly](Computer_Weekly \\\"Computer Weekly\\\")_. Retrieved 31 March 2022.\",\"url\":\"https://www.computerweekly.com/news/2240053525/Itanium-2-Montecito-to-be-multithreaded\",\"favicon\":\"\"},{\"id\":\"105\",\"title\":\"** [\\\"Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing\\\"](https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm). Intel.\",\"description\":\"105. **^** [\\\"Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing\\\"](https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm). Intel.\",\"url\":\"https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm\",\"favicon\":\"\"},{\"id\":\"106\",\"title\":\"** Shankland, Stephen. [\\\"Intel to spotlight new Itanium: 'Poulson'\\\"](https://www.cnet.com/tech/tech-industry/intel-to-spotlight-new-itanium-poulson/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 31 March 2022.\",\"description\":\"106. **^** Shankland, Stephen. [\\\"Intel to spotlight new Itanium: 'Poulson'\\\"](https://www.cnet.com/tech/tech-industry/intel-to-spotlight-new-itanium-poulson/). _[CNET](CNET \\\"CNET\\\")_. Retrieved 31 March 2022.\",\"url\":\"https://www.cnet.com/tech/tech-industry/intel-to-spotlight-new-itanium-poulson/\",\"favicon\":\"\"},{\"id\":\"107\",\"title\":\"** Merritt, Rick (March 2, 2005). [\\\"Intel preps HyperTransport competitor for Xeon, Itanium CPUs\\\"](https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/). _EE Times_. [Archived](https://web.archive.org/web/20191217201715/https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"description\":\"107. **^** Merritt, Rick (March 2, 2005). [\\\"Intel preps HyperTransport competitor for Xeon, Itanium CPUs\\\"](https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/). _EE Times_. [Archived](https://web.archive.org/web/20191217201715/https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"url\":\"https://www.eetimes.com/intel-preps-hypertransport-competitor-for-xeon-itanium-cpus/\",\"favicon\":\"\"},{\"id\":\"108\",\"title\":\"** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\"). [\\\"Intel's Xeon chip kill is result of chaos in India\\\"](https://www.theregister.com/2005/10/28/intel_whitefield_india/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved 28 April 2022.\",\"description\":\"108. **^** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\"). [\\\"Intel's Xeon chip kill is result of chaos in India\\\"](https://www.theregister.com/2005/10/28/intel_whitefield_india/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved 28 April 2022.\",\"url\":\"Ashlee_Vance \\\"Ashlee Vance\\\"\",\"favicon\":\"\"},{\"id\":\"109\",\"title\":\"** Shankland, Stephen (October 24, 2005). [\\\"Intel pushes back Itanium chips, revamps Xeon\\\"](https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/). _[ZDNet](ZDNet \\\"ZDNet\\\") News_. [Archived](https://web.archive.org/web/20200802000438/https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/) from the original on August 2, 2020. Retrieved January 1, 2019.\",\"description\":\"109. **^** Shankland, Stephen (October 24, 2005). [\\\"Intel pushes back Itanium chips, revamps Xeon\\\"](https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/). _[ZDNet](ZDNet \\\"ZDNet\\\") News_. [Archived](https://web.archive.org/web/20200802000438/https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/) from the original on August 2, 2020. Retrieved January 1, 2019.\",\"url\":\"https://www.zdnet.com/article/intel-pushes-back-itanium-chips-revamps-xeon/\",\"favicon\":\"\"},{\"id\":\"110\",\"title\":\"** Demerjian, Charlie (May 21, 2009). [\\\"Tukwila delayed until 2010\\\"](https://web.archive.org/web/20090523101543/http://www.theinquirer.net/inquirer/news/1137434/tukwila-delayed-2010). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on May 23, 2009. Retrieved May 21, 2009.\",\"description\":\"110. **^** Demerjian, Charlie (May 21, 2009). [\\\"Tukwila delayed until 2010\\\"](https://web.archive.org/web/20090523101543/http://www.theinquirer.net/inquirer/news/1137434/tukwila-delayed-2010). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on May 23, 2009. Retrieved May 21, 2009.\",\"url\":\"https://web.archive.org/web/20090523101543/http://www.theinquirer.net/inquirer/news/1137434/tukwila-delayed-2010\",\"favicon\":\"\"},{\"id\":\"111\",\"title\":\"** Burt, Jeff (February 8, 2010). [\\\"New Intel Itanium Offers Greater Performance, Memory Capacity\\\"](https://www.eweek.com/networking/new-intel-itanium-offers-greater-performance-memory-capacity/). _[eWeek](EWeek \\\"EWeek\\\")_.\",\"description\":\"111. **^** Burt, Jeff (February 8, 2010). [\\\"New Intel Itanium Offers Greater Performance, Memory Capacity\\\"](https://www.eweek.com/networking/new-intel-itanium-offers-greater-performance-memory-capacity/). _[eWeek](EWeek \\\"EWeek\\\")_.\",\"url\":\"https://www.eweek.com/networking/new-intel-itanium-offers-greater-performance-memory-capacity/\",\"favicon\":\"\"},{\"id\":\"112\",\"title\":\"_**a**_ _**b**_ Tan, Aaron (June 15, 2007). [\\\"Intel updates Itanium line with 'Kittson'\\\"](https://www.zdnet.com/article/intel-updates-itanium-line-with-kittson/). _[ZDNet](ZDNet \\\"ZDNet\\\")_. Retrieved June 15, 2007.\",\"description\":\"112. ^ _**a**_ _**b**_ Tan, Aaron (June 15, 2007). [\\\"Intel updates Itanium line with 'Kittson'\\\"](https://www.zdnet.com/article/intel-updates-itanium-line-with-kittson/). _[ZDNet](ZDNet \\\"ZDNet\\\")_. Retrieved June 15, 2007.\",\"url\":\"https://www.zdnet.com/article/intel-updates-itanium-line-with-kittson/\",\"favicon\":\"\"},{\"id\":\"113\",\"title\":\"** Stokes, Jon (February 5, 2009). [\\\"Intel delays quad Itanium to boost platform memory capacity\\\"](https://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars). _ars technica_. [Archived](https://web.archive.org/web/20120122093011/http://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars) from the original on January 22, 2012. Retrieved February 5, 2009.\",\"description\":\"113. **^** Stokes, Jon (February 5, 2009). [\\\"Intel delays quad Itanium to boost platform memory capacity\\\"](https://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars). _ars technica_. [Archived](https://web.archive.org/web/20120122093011/http://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars) from the original on January 22, 2012. Retrieved February 5, 2009.\",\"url\":\"https://arstechnica.com/business/news/2009/02/intel-delays-quad-itanium-to-boost-platform-memory-capacity.ars\",\"favicon\":\"\"},{\"id\":\"114\",\"title\":\"** Ng, Jansen (February 10, 2009). [\\\"Intel Aims for Efficiency With New Server Roadmap\\\"](https://web.archive.org/web/20090213150005/http://www.dailytech.com/intel+aims+for+efficiency+with+new+server+roadmap/article14224.htm). _[DailyTech](DailyTech \\\"DailyTech\\\")_. Archived from [the original](http://www.dailytech.com/Intel+Aims+for+Efficiency+With+New+Server+Roadmap/article14224.htm) on February 13, 2009. Retrieved February 10, 2009.\",\"description\":\"114. **^** Ng, Jansen (February 10, 2009). [\\\"Intel Aims for Efficiency With New Server Roadmap\\\"](https://web.archive.org/web/20090213150005/http://www.dailytech.com/intel+aims+for+efficiency+with+new+server+roadmap/article14224.htm). _[DailyTech](DailyTech \\\"DailyTech\\\")_. Archived from [the original](http://www.dailytech.com/Intel+Aims+for+Efficiency+With+New+Server+Roadmap/article14224.htm) on February 13, 2009. Retrieved February 10, 2009.\",\"url\":\"https://web.archive.org/web/20090213150005/http://www.dailytech.com/intel+aims+for+efficiency+with+new+server+roadmap/article14224.htm\",\"favicon\":\"\"},{\"id\":\"115\",\"title\":\"** [\\\"HP Paid Intel $690 Million to Keep Itanium Alive - Court Findings\\\"](https://web.archive.org/web/20160304054256/http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html). Archived from [the original](http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html) on March 4, 2016.\",\"description\":\"115. **^** [\\\"HP Paid Intel $690 Million to Keep Itanium Alive - Court Findings\\\"](https://web.archive.org/web/20160304054256/http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html). Archived from [the original](http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html) on March 4, 2016.\",\"url\":\"https://web.archive.org/web/20160304054256/http://www.xbitlabs.com/news/cpu/display/20120201201109_HP_Paid_Intel_690_Million_to_Keep_Itanium_Alive_Court_Findings.html\",\"favicon\":\"\"},{\"id\":\"116\",\"title\":\"** Robert McMillan (February 1, 2012). [\\\"HP Paid Intel $690 Million To Keep Itanium On Life Support\\\"](https://www.wired.com/wiredenterprise/2012/02/hp-itanium/). _[Wired](Wired_\\\\(magazine\\\\) \\\"Wired \\\\(magazine\\\\)\\\")_. [Archived](https://web.archive.org/web/20140306014953/http://www.wired.com/wiredenterprise/2012/02/hp-itanium/) from the original on March 6, 2014. Retrieved March 7, 2017.\",\"description\":\"116. **^** Robert McMillan (February 1, 2012). [\\\"HP Paid Intel $690 Million To Keep Itanium On Life Support\\\"](https://www.wired.com/wiredenterprise/2012/02/hp-itanium/). _[Wired](Wired_\\\\(magazine\\\\) \\\"Wired \\\\(magazine\\\\)\\\")_. [Archived](https://web.archive.org/web/20140306014953/http://www.wired.com/wiredenterprise/2012/02/hp-itanium/) from the original on March 6, 2014. Retrieved March 7, 2017.\",\"url\":\"https://www.wired.com/wiredenterprise/2012/02/hp-itanium/\",\"favicon\":\"\"},{\"id\":\"117\",\"title\":\"** [\\\"Intel Platforms, Technologies To Drive Enterprise Advances\\\"](https://www.intel.com/pressroom/archive/releases/2005/20050301corp_a.htm). Intel. Retrieved 31 March 2022.\",\"description\":\"117. **^** [\\\"Intel Platforms, Technologies To Drive Enterprise Advances\\\"](https://www.intel.com/pressroom/archive/releases/2005/20050301corp_a.htm). Intel. Retrieved 31 March 2022.\",\"url\":\"https://www.intel.com/pressroom/archive/releases/2005/20050301corp_a.htm\",\"favicon\":\"\"},{\"id\":\"118\",\"title\":\"_**a**_ _**b**_ Boslet, Mark (15 June 2007). [\\\"Intel to employ advanced technology on server chips\\\"](https://www.mercurynews.com/2007/06/14/intel-to-employ-advanced-technology-on-server-chips/). _[The Mercury News](The_Mercury_News \\\"The Mercury News\\\")_. Retrieved 26 February 2022.\",\"description\":\"118. ^ _**a**_ _**b**_ Boslet, Mark (15 June 2007). [\\\"Intel to employ advanced technology on server chips\\\"](https://www.mercurynews.com/2007/06/14/intel-to-employ-advanced-technology-on-server-chips/). _[The Mercury News](The_Mercury_News \\\"The Mercury News\\\")_. Retrieved 26 February 2022.\",\"url\":\"https://www.mercurynews.com/2007/06/14/intel-to-employ-advanced-technology-on-server-chips/\",\"favicon\":\"\"},{\"id\":\"119\",\"title\":\"_**a**_ _**b**_ Riedlinger, Reid J.; Bhatia, Rohit; Biro, Larry; Bowhill, Bill; Fetzer, Eric; Gronowski, Paul; Grutkowski, Tom (February 24, 2011). \\\"A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers\\\". _2011 IEEE International Solid-State Circuits Conference_. 2011 IEEE International Solid-State Circuits Conference. pp. 84–86\\\\. [doi](Doi_\\\\(identifier\\\\) \\\"Doi \\\\(identifier\\\\)\\\"):[10.1109/ISSCC.2011.5746230](https://doi.org/10.1109%2FISSCC.2011.5746230). [ISBN](ISBN_\\\\(identifier\\\\) \\\"ISBN \\\\(identifier\\\\)\\\") 978-1-61284-303-2.\",\"description\":\"119. ^ _**a**_ _**b**_ Riedlinger, Reid J.; Bhatia, Rohit; Biro, Larry; Bowhill, Bill; Fetzer, Eric; Gronowski, Paul; Grutkowski, Tom (February 24, 2011). \\\"A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers\\\". _2011 IEEE International Solid-State Circuits Conference_. 2011 IEEE International Solid-State Circuits Conference. pp. 84–86\\\\. [doi](Doi_\\\\(identifier\\\\) \\\"Doi \\\\(identifier\\\\)\\\"):[10.1109/ISSCC.2011.5746230](https://doi.org/10.1109%2FISSCC.2011.5746230). [ISBN](ISBN_\\\\(identifier\\\\) \\\"ISBN \\\\(identifier\\\\)\\\") 978-1-61284-303-2.\",\"url\":\"Doi_\\\\(identifier\\\\\",\"favicon\":\"\"},{\"id\":\"120\",\"title\":\"** [\\\"ISSCC 2011\\\"](https://web.archive.org/web/20171201034615/http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf) (PDF). Archived from [the original](http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf) (PDF) on December 1, 2017. Retrieved November 17, 2017.\",\"description\":\"120. **^** [\\\"ISSCC 2011\\\"](https://web.archive.org/web/20171201034615/http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf) (PDF). Archived from [the original](http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf) (PDF) on December 1, 2017. Retrieved November 17, 2017.\",\"url\":\"https://web.archive.org/web/20171201034615/http://isscc.org/wp-content/uploads/sites/10/2017/05/ISSCC2011_AdvanceProgram.pdf\",\"favicon\":\"\"},{\"id\":\"121\",\"title\":\"** Kanter, David (November 17, 2010). [\\\"New Itanium Microarchitecture at ISSCC 2011\\\"](https://www.realworldtech.com/poulson-preview/). _Real World Tech_. Retrieved July 4, 2023.\",\"description\":\"121. **^** Kanter, David (November 17, 2010). [\\\"New Itanium Microarchitecture at ISSCC 2011\\\"](https://www.realworldtech.com/poulson-preview/). _Real World Tech_. Retrieved July 4, 2023.\",\"url\":\"https://www.realworldtech.com/poulson-preview/\",\"favicon\":\"\"},{\"id\":\"122\",\"title\":\"** [\\\"Itanium Poulson Update — Greater Parallelism, New Instruction Replay \u0026 More: Catch the details from Hotchips!\\\"](https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/). August 19, 2011. [Archived](https://web.archive.org/web/20180627144340/https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/) from the original on June 27, 2018. Retrieved November 17, 2017.\",\"description\":\"122. **^** [\\\"Itanium Poulson Update — Greater Parallelism, New Instruction Replay \u0026 More: Catch the details from Hotchips!\\\"](https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/). August 19, 2011. [Archived](https://web.archive.org/web/20180627144340/https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/) from the original on June 27, 2018. Retrieved November 17, 2017.\",\"url\":\"https://itpeernetwork.intel.com/itanium-poulson-update-greater-parallelism-new-instruction-replay-more-catch-the-details-from-hotchips/\",\"favicon\":\"\"},{\"id\":\"123\",\"title\":\"** [\\\"Intel Itanium Hotchips 2011 Overview\\\"](https://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips). 18 August 2011. [Archived](https://web.archive.org/web/20120214131459/http://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips) from the original on 14 February 2012. Retrieved January 23, 2012.\",\"description\":\"123. **^** [\\\"Intel Itanium Hotchips 2011 Overview\\\"](https://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips). 18 August 2011. [Archived](https://web.archive.org/web/20120214131459/http://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips) from the original on 14 February 2012. Retrieved January 23, 2012.\",\"url\":\"https://www.slideshare.net/PaulineNist/intel-itanium-poulson-update-at-hotchips\",\"favicon\":\"\"},{\"id\":\"124\",\"title\":\"_**a**_ _**b**_ Kanter, David (May 18, 2011). [\\\"Poulson: The Future of Itanium Servers\\\"](https://www.realworldtech.com/poulson/). Real World Tech. [Archived](https://web.archive.org/web/20121102093620/http://www.realworldtech.com/poulson/) from the original on November 2, 2012. Retrieved November 9, 2012.\",\"description\":\"124. ^ _**a**_ _**b**_ Kanter, David (May 18, 2011). [\\\"Poulson: The Future of Itanium Servers\\\"](https://www.realworldtech.com/poulson/). Real World Tech. [Archived](https://web.archive.org/web/20121102093620/http://www.realworldtech.com/poulson/) from the original on November 2, 2012. Retrieved November 9, 2012.\",\"url\":\"https://www.realworldtech.com/poulson/\",\"favicon\":\"\"},{\"id\":\"125\",\"title\":\"** [\\\"Hot Chips Poulson Disclosure Factsheet\\\"](https://web.archive.org/web/20120324101540/http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf) (PDF). _Intel press release_. August 19, 2011. Archived from [the original](http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf) (PDF) on March 24, 2012. Retrieved August 19, 2011.\",\"description\":\"125. **^** [\\\"Hot Chips Poulson Disclosure Factsheet\\\"](https://web.archive.org/web/20120324101540/http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf) (PDF). _Intel press release_. August 19, 2011. Archived from [the original](http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf) (PDF) on March 24, 2012. Retrieved August 19, 2011.\",\"url\":\"https://web.archive.org/web/20120324101540/http://newsroom.intel.com/servlet/JiveServlet/download/38-5835/Hot%20Chips%20%20Poulson%20disclosure%20Factsheet.pdf\",\"favicon\":\"\"},{\"id\":\"126\",\"title\":\"** Merrit, Rick (November 23, 2010). [\\\"Researchers carve CPU into plastic foil\\\"](https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/). _EE Times_. [Archived](https://web.archive.org/web/20191217201623/https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"description\":\"126. **^** Merrit, Rick (November 23, 2010). [\\\"Researchers carve CPU into plastic foil\\\"](https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/). _EE Times_. [Archived](https://web.archive.org/web/20191217201623/https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/) from the original on December 17, 2019. Retrieved December 17, 2019.\",\"url\":\"https://www.eetimes.com/researchers-carve-cpu-into-plastic-foil/\",\"favicon\":\"\"},{\"id\":\"127\",\"title\":\"** O'Brien, Terrence (August 22, 2011). [\\\"Intel talks up next-gen Itanium: 32nm, 8-core Poulson\\\"](https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/). [Engadget](Engadget \\\"Engadget\\\"). [Archived](https://web.archive.org/web/20180421163456/https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/) from the original on April 21, 2018. Retrieved April 30, 2012.\",\"description\":\"127. **^** O'Brien, Terrence (August 22, 2011). [\\\"Intel talks up next-gen Itanium: 32nm, 8-core Poulson\\\"](https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/). [Engadget](Engadget \\\"Engadget\\\"). [Archived](https://web.archive.org/web/20180421163456/https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/) from the original on April 21, 2018. Retrieved April 30, 2012.\",\"url\":\"https://www.engadget.com/2011/08/22/intel-talks-up-next-gen-itanium-32nm-8-core-poulson/\",\"favicon\":\"\"},{\"id\":\"128\",\"title\":\"_**a**_ _**b**_ [\\\"Unreleased Intel Itanium 9500-series CPUs spotted\\\"](http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html). [Archived](https://web.archive.org/web/20171122032035/http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html) from the original on 2017-11-22. Retrieved 2012-08-02.\",\"description\":\"128. ^ _**a**_ _**b**_ [\\\"Unreleased Intel Itanium 9500-series CPUs spotted\\\"](http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html). [Archived](https://web.archive.org/web/20171122032035/http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html) from the original on 2017-11-22. Retrieved 2012-08-02.\",\"url\":\"http://www.cpu-world.com/news_2012/2012061301_Unreleased_Intel_Itanium_9500-series_CPUs_spotted.html\",\"favicon\":\"\"},{\"id\":\"129\",\"title\":\"** [\\\"Spotted 9500-series CPUs confirmed to be \\\"Poulson\\\" Itaniums\\\"](http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html). [Archived](https://web.archive.org/web/20171006152039/http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html) from the original on 2017-10-06. Retrieved 2012-08-02.\",\"description\":\"129. **^** [\\\"Spotted 9500-series CPUs confirmed to be \\\"Poulson\\\" Itaniums\\\"](http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html). [Archived](https://web.archive.org/web/20171006152039/http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html) from the original on 2017-10-06. Retrieved 2012-08-02.\",\"url\":\"http://www.cpu-world.com/news_2012/2012062601_Spotted_9500-series_CPUs_confirmed_to_be_Poulson_Itaniums.html\",\"favicon\":\"\"},{\"id\":\"130\",\"title\":\"** [\\\"Intel publishes Itanium 9500 reference manual\\\"](http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html). [Archived](https://web.archive.org/web/20171008075849/http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html) from the original on 2017-10-08. Retrieved 2012-08-02.\",\"description\":\"130. **^** [\\\"Intel publishes Itanium 9500 reference manual\\\"](http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html). [Archived](https://web.archive.org/web/20171008075849/http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html) from the original on 2017-10-08. Retrieved 2012-08-02.\",\"url\":\"http://www.cpu-world.com/news_2012/2012071101_Intel_publishes_Itanium_9500_reference_manual.html\",\"favicon\":\"\"},{\"id\":\"131\",\"title\":\"** [\\\"Products formerly Poulson\\\"](http://ark.intel.com/products/codename/26643/Poulson). _Intel® ARK (Product Specs)_. [Archived](https://web.archive.org/web/20170518065154/http://ark.intel.com/products/codename/26643/Poulson) from the original on May 18, 2017. Retrieved May 31, 2017.\",\"description\":\"131. **^** [\\\"Products formerly Poulson\\\"](http://ark.intel.com/products/codename/26643/Poulson). _Intel® ARK (Product Specs)_. [Archived](https://web.archive.org/web/20170518065154/http://ark.intel.com/products/codename/26643/Poulson) from the original on May 18, 2017. Retrieved May 31, 2017.\",\"url\":\"http://ark.intel.com/products/codename/26643/Poulson\",\"favicon\":\"\"},{\"id\":\"132\",\"title\":\"** Wheeler, Bob. [\\\"Tocking Itanium\\\"](https://www.linleygroup.com/newsletters/newsletter_detail.php?num=4912). [The Linley Group](Microprocessor_Report \\\"Microprocessor Report\\\"). Retrieved 26 February 2022.\",\"description\":\"132. **^** Wheeler, Bob. [\\\"Tocking Itanium\\\"](https://www.linleygroup.com/newsletters/newsletter_detail.php?num=4912). [The Linley Group](Microprocessor_Report \\\"Microprocessor Report\\\"). Retrieved 26 February 2022.\",\"url\":\"https://www.linleygroup.com/newsletters/newsletter_detail.php?num=4912\",\"favicon\":\"\"},{\"id\":\"133\",\"title\":\"** Skaugen, Kirk. [\\\"IDF2011 Intel Developer Forum\\\"](https://download.intel.com/newsroom/kits/idf/2011_fall/pdfs/Kirk_Skaugen_DCSG_MegaBriefing.pdf) (PDF). slide 21. Intel. Retrieved 26 February 2022.\",\"description\":\"133. **^** Skaugen, Kirk. [\\\"IDF2011 Intel Developer Forum\\\"](https://download.intel.com/newsroom/kits/idf/2011_fall/pdfs/Kirk_Skaugen_DCSG_MegaBriefing.pdf) (PDF). slide 21. Intel. Retrieved 26 February 2022.\",\"url\":\"https://download.intel.com/newsroom/kits/idf/2011_fall/pdfs/Kirk_Skaugen_DCSG_MegaBriefing.pdf\",\"favicon\":\"\"},{\"id\":\"134\",\"title\":\"** Nist, Pauline. [\\\"More than just another Itanium chip\\\"](https://web.archive.org/web/20200808053527/https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd). Intel. Archived from [the original](https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd) on 8 August 2020. Retrieved 26 February 2022.\",\"description\":\"134. **^** Nist, Pauline. [\\\"More than just another Itanium chip\\\"](https://web.archive.org/web/20200808053527/https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd). Intel. Archived from [the original](https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd) on 8 August 2020. Retrieved 26 February 2022.\",\"url\":\"https://web.archive.org/web/20200808053527/https://itpeernetwork.intel.com/more-than-just-another-itanium-chip/#gs.r3sxvd\",\"favicon\":\"\"},{\"id\":\"135\",\"title\":\"** [\\\"Intel® Itanium® Processors Update\\\"](https://web.archive.org/web/20161109135111/http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html). Archived from [the original](http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html) on 9 November 2016.\",\"description\":\"135. **^** [\\\"Intel® Itanium® Processors Update\\\"](https://web.archive.org/web/20161109135111/http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html). Archived from [the original](http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html) on 9 November 2016.\",\"url\":\"https://web.archive.org/web/20161109135111/http://www.intel.com/content/www/us/en/processors/itanium/itanium-kittson-update.html\",\"favicon\":\"\"},{\"id\":\"136\",\"title\":\"_**a**_ _**b**_ Shilov, Anton (April 17, 2015). [\\\"Intel still committed to make new Itanium processors\\\"](https://www.kitguru.net/components/cpu/anton-shilov/intel-still-committed-to-make-new-itanium-processors/). _kitguru.net_. Retrieved July 4, 2023. \\\"KitGuru Says: Even though it is highly likely that \\\"Kittson\\\" chips will be released, it does not seem that Intel and HP actually want to invest R\u0026D money in boosting performance of IA-64 chips. As a result, it looks like the best thing \\\"Kittson\\\" will offer will be a 20 per cent performance improvement over current gen offerings.\\\"\",\"description\":\"136. ^ _**a**_ _**b**_ Shilov, Anton (April 17, 2015). [\\\"Intel still committed to make new Itanium processors\\\"](https://www.kitguru.net/components/cpu/anton-shilov/intel-still-committed-to-make-new-itanium-processors/). _kitguru.net_. Retrieved July 4, 2023. \\\"KitGuru Says: Even though it is highly likely that \\\"Kittson\\\" chips will be released, it does not seem that Intel and HP actually want to invest R\u0026D money in boosting performance of IA-64 chips. As a result, it looks like the best thing \\\"Kittson\\\" will offer will be a 20 per cent performance improvement over current gen offerings.\\\"\",\"url\":\"https://www.kitguru.net/components/cpu/anton-shilov/intel-still-committed-to-make-new-itanium-processors/\",\"favicon\":\"\"},{\"id\":\"137\",\"title\":\"** Shah, Agam (February 19, 2014). [\\\"Intel's new Xeon server chip pushes Itanium closer to death's door\\\"](http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html). _pcworld.com_. PC World. [Archived](https://web.archive.org/web/20160126165249/http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html) from the original on January 26, 2016. Retrieved January 13, 2016.\",\"description\":\"137. **^** Shah, Agam (February 19, 2014). [\\\"Intel's new Xeon server chip pushes Itanium closer to death's door\\\"](http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html). _pcworld.com_. PC World. [Archived](https://web.archive.org/web/20160126165249/http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html) from the original on January 26, 2016. Retrieved January 13, 2016.\",\"url\":\"http://www.pcworld.com/article/2099260/intels-new-xeon-server-chip-pushes-itanium-closer-to-end.html\",\"favicon\":\"\"},{\"id\":\"138\",\"title\":\"** Shilov, Anton. [\\\"HP: mission-critical servers business improves as Itanium fades away\\\"](https://www.kitguru.net/professional/server/anton-shilov/hp-mission-critical-servers-business-improves-as-itanium-fades-away/). _Kitguru_. Retrieved 30 March 2022.\",\"description\":\"138. **^** Shilov, Anton. [\\\"HP: mission-critical servers business improves as Itanium fades away\\\"](https://www.kitguru.net/professional/server/anton-shilov/hp-mission-critical-servers-business-improves-as-itanium-fades-away/). _Kitguru_. Retrieved 30 March 2022.\",\"url\":\"https://www.kitguru.net/professional/server/anton-shilov/hp-mission-critical-servers-business-improves-as-itanium-fades-away/\",\"favicon\":\"\"},{\"id\":\"139\",\"title\":\"** Shah, Agam (2 December 2014). [\\\"HP sees HP-UX sticking around for 10 years\\\"](https://www.computerworld.com/article/2853998/hp-sees-hp-ux-sticking-around-for-10-years.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved 30 March 2022.\",\"description\":\"139. **^** Shah, Agam (2 December 2014). [\\\"HP sees HP-UX sticking around for 10 years\\\"](https://www.computerworld.com/article/2853998/hp-sees-hp-ux-sticking-around-for-10-years.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. Retrieved 30 March 2022.\",\"url\":\"https://www.computerworld.com/article/2853998/hp-sees-hp-ux-sticking-around-for-10-years.html\",\"favicon\":\"\"},{\"id\":\"140\",\"title\":\"** [\\\"Intel® Itanium® Processor\\\"](https://www-ssl.intel.com/content/www/us/en/products/processors/itanium.html). _Intel_. Retrieved May 15, 2017.\",\"description\":\"140. **^** [\\\"Intel® Itanium® Processor\\\"](https://www-ssl.intel.com/content/www/us/en/products/processors/itanium.html). _Intel_. Retrieved May 15, 2017.\",\"url\":\"https://www-ssl.intel.com/content/www/us/en/products/processors/itanium.html\",\"favicon\":\"\"},{\"id\":\"141\",\"title\":\"** [\\\"Intel® Itanium® Processor 9300, 9500 and 9700 Series Specification Update\\\"](https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf) (PDF). Intel. [Archived](https://web.archive.org/web/20201111234308/https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf) (PDF) from the original on 11 November 2020.\",\"description\":\"141. **^** [\\\"Intel® Itanium® Processor 9300, 9500 and 9700 Series Specification Update\\\"](https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf) (PDF). Intel. [Archived](https://web.archive.org/web/20201111234308/https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf) (PDF) from the original on 11 November 2020.\",\"url\":\"https://www.intel.com/content/dam/www/public/us/en/documents/specification-updates/9300-9500-9700-series-spec-update.pdf\",\"favicon\":\"\"},{\"id\":\"142\",\"title\":\"** Cutress, Ian (May 11, 2017). [\\\"Intel's Itanium Takes One Last Breath: Itanium 9700 Series CPUs Released\\\"](https://web.archive.org/web/20170511152533/http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released). Anandtech. Archived from [the original](http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released) on May 11, 2017. Retrieved May 11, 2017.\",\"description\":\"142. **^** Cutress, Ian (May 11, 2017). [\\\"Intel's Itanium Takes One Last Breath: Itanium 9700 Series CPUs Released\\\"](https://web.archive.org/web/20170511152533/http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released). Anandtech. Archived from [the original](http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released) on May 11, 2017. Retrieved May 11, 2017.\",\"url\":\"https://web.archive.org/web/20170511152533/http://www.anandtech.com/show/11372/intels-itanium-takes-one-last-breath-9700-series-released\",\"favicon\":\"\"},{\"id\":\"143\",\"title\":\"** [\\\"Products formerly Kittson\\\"](https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html). _Intel® ARK (Product Specs)_. [Archived](https://web.archive.org/web/20190804134312/https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html) from the original on August 4, 2019. Retrieved May 15, 2017.\",\"description\":\"143. **^** [\\\"Products formerly Kittson\\\"](https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html). _Intel® ARK (Product Specs)_. [Archived](https://web.archive.org/web/20190804134312/https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html) from the original on August 4, 2019. Retrieved May 15, 2017.\",\"url\":\"https://ark.intel.com/content/www/us/en/ark/products/codename/32203/kittson.html\",\"favicon\":\"\"},{\"id\":\"144\",\"title\":\"** Patrizio, Andy (October 12, 2007). [\\\"Intel Plows Forward With Itanium\\\"](https://web.archive.org/web/20180422062117/http://www.internetnews.com/ent-news/article.php/3705016). _InternetNews.com_. Archived from [the original](http://www.internetnews.com/ent-news/article.php/3705016) on April 22, 2018. Retrieved October 18, 2007.\",\"description\":\"144. **^** Patrizio, Andy (October 12, 2007). [\\\"Intel Plows Forward With Itanium\\\"](https://web.archive.org/web/20180422062117/http://www.internetnews.com/ent-news/article.php/3705016). _InternetNews.com_. Archived from [the original](http://www.internetnews.com/ent-news/article.php/3705016) on April 22, 2018. Retrieved October 18, 2007.\",\"url\":\"https://web.archive.org/web/20180422062117/http://www.internetnews.com/ent-news/article.php/3705016\",\"favicon\":\"\"},{\"id\":\"145\",\"title\":\"** [IDC](International_Data_Corporation \\\"International Data Corporation\\\") World Wide Server Tracker, Q2'08\",\"description\":\"145. **^** [IDC](International_Data_Corporation \\\"International Data Corporation\\\") World Wide Server Tracker, Q2'08\",\"url\":\"International_Data_Corporation \\\"International Data Corporation\\\"\",\"favicon\":\"\"},{\"id\":\"146\",\"title\":\"_**a**_ _**b**_ _**c**_ _**d**_ [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (February 9, 2009). [\\\"Ten Years After First Delay, Intel's Itanium Is Still Late\\\"](https://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/). _[The New York Times](The_New_York_Times \\\"The New York Times\\\")_. [Archived](https://web.archive.org/web/20110710101259/http://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/) from the original on July 10, 2011. Retrieved April 1, 2010.\",\"description\":\"146. ^ _**a**_ _**b**_ _**c**_ _**d**_ [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (February 9, 2009). [\\\"Ten Years After First Delay, Intel's Itanium Is Still Late\\\"](https://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/). _[The New York Times](The_New_York_Times \\\"The New York Times\\\")_. [Archived](https://web.archive.org/web/20110710101259/http://bits.blogs.nytimes.com/2009/02/09/ten-years-after-first-delay-intels-itanium-is-still-late/) from the original on July 10, 2011. Retrieved April 1, 2010.\",\"url\":\"Ashlee_Vance \\\"Ashlee Vance\\\"\",\"favicon\":\"\"},{\"id\":\"147\",\"title\":\"** [\\\"Intel shifts gears on Itanium, raising questions about the server chip's future\\\"](http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html). [Archived](https://web.archive.org/web/20130615180648/http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html) from the original on 2013-06-15. Retrieved 2013-08-04.\",\"description\":\"147. **^** [\\\"Intel shifts gears on Itanium, raising questions about the server chip's future\\\"](http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html). [Archived](https://web.archive.org/web/20130615180648/http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html) from the original on 2013-06-15. Retrieved 2013-08-04.\",\"url\":\"http://www.pcworld.com/article/2028587/intel-shifts-gears-on-itanium-raising-questions-about-the-server-chips-future.html\",\"favicon\":\"\"},{\"id\":\"148\",\"title\":\"** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (June 1, 2006). [\\\"HP grabs 90% of 'industry standard' Itanic market\\\"](https://www.theregister.com/2006/06/01/itanic_q1_gartner/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"148. **^** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (June 1, 2006). [\\\"HP grabs 90% of 'industry standard' Itanic market\\\"](https://www.theregister.com/2006/06/01/itanic_q1_gartner/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"Ashlee_Vance \\\"Ashlee Vance\\\"\",\"favicon\":\"\"},{\"id\":\"149\",\"title\":\"** [\\\"Intel Server System SR9000MK4U Technical Product Specification\\\"](http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm). _[Intel](Intel \\\"Intel\\\") web site_. January 2007. [Archived](https://web.archive.org/web/20090208174924/http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm) from the original on February 8, 2009. Retrieved April 14, 2007.\",\"description\":\"149. **^** [\\\"Intel Server System SR9000MK4U Technical Product Specification\\\"](http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm). _[Intel](Intel \\\"Intel\\\") web site_. January 2007. [Archived](https://web.archive.org/web/20090208174924/http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm) from the original on February 8, 2009. Retrieved April 14, 2007.\",\"url\":\"http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm\",\"favicon\":\"\"},{\"id\":\"150\",\"title\":\"** Aleksandar, Kostovic (2021-07-31). [\\\"Itanium Waves Goodbye As Intel Delivers Last Shipments of Now Forgotten Processor Family\\\"](https://www.tomshardware.com/news/last-itanium-shipment). _Tom's Hardware_. Retrieved 2022-11-29.\",\"description\":\"150. **^** Aleksandar, Kostovic (2021-07-31). [\\\"Itanium Waves Goodbye As Intel Delivers Last Shipments of Now Forgotten Processor Family\\\"](https://www.tomshardware.com/news/last-itanium-shipment). _Tom's Hardware_. Retrieved 2022-11-29.\",\"url\":\"https://www.tomshardware.com/news/last-itanium-shipment\",\"favicon\":\"\"},{\"id\":\"151\",\"title\":\"** [\\\"Not Vulnerable - Intel Itanium/Secure64 SourceT - Secure 64\\\"](https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/). _Secure 64_. January 9, 2018. [Archived](https://web.archive.org/web/20181004103818/https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/) from the original on October 4, 2018. Retrieved October 4, 2018.\",\"description\":\"151. **^** [\\\"Not Vulnerable - Intel Itanium/Secure64 SourceT - Secure 64\\\"](https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/). _Secure 64_. January 9, 2018. [Archived](https://web.archive.org/web/20181004103818/https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/) from the original on October 4, 2018. Retrieved October 4, 2018.\",\"url\":\"https://secure64.com/not-vulnerable-intel-itanium-secure64-sourcet/\",\"favicon\":\"\"},{\"id\":\"152\",\"title\":\"** [\\\"Intel® Itanium® 2 Processor Datasheet\\\"](https://web.archive.org/web/20060621013059/http://download.intel.com/design/Itanium2/datashts/25094505.pdf) (PDF). Intel. p. 9\\\\. Archived from [the original](http://download.intel.com/design/Itanium2/datashts/25094505.pdf) (PDF) on 21 June 2006.\",\"description\":\"152. **^** [\\\"Intel® Itanium® 2 Processor Datasheet\\\"](https://web.archive.org/web/20060621013059/http://download.intel.com/design/Itanium2/datashts/25094505.pdf) (PDF). Intel. p. 9\\\\. Archived from [the original](http://download.intel.com/design/Itanium2/datashts/25094505.pdf) (PDF) on 21 June 2006.\",\"url\":\"https://web.archive.org/web/20060621013059/http://download.intel.com/design/Itanium2/datashts/25094505.pdf\",\"favicon\":\"\"},{\"id\":\"153\",\"title\":\"** [\\\"Dual-Core Intel® Itanium® 2 Processor 9000 Series Datasheet\\\"](https://web.archive.org/web/20110607124058/http://download.intel.com/design/Itanium2/datashts/31405401.pdf) (PDF). Intel. p. 9\\\\. Archived from [the original](http://download.intel.com/design/Itanium2/datashts/31405401.pdf) (PDF) on 7 June 2011.\",\"description\":\"153. **^** [\\\"Dual-Core Intel® Itanium® 2 Processor 9000 Series Datasheet\\\"](https://web.archive.org/web/20110607124058/http://download.intel.com/design/Itanium2/datashts/31405401.pdf) (PDF). Intel. p. 9\\\\. Archived from [the original](http://download.intel.com/design/Itanium2/datashts/31405401.pdf) (PDF) on 7 June 2011.\",\"url\":\"https://web.archive.org/web/20110607124058/http://download.intel.com/design/Itanium2/datashts/31405401.pdf\",\"favicon\":\"\"},{\"id\":\"154\",\"title\":\"** Morgan, Timothy Prickett. [\\\"Remember that Xeon E7-Itanium convergence? FUHGEDDABOUDIT\\\"](https://www.theregister.com/2013/02/08/intel_kills_itanium_xeon_convergence_and_kittson/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"154. **^** Morgan, Timothy Prickett. [\\\"Remember that Xeon E7-Itanium convergence? FUHGEDDABOUDIT\\\"](https://www.theregister.com/2013/02/08/intel_kills_itanium_xeon_convergence_and_kittson/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"https://www.theregister.com/2013/02/08/intel_kills_itanium_xeon_convergence_and_kittson/\",\"favicon\":\"\"},{\"id\":\"155\",\"title\":\"_**a**_ _**b**_ Shankland, Stephen (February 25, 2005). [\\\"Sources: IBM ditching Itanium altogether\\\"](https://www.cnet.com/tech/tech-industry/sources-ibm-ditching-itanium-altogether/). [CNET News](CNET \\\"CNET\\\"). Retrieved July 4, 2023.\",\"description\":\"155. ^ _**a**_ _**b**_ Shankland, Stephen (February 25, 2005). [\\\"Sources: IBM ditching Itanium altogether\\\"](https://www.cnet.com/tech/tech-industry/sources-ibm-ditching-itanium-altogether/). [CNET News](CNET \\\"CNET\\\"). Retrieved July 4, 2023.\",\"url\":\"https://www.cnet.com/tech/tech-industry/sources-ibm-ditching-itanium-altogether/\",\"favicon\":\"\"},{\"id\":\"156\",\"title\":\"** [\\\"Intel 460GX Chipset Datasheet\\\"](https://web.archive.org/web/20040723073549/http://developer.intel.com/design/itanium/downloads/24870301.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/itanium/downloads/24870301.pdf) (PDF) on 23 July 2004.\",\"description\":\"156. **^** [\\\"Intel 460GX Chipset Datasheet\\\"](https://web.archive.org/web/20040723073549/http://developer.intel.com/design/itanium/downloads/24870301.pdf) (PDF). Intel. Archived from [the original](http://developer.intel.com/design/itanium/downloads/24870301.pdf) (PDF) on 23 July 2004.\",\"url\":\"https://web.archive.org/web/20040723073549/http://developer.intel.com/design/itanium/downloads/24870301.pdf\",\"favicon\":\"\"},{\"id\":\"157\",\"title\":\"** Mueller, Scott; Soper, Mark Edward; Sosinsky, Barrie (2006). [_Upgrading and Repairing Servers_](https://books.google.com/books?id=9cLFf_1PBnkC\u0026pg=PT301). Pearson Education. [ISBN](ISBN_\\\\(identifier\\\\) \\\"ISBN \\\\(identifier\\\\)\\\") 0-13-279698-8. Retrieved 6 April 2022.\",\"description\":\"157. **^** Mueller, Scott; Soper, Mark Edward; Sosinsky, Barrie (2006). [_Upgrading and Repairing Servers_](https://books.google.com/books?id=9cLFf_1PBnkC\u0026pg=PT301). Pearson Education. [ISBN](ISBN_\\\\(identifier\\\\) \\\"ISBN \\\\(identifier\\\\)\\\") 0-13-279698-8. Retrieved 6 April 2022.\",\"url\":\"https://books.google.com/books?id=9cLFf_1PBnkC\u0026pg=PT301\",\"favicon\":\"\"},{\"id\":\"158\",\"title\":\"** Shimpi, Anand Lal. [\\\"Intel's 820 Chipset - Performance using SDRAM\\\"](https://web.archive.org/web/20110729150352/http://www.anandtech.com/show/465). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/465) on July 29, 2011. Retrieved 6 April 2022.\",\"description\":\"158. **^** Shimpi, Anand Lal. [\\\"Intel's 820 Chipset - Performance using SDRAM\\\"](https://web.archive.org/web/20110729150352/http://www.anandtech.com/show/465). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/465) on July 29, 2011. Retrieved 6 April 2022.\",\"url\":\"https://web.archive.org/web/20110729150352/http://www.anandtech.com/show/465\",\"favicon\":\"\"},{\"id\":\"159\",\"title\":\"** Shimpi, Anand Lal. [\\\"Rambus DRAM Part 2: Performance\\\"](https://web.archive.org/web/20110419010747/http://www.anandtech.com/show/551). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/551) on April 19, 2011. Retrieved 6 April 2022.\",\"description\":\"159. **^** Shimpi, Anand Lal. [\\\"Rambus DRAM Part 2: Performance\\\"](https://web.archive.org/web/20110419010747/http://www.anandtech.com/show/551). _[AnandTech](AnandTech \\\"AnandTech\\\")_. Archived from [the original](https://www.anandtech.com/show/551) on April 19, 2011. Retrieved 6 April 2022.\",\"url\":\"https://web.archive.org/web/20110419010747/http://www.anandtech.com/show/551\",\"favicon\":\"\"},{\"id\":\"160\",\"title\":\"** Briggs, Fayé; et al. (7 August 2002). \\\"Intel 870: a building block for cost-effective, scalable servers\\\". _[IEEE Micro](IEEE_Micro \\\"IEEE Micro\\\")_. **22** (2 (March–April)): 36–47\\\\. [CiteSeerX](CiteSeerX_\\\\(identifier\\\\) \\\"CiteSeerX \\\\(identifier\\\\)\\\") [10.1.1.140.2915](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.2915). [doi](Doi_\\\\(identifier\\\\) \\\"Doi \\\\(identifier\\\\)\\\"):[10.1109/MM.2002.997878](https://doi.org/10.1109%2FMM.2002.997878). [S2CID](S2CID_\\\\(identifier\\\\) \\\"S2CID \\\\(identifier\\\\)\\\") [3201355](https://api.semanticscholar.org/CorpusID:3201355).\",\"description\":\"160. **^** Briggs, Fayé; et al. (7 August 2002). \\\"Intel 870: a building block for cost-effective, scalable servers\\\". _[IEEE Micro](IEEE_Micro \\\"IEEE Micro\\\")_. **22** (2 (March–April)): 36–47\\\\. [CiteSeerX](CiteSeerX_\\\\(identifier\\\\) \\\"CiteSeerX \\\\(identifier\\\\)\\\") [10.1.1.140.2915](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.2915). [doi](Doi_\\\\(identifier\\\\) \\\"Doi \\\\(identifier\\\\)\\\"):[10.1109/MM.2002.997878](https://doi.org/10.1109%2FMM.2002.997878). [S2CID](S2CID_\\\\(identifier\\\\) \\\"S2CID \\\\(identifier\\\\)\\\") [3201355](https://api.semanticscholar.org/CorpusID:3201355).\",\"url\":\"IEEE_Micro \\\"IEEE Micro\\\"\",\"favicon\":\"\"},{\"id\":\"161\",\"title\":\"** [\\\"Intel® E8870 Scalable Node Controller (SNC) Datasheet\\\"](https://web.archive.org/web/20040701014149/http://www.intel.com/design/chipsets/datashts/25111203.pdf) (PDF). Intel. Archived from [the original](http://www.intel.com/design/chipsets/datashts/25111203.pdf) (PDF) on 1 July 2004.\",\"description\":\"161. **^** [\\\"Intel® E8870 Scalable Node Controller (SNC) Datasheet\\\"](https://web.archive.org/web/20040701014149/http://www.intel.com/design/chipsets/datashts/25111203.pdf) (PDF). Intel. Archived from [the original](http://www.intel.com/design/chipsets/datashts/25111203.pdf) (PDF) on 1 July 2004.\",\"url\":\"https://web.archive.org/web/20040701014149/http://www.intel.com/design/chipsets/datashts/25111203.pdf\",\"favicon\":\"\"},{\"id\":\"162\",\"title\":\"** [\\\"Intel® E8870IO Server I/O Hub (SIOH) Datasheet\\\"](https://web.archive.org/web/20030706004227/http://intel.com/design/chipsets/datashts/25111103.pdf) (PDF). Intel. Archived from [the original](http://intel.com/design/chipsets/datashts/25111103.pdf) (PDF) on 6 July 2003.\",\"description\":\"162. **^** [\\\"Intel® E8870IO Server I/O Hub (SIOH) Datasheet\\\"](https://web.archive.org/web/20030706004227/http://intel.com/design/chipsets/datashts/25111103.pdf) (PDF). Intel. Archived from [the original](http://intel.com/design/chipsets/datashts/25111103.pdf) (PDF) on 6 July 2003.\",\"url\":\"https://web.archive.org/web/20030706004227/http://intel.com/design/chipsets/datashts/25111103.pdf\",\"favicon\":\"\"},{\"id\":\"163\",\"title\":\"** [\\\"Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing\\\"](https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm). Intel. Retrieved 7 April 2022.\",\"description\":\"163. **^** [\\\"Intel Outlines Platform Innovations For More Manageable, Balanced And Secure Enterprise Computing\\\"](https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm). Intel. Retrieved 7 April 2022.\",\"url\":\"https://www.intel.com/pressroom/archive/releases/2004/20040218corp.htm\",\"favicon\":\"\"},{\"id\":\"164\",\"title\":\"** [\\\"Overview of the new Itanium® 2-based HP servers rx2600 and rx5670: how HP is putting Intel® Itanium 2 processors to work\\\"](https://web.archive.org/web/20030319214329/http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf) (PDF). Hewlett-Packard. p. 17\\\\. Archived from [the original](http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf) (PDF) on 19 March 2003.\",\"description\":\"164. **^** [\\\"Overview of the new Itanium® 2-based HP servers rx2600 and rx5670: how HP is putting Intel® Itanium 2 processors to work\\\"](https://web.archive.org/web/20030319214329/http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf) (PDF). Hewlett-Packard. p. 17\\\\. Archived from [the original](http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf) (PDF) on 19 March 2003.\",\"url\":\"https://web.archive.org/web/20030319214329/http://www.hp.com/products1/itanium/infolibrary/whitepapers/5981_2240EN.pdf\",\"favicon\":\"\"},{\"id\":\"165\",\"title\":\"** [\\\"HP Integrity rx2620 Server\\\"](https://web.archive.org/web/20061029145359/http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF) (PDF). Archived from [the original](http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF) (PDF) on 29 October 2006.\",\"description\":\"165. **^** [\\\"HP Integrity rx2620 Server\\\"](https://web.archive.org/web/20061029145359/http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF) (PDF). Archived from [the original](http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF) (PDF) on 29 October 2006.\",\"url\":\"https://web.archive.org/web/20061029145359/http://h18000.www1.hp.com/products/quickspecs/12141_div/12141_div.PDF\",\"favicon\":\"\"},{\"id\":\"166\",\"title\":\"** [\\\"HP Integrity rx4640-8 Server\\\"](https://web.archive.org/web/20060314004913/http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF) (PDF). Archived from [the original](http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF) (PDF) on 14 March 2006.\",\"description\":\"166. **^** [\\\"HP Integrity rx4640-8 Server\\\"](https://web.archive.org/web/20060314004913/http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF) (PDF). Archived from [the original](http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF) (PDF) on 14 March 2006.\",\"url\":\"https://web.archive.org/web/20060314004913/http://h18000.www1.hp.com/products/quickspecs/11847_div/11847_div.PDF\",\"favicon\":\"\"},{\"id\":\"167\",\"title\":\"** [\\\"HP Integrity rx5670 Server summary\\\"](https://web.archive.org/web/20041209002029/http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html). Archived from [the original](http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html) on 9 December 2004.\",\"description\":\"167. **^** [\\\"HP Integrity rx5670 Server summary\\\"](https://web.archive.org/web/20041209002029/http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html). Archived from [the original](http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html) on 9 December 2004.\",\"url\":\"https://web.archive.org/web/20041209002029/http://www.hp.com/products1/servers/integrity/entry_level/rx5670/index.html\",\"favicon\":\"\"},{\"id\":\"168\",\"title\":\"** Turner, Vernon; Rau, Shane. [\\\"HP's sx1000 Chipset: Innovation Atop Standardization\\\"](https://web.archive.org/web/20050601104604/http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf) (PDF). [IDC](International_Data_Group \\\"International Data Group\\\") (sponsored by HP). Archived from [the original](http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf) (PDF) on 1 June 2005.\",\"description\":\"168. **^** Turner, Vernon; Rau, Shane. [\\\"HP's sx1000 Chipset: Innovation Atop Standardization\\\"](https://web.archive.org/web/20050601104604/http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf) (PDF). [IDC](International_Data_Group \\\"International Data Group\\\") (sponsored by HP). Archived from [the original](http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf) (PDF) on 1 June 2005.\",\"url\":\"https://web.archive.org/web/20050601104604/http://h71028.www7.hp.com/ERC/downloads/sx1000_White_Paper_.pdf\",\"favicon\":\"\"},{\"id\":\"169\",\"title\":\"** [\\\"Meet the HP Integrity Superdome: A white paper from HP\\\"](https://web.archive.org/web/20040731205815/http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf) (PDF). Archived from [the original](http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf) (PDF) on 31 July 2004.\",\"description\":\"169. **^** [\\\"Meet the HP Integrity Superdome: A white paper from HP\\\"](https://web.archive.org/web/20040731205815/http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf) (PDF). Archived from [the original](http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf) (PDF) on 31 July 2004.\",\"url\":\"https://web.archive.org/web/20040731205815/http://www.hp.com/products1/servers/integrity/superdome_high_end/infolibrary/Superdome_wp.pdf\",\"favicon\":\"\"},{\"id\":\"170\",\"title\":\"** [\\\"Itanium®–based midrange servers from HP— the HP Integrity rx7620-16 and rx8620-32 Servers\\\"](https://web.archive.org/web/20050509234702/http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf) (PDF). Archived from [the original](http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf) (PDF) on 9 May 2005.\",\"description\":\"170. **^** [\\\"Itanium®–based midrange servers from HP— the HP Integrity rx7620-16 and rx8620-32 Servers\\\"](https://web.archive.org/web/20050509234702/http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf) (PDF). Archived from [the original](http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf) (PDF) on 9 May 2005.\",\"url\":\"https://web.archive.org/web/20050509234702/http://h21007.www2.hp.com/dspp/files/unprotected/integritymidrangejan05.pdf\",\"favicon\":\"\"},{\"id\":\"171\",\"title\":\"** [\\\"User Service Guide HP Integrity Superdome/sx2000 and HP 9000 Superdome/sx2000 Servers\\\"](http://archive.org/details/manualzilla-id-7031299). [Hewlett-Packard](Hewlett-Packard \\\"Hewlett-Packard\\\"). September 2009 – via Internet Archive.\",\"description\":\"171. **^** [\\\"User Service Guide HP Integrity Superdome/sx2000 and HP 9000 Superdome/sx2000 Servers\\\"](http://archive.org/details/manualzilla-id-7031299). [Hewlett-Packard](Hewlett-Packard \\\"Hewlett-Packard\\\"). September 2009 – via Internet Archive.\",\"url\":\"http://archive.org/details/manualzilla-id-7031299\",\"favicon\":\"\"},{\"id\":\"172\",\"title\":\"** [\\\"Overview of the HP Integrity rx2660, rx3600, and rx6600 Servers\\\"](https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf) (PDF). [Archived](https://web.archive.org/web/20170306041015/https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf) (PDF) from the original on 2017-03-06.\",\"description\":\"172. **^** [\\\"Overview of the HP Integrity rx2660, rx3600, and rx6600 Servers\\\"](https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf) (PDF). [Archived](https://web.archive.org/web/20170306041015/https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf) (PDF) from the original on 2017-03-06.\",\"url\":\"https://shoredata.us.com/wp-content/uploads/2016/03/rx6600.pdf\",\"favicon\":\"\"},{\"id\":\"173\",\"title\":\"** [\\\"HP Integrity systems Family guide\\\"](https://web.archive.org/web/20220708214847/https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf) (PDF). Archived from [the original](https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf) (PDF) on 8 July 2022. Retrieved 24 May 2022.\",\"description\":\"173. **^** [\\\"HP Integrity systems Family guide\\\"](https://web.archive.org/web/20220708214847/https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf) (PDF). Archived from [the original](https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf) (PDF) on 8 July 2022. Retrieved 24 May 2022.\",\"url\":\"https://web.archive.org/web/20220708214847/https://www.hp.com/ch-de/pdf/harness_family_brosch_re_4aa3-4519enw_tcm_179_1247486.pdf\",\"favicon\":\"\"},{\"id\":\"174\",\"title\":\"** [\\\"IBM Eserver xSeries 455 Planning and Installation Guide\\\"](https://lenovopress.com/sg247056.pdf) (PDF). IBM/Lenovo. Retrieved 6 April 2022.\",\"description\":\"174. **^** [\\\"IBM Eserver xSeries 455 Planning and Installation Guide\\\"](https://lenovopress.com/sg247056.pdf) (PDF). IBM/Lenovo. Retrieved 6 April 2022.\",\"url\":\"https://lenovopress.com/sg247056.pdf\",\"favicon\":\"\"},{\"id\":\"175\",\"title\":\"** Woodacre, Michael; Robb, Derek; Roe, Dean; Feind, Karl. [\\\"The SGI® Altix 3000 Global Shared-Memory Architecture\\\"](https://web.archive.org/web/20060314142114/http://www.sgi.com/pdfs/3474.pdf) (PDF). _sgi.com_. Archived from [the original](http://www.sgi.com/pdfs/3474.pdf) (PDF) on 2006-03-14.\",\"description\":\"175. **^** Woodacre, Michael; Robb, Derek; Roe, Dean; Feind, Karl. [\\\"The SGI® Altix 3000 Global Shared-Memory Architecture\\\"](https://web.archive.org/web/20060314142114/http://www.sgi.com/pdfs/3474.pdf) (PDF). _sgi.com_. Archived from [the original](http://www.sgi.com/pdfs/3474.pdf) (PDF) on 2006-03-14.\",\"url\":\"https://web.archive.org/web/20060314142114/http://www.sgi.com/pdfs/3474.pdf\",\"favicon\":\"\"},{\"id\":\"176\",\"title\":\"** Vogelsang, Reiner. [\\\"SGI® Altix™ Hardware Architecture\\\"](https://moodle.risc.jku.at/file.php/50/altix_hardware.pdf) (PDF). Retrieved 25 April 2022.\",\"description\":\"176. **^** Vogelsang, Reiner. [\\\"SGI® Altix™ Hardware Architecture\\\"](https://moodle.risc.jku.at/file.php/50/altix_hardware.pdf) (PDF). Retrieved 25 April 2022.\",\"url\":\"https://moodle.risc.jku.at/file.php/50/altix_hardware.pdf\",\"favicon\":\"\"},{\"id\":\"177\",\"title\":\"** [\\\"SGI® Altix™ 350 System User's Guide\\\"](https://web.archive.org/web/20160121032040/http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf) (PDF). Archived from [the original](http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf) (PDF) on 2016-01-21.\",\"description\":\"177. **^** [\\\"SGI® Altix™ 350 System User's Guide\\\"](https://web.archive.org/web/20160121032040/http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf) (PDF). Archived from [the original](http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf) (PDF) on 2016-01-21.\",\"url\":\"https://web.archive.org/web/20160121032040/http://techpubs.sgi.com/library/manuals/4000/007-4660-002/pdf/007-4660-002.pdf\",\"favicon\":\"\"},{\"id\":\"178\",\"title\":\"** [\\\"SGI® Altix® 3000 Servers and Superclusters\\\"](https://web.archive.org/web/20060314165928/http://www.sgi.com/pdfs/3392.pdf) (PDF). Archived from [the original](http://www.sgi.com/pdfs/3392.pdf) (PDF) on 2006-03-14.\",\"description\":\"178. **^** [\\\"SGI® Altix® 3000 Servers and Superclusters\\\"](https://web.archive.org/web/20060314165928/http://www.sgi.com/pdfs/3392.pdf) (PDF). Archived from [the original](http://www.sgi.com/pdfs/3392.pdf) (PDF) on 2006-03-14.\",\"url\":\"https://web.archive.org/web/20060314165928/http://www.sgi.com/pdfs/3392.pdf\",\"favicon\":\"\"},{\"id\":\"179\",\"title\":\"** [\\\"SGI® Altix® 4700 Servers and Supercomputers\\\"](https://web.archive.org/web/20051124042540/http://www.sgi.com/pdfs/3867.pdf) (PDF). Archived from [the original](http://www.sgi.com/pdfs/3867.pdf) (PDF) on 2005-11-24.\",\"description\":\"179. **^** [\\\"SGI® Altix® 4700 Servers and Supercomputers\\\"](https://web.archive.org/web/20051124042540/http://www.sgi.com/pdfs/3867.pdf) (PDF). Archived from [the original](http://www.sgi.com/pdfs/3867.pdf) (PDF) on 2005-11-24.\",\"url\":\"https://web.archive.org/web/20051124042540/http://www.sgi.com/pdfs/3867.pdf\",\"favicon\":\"\"},{\"id\":\"180\",\"title\":\"** Vogelsang, Reiner. [\\\"SGI® Altix™ Hardware Architecture\\\"](https://wwwuser.gwdg.de/~parallel/parallelrechner/altix_documentation/Altix_Hardware_revised_4.pdf) (PDF). Retrieved 4 July 2023.\",\"description\":\"180. **^** Vogelsang, Reiner. [\\\"SGI® Altix™ Hardware Architecture\\\"](https://wwwuser.gwdg.de/~parallel/parallelrechner/altix_documentation/Altix_Hardware_revised_4.pdf) (PDF). Retrieved 4 July 2023.\",\"url\":\"https://wwwuser.gwdg.de/~parallel/parallelrechner/altix_documentation/Altix_Hardware_revised_4.pdf\",\"favicon\":\"\"},{\"id\":\"181\",\"title\":\"** [\\\"SGI® L1 and L2 Controller Software User's Guide\\\"](https://web.archive.org/web/20151203105150/http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf) (PDF). Archived from [the original](http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf) (PDF) on 2015-12-03.\",\"description\":\"181. **^** [\\\"SGI® L1 and L2 Controller Software User's Guide\\\"](https://web.archive.org/web/20151203105150/http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf) (PDF). Archived from [the original](http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf) (PDF) on 2015-12-03.\",\"url\":\"https://web.archive.org/web/20151203105150/http://techpubs.sgi.com/library/manuals/3000/007-3938-006/pdf/007-3938-006.pdf\",\"favicon\":\"\"},{\"id\":\"182\",\"title\":\"** [\\\"Platforms Supported by NetBSD\\\"](https://www.netbsd.org/ports/). _www.netbsd.org_. [Archived](https://web.archive.org/web/20210227091416/http://www.netbsd.org/ports/) from the original on 2021-02-27. Retrieved 2021-03-02.\",\"description\":\"182. **^** [\\\"Platforms Supported by NetBSD\\\"](https://www.netbsd.org/ports/). _www.netbsd.org_. [Archived](https://web.archive.org/web/20210227091416/http://www.netbsd.org/ports/) from the original on 2021-02-27. Retrieved 2021-03-02.\",\"url\":\"https://www.netbsd.org/ports/\",\"favicon\":\"\"},{\"id\":\"183\",\"title\":\"** [\\\"NetBSD/ia64\\\"](http://wiki.netbsd.org/ports/ia64/). _wiki.netbsd.org_. [Archived](https://web.archive.org/web/20180427122809/http://wiki.netbsd.org/ports/ia64/) from the original on 2018-04-27. Retrieved 2021-03-02.\",\"description\":\"183. **^** [\\\"NetBSD/ia64\\\"](http://wiki.netbsd.org/ports/ia64/). _wiki.netbsd.org_. [Archived](https://web.archive.org/web/20180427122809/http://wiki.netbsd.org/ports/ia64/) from the original on 2018-04-27. Retrieved 2021-03-02.\",\"url\":\"http://wiki.netbsd.org/ports/ia64/\",\"favicon\":\"\"},{\"id\":\"184\",\"title\":\"_**a**_ _**b**_ Sabbagh, Dan (3 Feb 2000). [\\\"Trillian releases Linux code for Itanium\\\"](https://web.archive.org/web/20070930200218/http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium). _vnunet.com_. Archived from [the original](http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium) on 30 September 2007. Retrieved 2007-03-20.\",\"description\":\"184. ^ _**a**_ _**b**_ Sabbagh, Dan (3 Feb 2000). [\\\"Trillian releases Linux code for Itanium\\\"](https://web.archive.org/web/20070930200218/http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium). _vnunet.com_. Archived from [the original](http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium) on 30 September 2007. Retrieved 2007-03-20.\",\"url\":\"https://web.archive.org/web/20070930200218/http://www.vnunet.com/vnunet/news/2111194/trillian-releases-linux-code-itanium\",\"favicon\":\"\"},{\"id\":\"185\",\"title\":\"** [\\\"Leading Linux Distributors Join the Trillian Project\\\"](https://www.redhat.com/en/about/press-releases/press-trillian). _Red Hat_ (Press release). December 20, 1999. Retrieved 2007-03-20.\",\"description\":\"185. **^** [\\\"Leading Linux Distributors Join the Trillian Project\\\"](https://www.redhat.com/en/about/press-releases/press-trillian). _Red Hat_ (Press release). December 20, 1999. Retrieved 2007-03-20.\",\"url\":\"https://www.redhat.com/en/about/press-releases/press-trillian\",\"favicon\":\"\"},{\"id\":\"186\",\"title\":\"** [\\\"IATO simulation environment\\\"](http://www.irisa.fr/caps/projects/ArchiCompil/iato/).\",\"description\":\"186. **^** [\\\"IATO simulation environment\\\"](http://www.irisa.fr/caps/projects/ArchiCompil/iato/).\",\"url\":\"http://www.irisa.fr/caps/projects/ArchiCompil/iato/\",\"favicon\":\"\"},{\"id\":\"187\",\"title\":\"** Shankland, Stephen (22 March 2005). [\\\"Fedora for Itanium taking baby steps\\\"](https://www.cnet.com/culture/fedora-for-itanium-taking-baby-steps/). _CNET_. Retrieved 2023-07-04.\",\"description\":\"187. **^** Shankland, Stephen (22 March 2005). [\\\"Fedora for Itanium taking baby steps\\\"](https://www.cnet.com/culture/fedora-for-itanium-taking-baby-steps/). _CNET_. Retrieved 2023-07-04.\",\"url\":\"https://www.cnet.com/culture/fedora-for-itanium-taking-baby-steps/\",\"favicon\":\"\"},{\"id\":\"188\",\"title\":\"** Connor, Deni (2005-01-06). [\\\"Novell releases SuSE Linux for HP Itanium servers\\\"](https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html). _Network World_. [Archived](https://web.archive.org/web/20211029172431/https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"description\":\"188. **^** Connor, Deni (2005-01-06). [\\\"Novell releases SuSE Linux for HP Itanium servers\\\"](https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html). _Network World_. [Archived](https://web.archive.org/web/20211029172431/https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"url\":\"https://www.networkworld.com/article/2328219/novell-releases-suse-linux-for-hp-itanium-servers.html\",\"favicon\":\"\"},{\"id\":\"189\",\"title\":\"** [\\\"CentOS 5 Linux released\\\"](https://www.itpro.co.uk/110119/centos-5-linux-released). _IT PRO_. 14 April 2007. [Archived](https://web.archive.org/web/20211029170900/https://www.itpro.co.uk/110119/centos-5-linux-released) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"description\":\"189. **^** [\\\"CentOS 5 Linux released\\\"](https://www.itpro.co.uk/110119/centos-5-linux-released). _IT PRO_. 14 April 2007. [Archived](https://web.archive.org/web/20211029170900/https://www.itpro.co.uk/110119/centos-5-linux-released) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"url\":\"https://www.itpro.co.uk/110119/centos-5-linux-released\",\"favicon\":\"\"},{\"id\":\"190\",\"title\":\"** [\\\"Debian Ports\\\"](https://www.ports.debian.org). Retrieved 2024-10-27.\",\"description\":\"190. **^** [\\\"Debian Ports\\\"](https://www.ports.debian.org). Retrieved 2024-10-27.\",\"url\":\"https://www.ports.debian.org\",\"favicon\":\"\"},{\"id\":\"191\",\"title\":\"** [\\\"Slackware for IA-64 is here! Get E P I C !\\\"](http://epic-slack.org/#!index.md#2024-05-15). 2024-05-15. Retrieved 2025-01-26.\",\"description\":\"191. **^** [\\\"Slackware for IA-64 is here! Get E P I C !\\\"](http://epic-slack.org/#!index.md#2024-05-15). 2024-05-15. Retrieved 2025-01-26.\",\"url\":\"http://epic-slack.org/#!index.md#2024-05-15\",\"favicon\":\"\"},{\"id\":\"192\",\"title\":\"** [\\\"Project:IA-64\\\"](https://wiki.gentoo.org/wiki/Project:IA-64). [Archived](https://web.archive.org/web/20180916235508/https://wiki.gentoo.org/wiki/Project:IA-64) from the original on 2018-09-16. Retrieved 2015-07-12. \\\"The Gentoo/IA-64 Project works to keep Gentoo the most up to date and fastest IA-64 distribution available.\\\"\",\"description\":\"192. **^** [\\\"Project:IA-64\\\"](https://wiki.gentoo.org/wiki/Project:IA-64). [Archived](https://web.archive.org/web/20180916235508/https://wiki.gentoo.org/wiki/Project:IA-64) from the original on 2018-09-16. Retrieved 2015-07-12. \\\"The Gentoo/IA-64 Project works to keep Gentoo the most up to date and fastest IA-64 distribution available.\\\"\",\"url\":\"https://wiki.gentoo.org/wiki/Project:IA-64\",\"favicon\":\"\"},{\"id\":\"193\",\"title\":\"** [\\\"Summary of Gentoo Council meeting 2024-07-21\\\"](https://projects.gentoo.org/council/meeting-logs/20240721-summary.txt). Retrieved 2024-08-15. \\\"The Council members agreed on deprecated ia64 arch\\\"\",\"description\":\"193. **^** [\\\"Summary of Gentoo Council meeting 2024-07-21\\\"](https://projects.gentoo.org/council/meeting-logs/20240721-summary.txt). Retrieved 2024-08-15. \\\"The Council members agreed on deprecated ia64 arch\\\"\",\"url\":\"https://projects.gentoo.org/council/meeting-logs/20240721-summary.txt\",\"favicon\":\"\"},{\"id\":\"194\",\"title\":\"** [\\\"T2 24.12 \\\"Sky's the Limit!\\\"\\\"](https://t2sde.org/#news-2024-12-19). 2024-12-19. Retrieved 2025-01-26. \\\"Support and stability was improved for SPARC64, Intel Itanium IA-64, Sony PS3, [...]\\\"\",\"description\":\"194. **^** [\\\"T2 24.12 \\\"Sky's the Limit!\\\"\\\"](https://t2sde.org/#news-2024-12-19). 2024-12-19. Retrieved 2025-01-26. \\\"Support and stability was improved for SPARC64, Intel Itanium IA-64, Sony PS3, [...]\\\"\",\"url\":\"https://t2sde.org/#news-2024-12-19\",\"favicon\":\"\"},{\"id\":\"195\",\"title\":\"** Ricknäs, Mikael (2009-12-21). [\\\"Red Hat to drop Itanium support in Enterprise Linux 6\\\"](https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. [Archived](https://web.archive.org/web/20211028172143/https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html) from the original on 2021-10-28. Retrieved 2021-10-14.\",\"description\":\"195. **^** Ricknäs, Mikael (2009-12-21). [\\\"Red Hat to drop Itanium support in Enterprise Linux 6\\\"](https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. [Archived](https://web.archive.org/web/20211028172143/https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html) from the original on 2021-10-28. Retrieved 2021-10-14.\",\"url\":\"https://www.computerworld.com/article/2522241/red-hat-to-drop-itanium-support-in-enterprise-linux-6.html\",\"favicon\":\"\"},{\"id\":\"196\",\"title\":\"** Clark, Jack. [\\\"SPARC and Itanium support discontinued in Ubuntu 10.10\\\"](https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/). _ZDNet_. [Archived](https://web.archive.org/web/20211029180056/https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"description\":\"196. **^** Clark, Jack. [\\\"SPARC and Itanium support discontinued in Ubuntu 10.10\\\"](https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/). _ZDNet_. [Archived](https://web.archive.org/web/20211029180056/https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"url\":\"https://www.zdnet.com/article/sparc-and-itanium-support-discontinued-in-ubuntu-10-10/\",\"favicon\":\"\"},{\"id\":\"197\",\"title\":\"** Anderson, Tim. [\\\"'It's dead, Jim': Torvalds marks Intel Itanium processors as orphaned in Linux kernel\\\"](https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/). _[The Register](The_Register \\\"The Register\\\")_. [Archived](https://web.archive.org/web/20211029174912/https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"description\":\"197. **^** Anderson, Tim. [\\\"'It's dead, Jim': Torvalds marks Intel Itanium processors as orphaned in Linux kernel\\\"](https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/). _[The Register](The_Register \\\"The Register\\\")_. [Archived](https://web.archive.org/web/20211029174912/https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/) from the original on 2021-10-29. Retrieved 2021-10-14.\",\"url\":\"https://www.theregister.com/2021/02/01/linux_pulls_itanium_support/\",\"favicon\":\"\"},{\"id\":\"198\",\"title\":\"** [\\\"kernel/git/torvalds/linux.git - Linux kernel source tree\\\"](https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a). _[kernel.org](Kernel.org \\\"Kernel.org\\\")_. [Archived](https://web.archive.org/web/20211103183816/https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a) from the original on 2021-11-03. Retrieved 2021-10-14.\",\"description\":\"198. **^** [\\\"kernel/git/torvalds/linux.git - Linux kernel source tree\\\"](https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a). _[kernel.org](Kernel.org \\\"Kernel.org\\\")_. [Archived](https://web.archive.org/web/20211103183816/https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a) from the original on 2021-11-03. Retrieved 2021-10-14.\",\"url\":\"https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=228345bf98cd78f91d007478a51f9a471489e44a\",\"favicon\":\"\"},{\"id\":\"199\",\"title\":\"** [\\\"kernel/git/next/linux-next.git - The linux-next integration testing tree\\\"](https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=cf8e8658100d4eae80ce9b21f7a81cb024dd5057). _git.kernel.org_. Retrieved 2023-09-18.\",\"description\":\"199. **^** [\\\"kernel/git/next/linux-next.git - The linux-next integration testing tree\\\"](https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=cf8e8658100d4eae80ce9b21f7a81cb024dd5057). _git.kernel.org_. Retrieved 2023-09-18.\",\"url\":\"https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?id=cf8e8658100d4eae80ce9b21f7a81cb024dd5057\",\"favicon\":\"\"},{\"id\":\"200\",\"title\":\"** [\\\"Linux 6.7 Set To Drop Support For Itanium IA-64\\\"](https://www.phoronix.com/news/Linux-6.7-To-Drop-Itanium-IA-64). _www.phoronix.com_. Retrieved 2023-09-18.\",\"description\":\"200. **^** [\\\"Linux 6.7 Set To Drop Support For Itanium IA-64\\\"](https://www.phoronix.com/news/Linux-6.7-To-Drop-Itanium-IA-64). _www.phoronix.com_. Retrieved 2023-09-18.\",\"url\":\"https://www.phoronix.com/news/Linux-6.7-To-Drop-Itanium-IA-64\",\"favicon\":\"\"},{\"id\":\"201\",\"title\":\"** [\\\"linux-ia64\\\"](https://github.com/linux-ia64/). _GitHub_. Retrieved October 1, 2024. \\\"Maintenance and development of the Linux operating system for Intel Itanium architecture (IA-64)\\\"\",\"description\":\"201. **^** [\\\"linux-ia64\\\"](https://github.com/linux-ia64/). _GitHub_. Retrieved October 1, 2024. \\\"Maintenance and development of the Linux operating system for Intel Itanium architecture (IA-64)\\\"\",\"url\":\"https://github.com/linux-ia64/\",\"favicon\":\"\"},{\"id\":\"202\",\"title\":\"** [\\\"EPIC Linux\\\"](http://epic-linux.org/). Retrieved October 1, 2024.\",\"description\":\"202. **^** [\\\"EPIC Linux\\\"](http://epic-linux.org/). Retrieved October 1, 2024.\",\"url\":\"http://epic-linux.org/\",\"favicon\":\"\"},{\"id\":\"203\",\"title\":\"** [\\\"Compaq OpenVMS Times\\\"](https://web.archive.org/web/20060302213751/http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf) (PDF). January 2002. Archived from [the original](http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf) (PDF) on March 2, 2006.\",\"description\":\"203. **^** [\\\"Compaq OpenVMS Times\\\"](https://web.archive.org/web/20060302213751/http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf) (PDF). January 2002. Archived from [the original](http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf) (PDF) on March 2, 2006.\",\"url\":\"https://web.archive.org/web/20060302213751/http://h71000.www7.hp.com/openvmstimes/openvmstimes.pdf\",\"favicon\":\"\"},{\"id\":\"204\",\"title\":\"_**a**_ _**b**_ _**c**_ Clair Grant (June 2005). [\\\"Porting OpenVMS to HP Integrity Servers\\\"](http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf) (PDF). _OpenVMS Technical Journal_. **6**. [Archived](https://web.archive.org/web/20211122133713/http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf) (PDF) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"description\":\"204. ^ _**a**_ _**b**_ _**c**_ Clair Grant (June 2005). [\\\"Porting OpenVMS to HP Integrity Servers\\\"](http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf) (PDF). _OpenVMS Technical Journal_. **6**. [Archived](https://web.archive.org/web/20211122133713/http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf) (PDF) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"url\":\"http://www.decus.de/events/alphamigration/vortraege/porting_openvms_to_integrity.pdf\",\"favicon\":\"\"},{\"id\":\"205\",\"title\":\"** Patrick Thibodeau (July 31, 2014). [\\\"HP gives OpenVMS new life\\\"](https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. [Archived](https://web.archive.org/web/20211030234001/https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html) from the original on 2021-10-30. Retrieved 2021-10-21.\",\"description\":\"205. **^** Patrick Thibodeau (July 31, 2014). [\\\"HP gives OpenVMS new life\\\"](https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html). _[Computerworld](Computerworld \\\"Computerworld\\\")_. [Archived](https://web.archive.org/web/20211030234001/https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html) from the original on 2021-10-30. Retrieved 2021-10-21.\",\"url\":\"https://www.computerworld.com/article/2490683/operating-systems-hp-gives-openvms-new-life.html\",\"favicon\":\"\"},{\"id\":\"206\",\"title\":\"** [\\\"OpenVMS Roadmap\\\"](https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us). HPE. July 2019. [Archived](https://web.archive.org/web/20211122133712/https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"description\":\"206. **^** [\\\"OpenVMS Roadmap\\\"](https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us). HPE. July 2019. [Archived](https://web.archive.org/web/20211122133712/https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"url\":\"https://support.hpe.com/hpesc/public/docDisplay?docId=a00083646en_us\",\"favicon\":\"\"},{\"id\":\"207\",\"title\":\"_**a**_ _**b**_ [\\\"OpenVMS – A guide to the strategy and roadmap\\\"](https://vmssoftware.com/about/roadmap/). _VSI_. Retrieved 2025-05-13.\",\"description\":\"207. ^ _**a**_ _**b**_ [\\\"OpenVMS – A guide to the strategy and roadmap\\\"](https://vmssoftware.com/about/roadmap/). _VSI_. Retrieved 2025-05-13.\",\"url\":\"https://vmssoftware.com/about/roadmap/\",\"favicon\":\"\"},{\"id\":\"208\",\"title\":\"** [\\\"HPE NonStop OS\\\"](https://www.hpe.com/psnow/doc/4AA0-6149ENW). HPE. April 2018. [Archived](https://web.archive.org/web/20211122135935/https://www.hpe.com/psnow/doc/4AA0-6149ENW) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"description\":\"208. **^** [\\\"HPE NonStop OS\\\"](https://www.hpe.com/psnow/doc/4AA0-6149ENW). HPE. April 2018. [Archived](https://web.archive.org/web/20211122135935/https://www.hpe.com/psnow/doc/4AA0-6149ENW) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"url\":\"https://www.hpe.com/psnow/doc/4AA0-6149ENW\",\"favicon\":\"\"},{\"id\":\"209\",\"title\":\"** [\\\"HPE NonStop family of systems\\\"](https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf) (PDF). HPE. May 2021. [Archived](https://web.archive.org/web/20220121201745/https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf) (PDF) from the original on 2022-01-21. Retrieved 2021-11-22.\",\"description\":\"209. **^** [\\\"HPE NonStop family of systems\\\"](https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf) (PDF). HPE. May 2021. [Archived](https://web.archive.org/web/20220121201745/https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf) (PDF) from the original on 2022-01-21. Retrieved 2021-11-22.\",\"url\":\"https://assets.ext.hpe.com/is/content/hpedam/documents/4aa4-2000-2999/4aa4-2988/4aa4-2988enw.pdf\",\"favicon\":\"\"},{\"id\":\"210\",\"title\":\"** Prashanth Kamath U (2019-07-30). [\\\"News from HPE's NonStop Enterprise Division\\\"](https://connect2nonstop.com/2371-2/). _The Connection_. [Archived](https://web.archive.org/web/20211122140545/https://connect2nonstop.com/2371-2/) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"description\":\"210. **^** Prashanth Kamath U (2019-07-30). [\\\"News from HPE's NonStop Enterprise Division\\\"](https://connect2nonstop.com/2371-2/). _The Connection_. [Archived](https://web.archive.org/web/20211122140545/https://connect2nonstop.com/2371-2/) from the original on 2021-11-22. Retrieved 2021-11-22.\",\"url\":\"https://connect2nonstop.com/2371-2/\",\"favicon\":\"\"},{\"id\":\"211\",\"title\":\"** [\\\"Intel Itanium IA-64 Support To Be Deprecated By GCC 10, Planned Removal In GCC 11\\\"](https://www.phoronix.com/scan.php?page=news_item\u0026px=Intel-IA-64-GCC-Deprecation). _Phoronix_. [Archived](https://web.archive.org/web/20200711001829/https://www.phoronix.com/scan.php?page=news_item\u0026px=Intel-IA-64-GCC-Deprecation) from the original on 2020-07-11. Retrieved 2020-07-09.\",\"description\":\"211. **^** [\\\"Intel Itanium IA-64 Support To Be Deprecated By GCC 10, Planned Removal In GCC 11\\\"](https://www.phoronix.com/scan.php?page=news_item\u0026px=Intel-IA-64-GCC-Deprecation). _Phoronix_. [Archived](https://web.archive.org/web/20200711001829/https://www.phoronix.com/scan.php?page=news_item\u0026px=Intel-IA-64-GCC-Deprecation) from the original on 2020-07-11. Retrieved 2020-07-09.\",\"url\":\"https://www.phoronix.com/scan.php?page=news_item\u0026px=Intel-IA-64-GCC-Deprecation\",\"favicon\":\"\"},{\"id\":\"212\",\"title\":\"** [\\\"Remove the IA-64 backend. · llvm/llvm-project@1715115 · GitHub\\\"](https://github.com/llvm/llvm-project/commit/17151155ed8f83dcbb5db69bca2839ac2da19e0e). _GitHub_. Jul 24, 2009.\",\"description\":\"212. **^** [\\\"Remove the IA-64 backend. · llvm/llvm-project@1715115 · GitHub\\\"](https://github.com/llvm/llvm-project/commit/17151155ed8f83dcbb5db69bca2839ac2da19e0e). _GitHub_. Jul 24, 2009.\",\"url\":\"https://github.com/llvm/llvm-project/commit/17151155ed8f83dcbb5db69bca2839ac2da19e0e\",\"favicon\":\"\"},{\"id\":\"213\",\"title\":\"** Novakovic, Nebojsa (September 25, 2008). [\\\"Supercomputing now dominated by X86 architecture\\\"](https://web.archive.org/web/20080927080239/http://www.theinquirer.net/gb/inquirer/news/2008/09/24/idc-performance-computing). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on September 27, 2008. Retrieved September 27, 2008.\",\"description\":\"213. **^** Novakovic, Nebojsa (September 25, 2008). [\\\"Supercomputing now dominated by X86 architecture\\\"](https://web.archive.org/web/20080927080239/http://www.theinquirer.net/gb/inquirer/news/2008/09/24/idc-performance-computing). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on September 27, 2008. Retrieved September 27, 2008.\",\"url\":\"https://web.archive.org/web/20080927080239/http://www.theinquirer.net/gb/inquirer/news/2008/09/24/idc-performance-computing\",\"favicon\":\"\"},{\"id\":\"214\",\"title\":\"** Butler, Andrew (October 3, 2008). [\\\"Preparing for Tukwila: The Next Generation of Intel's Itanium Processor Family\\\"](https://web.archive.org/web/20090214114712/http://www.gartner.com/DisplayDocument?ref=g_rss\u0026id=770312). Archived from [the original](http://www.gartner.com/DisplayDocument?ref=g_rss\u0026id=770312) on February 14, 2009. Retrieved October 21, 2008.\",\"description\":\"214. **^** Butler, Andrew (October 3, 2008). [\\\"Preparing for Tukwila: The Next Generation of Intel's Itanium Processor Family\\\"](https://web.archive.org/web/20090214114712/http://www.gartner.com/DisplayDocument?ref=g_rss\u0026id=770312). Archived from [the original](http://www.gartner.com/DisplayDocument?ref=g_rss\u0026id=770312) on February 14, 2009. Retrieved October 21, 2008.\",\"url\":\"https://web.archive.org/web/20090214114712/http://www.gartner.com/DisplayDocument?ref=g_rss\u0026id=770312\",\"favicon\":\"\"},{\"id\":\"215\",\"title\":\"** [\\\"Processor Generation / Itanium 2 Montecito\\\"](https://www.top500.org/statistics/list/). _[TOP500](TOP500 \\\"TOP500\\\") web site_. Retrieved June 6, 2022. Select \\\"June 2012\\\" and \\\"Processor Generation\\\"\",\"description\":\"215. **^** [\\\"Processor Generation / Itanium 2 Montecito\\\"](https://www.top500.org/statistics/list/). _[TOP500](TOP500 \\\"TOP500\\\") web site_. Retrieved June 6, 2022. Select \\\"June 2012\\\" and \\\"Processor Generation\\\"\",\"url\":\"https://www.top500.org/statistics/list/\",\"favicon\":\"\"},{\"id\":\"216\",\"title\":\"** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (May 6, 2004). [\\\"HP rides Hondo to super-sized Itanium servers\\\"](https://www.theregister.com/2004/05/06/hp_mx2_itaniummodule/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"216. **^** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (May 6, 2004). [\\\"HP rides Hondo to super-sized Itanium servers\\\"](https://www.theregister.com/2004/05/06/hp_mx2_itaniummodule/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"Ashlee_Vance \\\"Ashlee Vance\\\"\",\"favicon\":\"\"},{\"id\":\"217\",\"title\":\"** [\\\"New Intel Itanium Processor 9500 Delivers Breakthrough Capabilities for Mission-Critical Computing\\\"](https://web.archive.org/web/20121112014247/http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing) (Press release). Intel. Archived from [the original](http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing) on November 12, 2012. Retrieved November 9, 2012.\",\"description\":\"217. **^** [\\\"New Intel Itanium Processor 9500 Delivers Breakthrough Capabilities for Mission-Critical Computing\\\"](https://web.archive.org/web/20121112014247/http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing) (Press release). Intel. Archived from [the original](http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing) on November 12, 2012. Retrieved November 9, 2012.\",\"url\":\"https://web.archive.org/web/20121112014247/http://newsroom.intel.com/community/intel_newsroom/blog/2012/11/08/new-intel-itanium-processor-9500-delivers-breakthrough-capabilities-for-mission-critical-computing\",\"favicon\":\"\"},{\"id\":\"218\",\"title\":\"** Shilov, Anton. [\\\"Intel Launches Eight-Core Itanium 9500 \\\"Poulson\\\" Mission-Critical Server Processor\\\"](https://web.archive.org/web/20121110213532/http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html). X-bit Labs. Archived from [the original](http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html) on November 10, 2012. Retrieved November 9, 2012.\",\"description\":\"218. **^** Shilov, Anton. [\\\"Intel Launches Eight-Core Itanium 9500 \\\"Poulson\\\" Mission-Critical Server Processor\\\"](https://web.archive.org/web/20121110213532/http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html). X-bit Labs. Archived from [the original](http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html) on November 10, 2012. Retrieved November 9, 2012.\",\"url\":\"https://web.archive.org/web/20121110213532/http://www.xbitlabs.com/news/cpu/display/20121108120233_Intel_Launches_Eight_Core_Itanium_9500_Poulson_Mission_Critical_Server_Processor.html\",\"favicon\":\"\"},{\"id\":\"219\",\"title\":\"** Undy, Steve. [\\\"WHITE PAPER Intel Itanium Processor 9500 Series\\\"](https://web.archive.org/web/20130616020413/http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf) (PDF). Intel. Archived from [the original](http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf) (PDF) on June 16, 2013. Retrieved November 9, 2012.\",\"description\":\"219. **^** Undy, Steve. [\\\"WHITE PAPER Intel Itanium Processor 9500 Series\\\"](https://web.archive.org/web/20130616020413/http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf) (PDF). Intel. Archived from [the original](http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf) (PDF) on June 16, 2013. Retrieved November 9, 2012.\",\"url\":\"https://web.archive.org/web/20130616020413/http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/itanium-9500-massive-parallelism-mission-critical-computing-paper.pdf\",\"favicon\":\"\"},{\"id\":\"220\",\"title\":\"** Orlowski, Andrew (January 23, 2001). [\\\"Benchmarks – Itanic 32bit emulation is 'unusable'. No kidding — slower than a P100\\\"](https://www.theregister.com/2001/01/23/benchmarks_itanic_32bit_emulation/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"220. **^** Orlowski, Andrew (January 23, 2001). [\\\"Benchmarks – Itanic 32bit emulation is 'unusable'. No kidding — slower than a P100\\\"](https://www.theregister.com/2001/01/23/benchmarks_itanic_32bit_emulation/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"https://www.theregister.com/2001/01/23/benchmarks_itanic_32bit_emulation/\",\"favicon\":\"\"},{\"id\":\"221\",\"title\":\"** [Dvorak, John C.](John_C._Dvorak \\\"John C. Dvorak\\\") (January 26, 2009). [\\\"How the Itanium Killed the Computer Industry\\\"](https://web.archive.org/web/20120608105627/http://www.pcmag.com/article.aspx/curl/2339629). _[PC Mag](PC_Mag \\\"PC Mag\\\")_. Archived from [the original](https://www.pcmag.com/article.aspx/curl/2339629) on June 8, 2012. Retrieved April 15, 2012.\",\"description\":\"221. **^** [Dvorak, John C.](John_C._Dvorak \\\"John C. Dvorak\\\") (January 26, 2009). [\\\"How the Itanium Killed the Computer Industry\\\"](https://web.archive.org/web/20120608105627/http://www.pcmag.com/article.aspx/curl/2339629). _[PC Mag](PC_Mag \\\"PC Mag\\\")_. Archived from [the original](https://www.pcmag.com/article.aspx/curl/2339629) on June 8, 2012. Retrieved April 15, 2012.\",\"url\":\"John_C._Dvorak \\\"John C. Dvorak\\\"\",\"favicon\":\"\"},{\"id\":\"222\",\"title\":\"** Knuth, Donald E. (April 25, 2008). [\\\"Interview with Donald Knuth\\\"](http://www.informit.com/articles/article.aspx?p=1193856). InformIT. [Archived](https://web.archive.org/web/20210223015337/https://www.informit.com/articles/article.aspx?p=1193856) from the original on February 23, 2021. Retrieved April 1, 2010.\",\"description\":\"222. **^** Knuth, Donald E. (April 25, 2008). [\\\"Interview with Donald Knuth\\\"](http://www.informit.com/articles/article.aspx?p=1193856). InformIT. [Archived](https://web.archive.org/web/20210223015337/https://www.informit.com/articles/article.aspx?p=1193856) from the original on February 23, 2021. Retrieved April 1, 2010.\",\"url\":\"http://www.informit.com/articles/article.aspx?p=1193856\",\"favicon\":\"\"},{\"id\":\"223\",\"title\":\"** Reger, Dan (April 2, 2010). [\\\"Windows Server 2008 R2 to Phase Out Itanium\\\"](https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/). _Windows Server Blog_. [Archived](https://web.archive.org/web/20180613111922/https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/) from the original on June 13, 2018. Retrieved July 29, 2018.\",\"description\":\"223. **^** Reger, Dan (April 2, 2010). [\\\"Windows Server 2008 R2 to Phase Out Itanium\\\"](https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/). _Windows Server Blog_. [Archived](https://web.archive.org/web/20180613111922/https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/) from the original on June 13, 2018. Retrieved July 29, 2018.\",\"url\":\"https://cloudblogs.microsoft.com/windowsserver/2010/04/02/windows-server-2008-r2-to-phase-out-itanium/\",\"favicon\":\"\"},{\"id\":\"224\",\"title\":\"** Morgan, Timothy Prickett (December 18, 2009). [\\\"Red Hat pulls plug on Itanium with RHEL 6\\\"](https://www.theregister.com/2009/12/18/redhat_rhel6_itanium_dead/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"description\":\"224. **^** Morgan, Timothy Prickett (December 18, 2009). [\\\"Red Hat pulls plug on Itanium with RHEL 6\\\"](https://www.theregister.com/2009/12/18/redhat_rhel6_itanium_dead/). _[The Register](The_Register \\\"The Register\\\")_. Retrieved November 25, 2022.\",\"url\":\"https://www.theregister.com/2009/12/18/redhat_rhel6_itanium_dead/\",\"favicon\":\"\"},{\"id\":\"225\",\"title\":\"** Nystedt, Dan (March 22, 2011). [\\\"Oracle stops developing software for Intel's Itanium Chips\\\"](https://www.pcworld.com/article/495910/article-2090.html). _[PC World](PC_World \\\"PC World\\\")_. [Archived](https://web.archive.org/web/20211230101153/https://www.pcworld.com/article/495910/article-2090.html) from the original on December 30, 2021. Retrieved December 30, 2021.\",\"description\":\"225. **^** Nystedt, Dan (March 22, 2011). [\\\"Oracle stops developing software for Intel's Itanium Chips\\\"](https://www.pcworld.com/article/495910/article-2090.html). _[PC World](PC_World \\\"PC World\\\")_. [Archived](https://web.archive.org/web/20211230101153/https://www.pcworld.com/article/495910/article-2090.html) from the original on December 30, 2021. Retrieved December 30, 2021.\",\"url\":\"https://www.pcworld.com/article/495910/article-2090.html\",\"favicon\":\"\"},{\"id\":\"226\",\"title\":\"** [\\\"HP wins judgment in Itanium suit against Oracle\\\"](https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/). _Ars Technica_. August 2012. [Archived](https://web.archive.org/web/20201112030259/https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/) from the original on November 12, 2020. Retrieved July 1, 2016.\",\"description\":\"226. **^** [\\\"HP wins judgment in Itanium suit against Oracle\\\"](https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/). _Ars Technica_. August 2012. [Archived](https://web.archive.org/web/20201112030259/https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/) from the original on November 12, 2020. Retrieved July 1, 2016.\",\"url\":\"https://arstechnica.com/information-technology/2012/08/hp-wins-judgement-in-itanium-suit-against-oracle/\",\"favicon\":\"\"},{\"id\":\"227\",\"title\":\"** [\\\"HP awarded $3B in damages from Oracle over Itanium database cancelation\\\"](https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/). _Ars Technica_. July 2016. [Archived](https://web.archive.org/web/20201108090154/https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/) from the original on November 8, 2020. Retrieved July 1, 2016.\",\"description\":\"227. **^** [\\\"HP awarded $3B in damages from Oracle over Itanium database cancelation\\\"](https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/). _Ars Technica_. July 2016. [Archived](https://web.archive.org/web/20201108090154/https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/) from the original on November 8, 2020. Retrieved July 1, 2016.\",\"url\":\"https://arstechnica.com/information-technology/2016/06/hp-awarded-3b-in-damages-from-oracle-over-itanium-database-cancellation/\",\"favicon\":\"\"},{\"id\":\"228\",\"title\":\"** [\\\"Oracle Loses $3 Million Verdict For Ditching HP Itanium Chip\\\"](https://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages). _Bloomberg.com_. 30 June 2016. [Archived](https://web.archive.org/web/20160701011939/http://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages) from the original on 2016-07-01. Retrieved July 1, 2016.\",\"description\":\"228. **^** [\\\"Oracle Loses $3 Million Verdict For Ditching HP Itanium Chip\\\"](https://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages). _Bloomberg.com_. 30 June 2016. [Archived](https://web.archive.org/web/20160701011939/http://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages) from the original on 2016-07-01. Retrieved July 1, 2016.\",\"url\":\"https://www.bloomberg.com/news/articles/2016-06-30/oracle-ordered-to-pay-hp-3-billion-by-jury-for-itanium-damages\",\"favicon\":\"\"},{\"id\":\"229\",\"title\":\"** Brittain, Blake (15 June 2021). [\\\"Oracle loses bid to upend HP's $3 billion win\\\"](https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/). _Reuters_. [Archived](https://web.archive.org/web/20210709191923/https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/) from the original on 2021-07-09. Retrieved July 7, 2021.\",\"description\":\"229. **^** Brittain, Blake (15 June 2021). [\\\"Oracle loses bid to upend HP's $3 billion win\\\"](https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/). _Reuters_. [Archived](https://web.archive.org/web/20210709191923/https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/) from the original on 2021-07-09. Retrieved July 7, 2021.\",\"url\":\"https://www.reuters.com/legal/transactional/oracle-loses-bid-upend-hps-3-billion-win-2021-06-14/\",\"favicon\":\"\"},{\"id\":\"230\",\"title\":\"** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (May 21, 2009). [\\\"A Decade Later, Intel's Itanium Chip Makes a Profit\\\"](https://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/). _[The New York Times](The_New_York_Times \\\"The New York Times\\\")_. [Archived](https://web.archive.org/web/20111104141808/http://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/) from the original on November 4, 2011. Retrieved April 7, 2010.\",\"description\":\"230. **^** [Vance, Ashlee](Ashlee_Vance \\\"Ashlee Vance\\\") (May 21, 2009). [\\\"A Decade Later, Intel's Itanium Chip Makes a Profit\\\"](https://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/). _[The New York Times](The_New_York_Times \\\"The New York Times\\\")_. [Archived](https://web.archive.org/web/20111104141808/http://bits.blogs.nytimes.com/2009/11/17/a-decade-later-intels-itanium-chip-makes-a-profit/) from the original on November 4, 2011. Retrieved April 7, 2010.\",\"url\":\"Ashlee_Vance \\\"Ashlee Vance\\\"\",\"favicon\":\"\"},{\"id\":\"231\",\"title\":\"** Darling, Patrick (March 23, 2011). [\\\"Intel Reaffirms Commitment to Itanium\\\"](https://web.archive.org/web/20200327004812/https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt). _Chip Shots_. Intel. Archived from [the original](https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt) on March 27, 2020. Retrieved May 20, 2020.\",\"description\":\"231. **^** Darling, Patrick (March 23, 2011). [\\\"Intel Reaffirms Commitment to Itanium\\\"](https://web.archive.org/web/20200327004812/https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt). _Chip Shots_. Intel. Archived from [the original](https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt) on March 27, 2020. Retrieved May 20, 2020.\",\"url\":\"https://web.archive.org/web/20200327004812/https://newsroom.intel.com/chip-shots/chip-shot-intel-reaffirms-commitment-to-itanium/#gs.6ytayt\",\"favicon\":\"\"},{\"id\":\"232\",\"title\":\"** Manek Dubash (July 20, 2006). [\\\"Will Intel abandon the Itanium?\\\"](https://web.archive.org/web/20110219212053/http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/). [Techworld](Techworld \\\"Techworld\\\"). Archived from [the original](http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/) on February 19, 2011. Retrieved December 19, 2010. \\\"Once touted by Intel as a replacement for the x86 product line, expectations for Itanium have been throttled well back.\\\"\",\"description\":\"232. **^** Manek Dubash (July 20, 2006). [\\\"Will Intel abandon the Itanium?\\\"](https://web.archive.org/web/20110219212053/http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/). [Techworld](Techworld \\\"Techworld\\\"). Archived from [the original](http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/) on February 19, 2011. Retrieved December 19, 2010. \\\"Once touted by Intel as a replacement for the x86 product line, expectations for Itanium have been throttled well back.\\\"\",\"url\":\"https://web.archive.org/web/20110219212053/http://features.techworld.com/operating-systems/2690/will-intel-abandon-the-itanium/\",\"favicon\":\"\"},{\"id\":\"233\",\"title\":\"** Demerjian, Charlie (September 26, 2003). [\\\"Why Intel's Prescott will use AMD64 extensions\\\"](https://web.archive.org/web/20091010181925/http://www.theinquirer.net/inquirer/news/1029651/why-intels-prescott-will-use-amd64--extensions). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on October 10, 2009. Retrieved October 7, 2009.\",\"description\":\"233. **^** Demerjian, Charlie (September 26, 2003). [\\\"Why Intel's Prescott will use AMD64 extensions\\\"](https://web.archive.org/web/20091010181925/http://www.theinquirer.net/inquirer/news/1029651/why-intels-prescott-will-use-amd64--extensions). _[The Inquirer](The_Inquirer \\\"The Inquirer\\\")_. Archived from the original on October 10, 2009. Retrieved October 7, 2009.\",\"url\":\"https://web.archive.org/web/20091010181925/http://www.theinquirer.net/inquirer/news/1029651/why-intels-prescott-will-use-amd64--extensions\",\"favicon\":\"\"}],\"images\":[],\"fixedIssues\":[{\"criticality\":\"Critical\",\"issueType\":\"Mechanism/Specification Error\",\"problematicText\":\"Kittison\",\"explanation\":\"The codename is misspelled as \\\"Kittison\\\" in the core names list and infobox; the correct spelling is \\\"Kittson\\\" for the Itanium 9700 series, the final generation released in 2017.\",\"fixedText\":\"Correct \\\"Kittison\\\" to \\\"Kittson\\\" in the core names list and infobox.\",\"evidenceSource\":\"[7][8]\"},{\"criticality\":\"Critical\",\"issueType\":\"Scope/Applicability Misstatement\",\"problematicText\":\"Microarchitecture| P7\",\"explanation\":\"P7 was the internal codename only for the Merced microarchitecture (first Itanium generation); the family includes multiple subsequent microarchitectures (e.g., Madison, Montecito, Poulson), making \\\"P7\\\" inaccurate for the entire line.\",\"fixedText\":\"Replace with \\\"Merced, Madison, Montecito, etc.\\\" to reflect the family.\",\"evidenceSource\":\"[13][16]\"},{\"criticality\":\"Critical\",\"issueType\":\"Source/Citation Mismatch\",\"problematicText\":\"engineers said \\\"we could run circles around PowerPC...we could kill the x86\\\".\",\"explanation\":\"This specific historical quote about early expectations lacks a citation in the intro, though it is contentious hype that requires sourcing for verifiability.\",\"fixedText\":\"Add citation [22] immediately after the sentence.\",\"evidenceSource\":\"[22]\"},{\"criticality\":\"Critical\",\"issueType\":\"Missing Information\",\"problematicText\":\"[No specific text; gap in support status]\",\"explanation\":\"The section covers hardware discontinuation but omits the end of standard software support for key OS like HP-UX in December 2025, relevant as of the current date (October 2025) for completeness on the architecture's lifecycle.\",\"fixedText\":\"Add: \\\"Standard support for HP-UX 11i v3, the primary OS for Itanium systems, ends on December 31, 2025.[](https://www.hpe.com/global/softwarereleases/releases-media2/HPEredesign/latest/AR2505/AR2505_OEUR_Letter_English.pdf)\\\" after the discontinuation mention.\",\"evidenceSource\":\"[] (https://www.hpe.com/global/softwarereleases/releases-media2/HPEredesign/latest/AR2505/AR2505_OEUR_Letter_English.pdf)\"},{\"criticality\":\"Critical\",\"issueType\":\"Source/Citation Mismatch\",\"problematicText\":\"In December 2012, IDC released a research report stating that Itanium server shipments would remain flat through 2016, with annual shipment of 26,000 systems (a decline of over 50% compared to shipments in 2008).[147]\",\"explanation\":\"The cited source (a 2013 PCWorld article on Intel's Itanium plans) does not mention any December 2012 IDC report, the figure of 26,000 systems, or projections through 2016. Web searches for confirmation yield no independent verification of this specific IDC report or numbers, suggesting the claim is unsupported or misattributed.\",\"fixedText\":\"Remove the entire sentence, as no supporting evidence found. If a correct source is identified, replace with cited accurate projection; otherwise, omit to maintain verifiability.\",\"evidenceSource\":\"Browse of ref 147; web search results primarily referencing Wikipedia itself without primary sources.\"},{\"criticality\":\"Critical\",\"issueType\":\"Missing Information\",\"problematicText\":\"[No specific text; entire section post-2012]\",\"explanation\":\"The section covers market share up to 2012 projections but lacks any data or summary on actual trends from 2013 to discontinuation in 2021. Given the current date (2025), this creates a timeliness/currency gap, as Itanium shipments declined further to negligible levels by the end, becoming exclusive to HPE mission-critical systems. This omits key historical closure for a complete overview.\",\"fixedText\":\"Add a brief paragraph summarizing post-2012 decline, noting continued drop in shipments, niche use by HPE until 2021 EOL, with citation to reliable source on discontinuation (e.g., ref [1] or external).\",\"evidenceSource\":\"Article intro and refs [1], [9]; web searches confirming sharp decline and final shipments in 2021 with no public volume data post-2012, but directional decline evident in Unix/RISC segments (e.g., 38.8% drop in RISC/Itanium Unix shipments Q1 2013 per Gartner).\"},{\"criticality\":\"Critical\",\"issueType\":\"Figures/Tables/Data Presentation\",\"problematicText\":\"Company  | Last product   \\n---|---  \\nname | from | to | name | CPUs   \\n[HP](Hewlett-Packard \\\"Hewlett-Packard\\\")/[HPE](Hewlett_Packard_Enterprise \\\"Hewlett Packard Enterprise\\\") | 2001 | 2021 | [Integrity](HPE_Integrity_Servers \\\"HPE Integrity Servers\\\") | 1–256\",\"explanation\":\"The table incorrectly states maximum CPUs as 1–256 for HPE Integrity servers. Actual maximum is 32 processors (sockets), as per HPE Superdome 2 specifications supporting up to 32 sockets with Intel Itanium 9700 series (8-core each, totaling 256 cores, but table uses \\\"CPUs\\\" consistently as processors across entries).\",\"fixedText\":\"Correct the CPUs column for HP/HPE to 1–32.\",\"evidenceSource\":\"[](https://support.hpe.com/hpesc/public/docDisplay?docId=a00020369en_us)\"},{\"criticality\":\"Critical\",\"issueType\":\"Figures/Tables/Data Presentation\",\"problematicText\":\"[NEC](NEC \\\"NEC\\\") | 2002 | 2012 | nx7700i | 1–256\",\"explanation\":\"The table incorrectly states maximum CPUs as 1–256 for NEC nx7700i. Actual maximum is 32 processors, as per NEC Express5800/1000 series and TX7/i9510 configurations.\",\"fixedText\":\"Correct the CPUs column for NEC to 1–32.\",\"evidenceSource\":\"[](https://www.intel.com/pressroom/kits/itanium2/pdf/NEC_Express5800-1000Series.pdf)\"},{\"criticality\":\"Critical\",\"issueType\":\"Figures/Tables/Data Presentation\",\"problematicText\":\"[Inspur](Inspur \\\"Inspur\\\") | 2010 | pre-2015 | TS10000 | 2–1024\",\"explanation\":\"The table has incorrect model name \\\"TS10000\\\" (which is a Xeon-based system) and exaggerated CPU count 2–1024 (confusing with cluster scale). Actual model is TianSuo K1 950, supporting 4–32 processors.\",\"fixedText\":\"Correct model to \\\"TianSuo K1 950\\\" and CPUs to 4–32.\",\"evidenceSource\":\"[](https://www.router-switch.com/inspur-tiansuo-k1-950-system.html)\"},{\"criticality\":\"Critical\",\"issueType\":\"Figures/Tables/Data Presentation\",\"problematicText\":\"[Hitachi](Hitachi \\\"Hitachi\\\") | 2001 | 2008 | BladeSymphony  \\n1000 | 1–8\",\"explanation\":\"The table incorrectly states maximum CPUs as 1–8 for Hitachi BladeSymphony 1000. It supports up to 8 blades with 2 sockets each, for 16 processors total.\",\"fixedText\":\"Correct the CPUs column for Hitachi to 1–16.\",\"evidenceSource\":\"[](https://www.manualslib.com/manual/520265/Hitachi-Bladesymphony-1000.html)\"},{\"criticality\":\"Critical\",\"issueType\":\"Missing Information\",\"problematicText\":\"[Huawei](Huawei \\\"Huawei\\\") | 2012 | pre-2015 | ? | ?\",\"explanation\":\"Incomplete entry for Huawei; no specific product model or CPU range provided. Huawei announced plans for Itanium servers in 2011 using Intel's SR9600WL reference chassis but no unique model was widely documented or shipped in volume.\",\"fixedText\":\"Update to note \\\"Itanium-based servers (using Intel SR9600WL reference design)\\\" and estimate CPUs as 1–4 (based on reference chassis), or remove row if insignificant.\",\"evidenceSource\":\"[](https://www.theregister.com/2011/04/14/huawei_inspur_itanium_servers/)\"},{\"criticality\":\"Critical\",\"issueType\":\"Timeliness/Currency\",\"problematicText\":\"\\\"GNU Compiler Collection deprecated support for IA-64 in GCC 10, after Intel announced the planned phase-out of this ISA.\\\"\",\"explanation\":\"The statement is outdated; while support was deprecated in GCC 10 with planned removal in GCC 11, it was not removed and was un-deprecated in GCC 15 (released 2024) due to ongoing community maintenance efforts for the architecture.\",\"fixedText\":\"Update to: \\\"GNU Compiler Collection deprecated support for IA-64 in GCC 10 following Intel's phase-out announcement, with planned removal in GCC 11 that did not occur. Support was un-deprecated in GCC 15 (2024) due to continued maintenance.\\\"\",\"evidenceSource\":\"[](https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium)\"},{\"criticality\":\"Critical\",\"issueType\":\"Source/Citation Mismatch\",\"problematicText\":\"\\\"V8.4-2L3 (2021) - Final release of OpenVMS on Itanium supported by VSI. Support ends on December 31, 2035.\\\"\",\"explanation\":\"The cited source (VSI roadmap as of 2025-05-13) does not specify a 2035 end date for Itanium support; recent searches show ongoing support but no confirmed end date of 2035, suggesting the date may be speculative or outdated.\",\"fixedText\":\"Revise to: \\\"V8.4-2L3 (2021) - Final release of OpenVMS on Itanium supported by VSI, with ongoing support as of 2025.\\\" Add note if end date is unconfirmed.\",\"evidenceSource\":\"[](https://vmssoftware.com/about/roadmap/)\"},{\"criticality\":\"Missing Information\",\"issueType\":\"Missing Information\",\"problematicText\":\"None\",\"explanation\":\"Recent development: GCC 15 un-deprecates IA-64 support in October 2024, reflecting continued niche interest despite hardware EOL.\",\"fixedText\":\"Add to Compiler subsection: \\\"However, in GCC 15 (2024), IA-64 support was un-deprecated following community efforts to maintain it.[](https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium)\\\"\",\"evidenceSource\":\"[](https://www.phoronix.com/news/GCC-15-Undeprecates-Itanium)\"},{\"criticality\":\"Critical\",\"issueType\":\"Source/Citation Mismatch\",\"problematicText\":\"In 2005, Itanium systems accounted for about 14% of HPC systems revenue\",\"explanation\":\"The cited source (ref 213, a 2008 article) does not appear to support the specific 14% figure for 2005 HPC revenue share, based on searches of the article title and related IDC reports. No primary sources confirm this exact percentage, suggesting it is unsupported or misattributed.\",\"fixedText\":\"Remove the specific \\\"14%\\\" percentage and generalize to \\\"a notable share\\\" or cite a verifiable approximate if found; retain the decline trend with citation.\",\"evidenceSource\":\"[web:0] Wikipedia (self-reference, but no primary); searches yielded no confirmation from IDC or Gartner for 2005 HPC specifically.\"},{\"criticality\":\"Critical\",\"issueType\":\"Timeliness/Currency\",\"problematicText\":\"showing the representation of different families of micro- processors in the TOP500 ranking list of supercomputers (1993–2019)\",\"explanation\":\"The chart caption limits data to 2019, but the current date is 2025, and TOP500 continues to 2025 with Itanium at 0% share since ~2012. Presenting an outdated visualization without noting recency could mislead on current competition status.\",\"fixedText\":\"Add \\\"as of 2019\\\" to caption or update if possible; note Itanium's share reached 0% by early 2010s.\",\"evidenceSource\":\"TOP500.org (ongoing lists show no Itanium post-2012).\"},{\"criticality\":\"Missing Information\",\"issueType\":\"Missing Information\",\"problematicText\":\"[No specific text; overall section]\",\"explanation\":\"The section lacks mention of Itanium's full discontinuation in 2021, eliminating ongoing competition. This is a knowledge gap for completeness, especially post-2008 Gartner optimism which proved unfounded.\",\"fixedText\":\"Add brief note: \\\"Following Itanium's discontinuation in 2021, it no longer competes in these markets.\\\"\",\"evidenceSource\":\"Ref 1 (discontinuance announcement); TOP500 data.\"},{\"criticality\":\"Critical\",\"issueType\":\"Figures/Tables/Data Presentation\",\"problematicText\":\"The table entries for Madison, e.g., \\\"1.3 GHz | 03 MB | 97\\\"; Hondo \\\"1.1 GHz | 04 MB | ... 02 | 01 | 170\\\"\",\"explanation\":\"The table columns are misaligned in the text representation, causing L3 cache sizes (e.g., 3 MB, 4 MB) to appear under the L2 cache column, misrepresenting processor specifications. For Madison processors, L2 cache is 256 KB per core, not 3 MB or similar. For Hondo, L2 is 256 KB per core, L3 is 1.5 MB per die (total 3 MB for dual-die module), with additional 32 MB L4. This confusion alters understanding of cache hierarchy and performance characteristics.\",\"fixedText\":\"Rewrite the table in proper Markdown format with correct column alignment. Specify L2 as 256 KB for all single-core Itanium 2 until Montecito. For Hondo, clarify as dual-die module with 256 KB L2 per core, 1.5 MB L3 per die, 32 MB shared L4. Ensure all specs match verified sources.\",\"evidenceSource\":\"[web:1] List of Intel Itanium processors - Wikipedia; [web:36] List of Intel Itanium Microprocessors - Encyclopedia.pub\"},{\"criticality\":\"Critical\",\"issueType\":\"Quantitative/Units Error\",\"problematicText\":\"L2 Cache/core for McKinley: 256 KB (correct), but omitted or misplaced for Madison and later single-core models.\",\"explanation\":\"L2 cache size is consistently 256 KB per core for Itanium 2 processors from McKinley to Montvale (unified until Montvale), but the table fails to list it for Madison variants, leading to incomplete specs. This affects quantitative assessment of cache performance.\",\"fixedText\":\"Add 256 KB L2 per core explicitly for Madison, Madison 9M, Deerfield, Fanwood, Montvale where applicable. For Montecito and later, use split L1/L2 as specified.\",\"evidenceSource\":\"[web:10] List of Intel Itanium processors - Wikipedia; Intel datasheets via [web:14], [web:19]\"},{\"criticality\":\"Critical\",\"issueType\":\"Missing Information\",\"problematicText\":\"No entry for L3 cache specifics for Hondo beyond comment.\",\"explanation\":\"Hondo (mx2 module) has 1.5 MB L3 per die (total 3 MB for dual-die), plus 32 MB L4, but table leaves L3 blank and misplaces 4 MB under L2. Missing this detail gaps knowledge of the cache hierarchy for this variant.\",\"fixedText\":\"Update Hondo row: L2 256 KB/core, L3 3 MB (1.5 MB x2), L4 32 MB shared. Note as HP-specific dual-die module.\",\"evidenceSource\":\"[web:31] HP Integrity rx4640 Itanium Servers – OpenPA.net; [web:36] Encyclopedia.pub\"}],\"slug\":\"Itanium\",\"title\":\"Itanium\",\"content\":\"$1f\",\"description\":\"Itanium\\n\\nItanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64).\",\"metadata\":{\"categories\":[\"IA-64\",\"IA64\"],\"lastModified\":\"1761552815\",\"contentLength\":\"71865\",\"version\":\"1.0\",\"lastEditor\":\"system\",\"language\":\"en\",\"isRedirect\":false,\"redirectTarget\":\"\",\"isWithheld\":false},\"stats\":{\"totalViews\":\"134520\",\"recentViews\":\"134520\",\"dailyAvgViews\":4484,\"qualityScore\":1,\"lastViewed\":\"1761882038\"},\"linkedPages\":null},\"found\":true},\"dataUpdateCount\":1,\"dataUpdatedAt\":1761882038304,\"error\":null,\"errorUpdateCount\":0,\"errorUpdatedAt\":0,\"fetchFailureCount\":0,\"fetchFailureReason\":null,\"fetchMeta\":null,\"isInvalidated\":false,\"status\":\"success\",\"fetchStatus\":\"idle\"},\"queryKey\":[\"page\",\"Itanium\"],\"queryHash\":\"[\\\"page\\\",\\\"Itanium\\\"]\"}]},\"children\":\"$L20\"}]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"c:{\"metadata\":[[\"$\",\"title\",\"0\",{\"children\":\"Itanium\"}],[\"$\",\"meta\",\"1\",{\"name\":\"description\",\"content\":\"Itanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said \\\"we could run circles around PowerPC...we could kill the...\"}],[\"$\",\"meta\",\"2\",{\"name\":\"author\",\"content\":\"system\"}],[\"$\",\"link\",\"3\",{\"rel\":\"manifest\",\"href\":\"/manifest.webmanifest\",\"crossOrigin\":\"$undefined\"}],[\"$\",\"meta\",\"4\",{\"name\":\"keywords\",\"content\":\"IA-64, IA64\"}],[\"$\",\"meta\",\"5\",{\"name\":\"robots\",\"content\":\"index, follow\"}],[\"$\",\"meta\",\"6\",{\"name\":\"googlebot\",\"content\":\"index, follow, max-snippet:-1\"}],[\"$\",\"link\",\"7\",{\"rel\":\"canonical\",\"href\":\"https://grokipedia.com/page/Itanium\"}],[\"$\",\"meta\",\"8\",{\"property\":\"og:title\",\"content\":\"Itanium\"}],[\"$\",\"meta\",\"9\",{\"property\":\"og:description\",\"content\":\"Itanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said \\\"we could run circles around PowerPC...we could kill the...\"}],[\"$\",\"meta\",\"10\",{\"property\":\"og:url\",\"content\":\"https://grokipedia.com/page/Itanium\"}],[\"$\",\"meta\",\"11\",{\"property\":\"og:site_name\",\"content\":\"Grokipedia\"}],[\"$\",\"meta\",\"12\",{\"property\":\"og:locale\",\"content\":\"en\"}],[\"$\",\"meta\",\"13\",{\"property\":\"og:image\",\"content\":\"https://grokipedia.com/icon-512x512.png\"}],[\"$\",\"meta\",\"14\",{\"property\":\"og:image:width\",\"content\":\"512\"}],[\"$\",\"meta\",\"15\",{\"property\":\"og:image:height\",\"content\":\"512\"}],[\"$\",\"meta\",\"16\",{\"property\":\"og:image:alt\",\"content\":\"Itanium\"}],[\"$\",\"meta\",\"17\",{\"property\":\"og:type\",\"content\":\"article\"}],[\"$\",\"meta\",\"18\",{\"property\":\"article:modified_time\",\"content\":\"1970-01-21T09:19:12.815Z\"}],[\"$\",\"meta\",\"19\",{\"name\":\"twitter:card\",\"content\":\"summary\"}],[\"$\",\"meta\",\"20\",{\"name\":\"twitter:creator\",\"content\":\"@Grokipedia\"}],[\"$\",\"meta\",\"21\",{\"name\":\"twitter:title\",\"content\":\"Itanium\"}],[\"$\",\"meta\",\"22\",{\"name\":\"twitter:description\",\"content\":\"Itanium (/aɪˈteɪniəm/; eye- TAY-nee-əm) is a discontinued family of 64-bit Intel microprocessors that implement the Intel Itanium architecture (formerly called IA-64). The Itanium architecture originated at Hewlett-Packard (HP), and was later jointly developed by HP and Intel. Launching in June 2001, Intel initially marketed the processors for enterprise servers and high-performance computing systems. In the concept phase, engineers said \\\"we could run circles around PowerPC...we could kill the...\"}],[\"$\",\"meta\",\"23\",{\"name\":\"twitter:image\",\"content\":\"https://grokipedia.com/icon-512x512.png\"}],[\"$\",\"link\",\"24\",{\"rel\":\"icon\",\"href\":\"/favicon.ico\",\"type\":\"image/x-icon\",\"sizes\":\"16x16\"}],[\"$\",\"$L21\",\"25\",{}]],\"error\":null,\"digest\":\"$undefined\"}\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"11:\"$c:metadata\"\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"22:I[61172,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"4684\",\"static/chunks/24cf1b50-159cca90b09285e0.js\",\"1829\",\"static/chunks/9ffa21ba-c069766d809bd4c7.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"7720\",\"static/chunks/7720-3a1e7e411adba2d3.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"600\",\"static/chunks/600-9a9fcafaaa6c1c4c.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"5448\",\"static/chunks/5448-2a3cfd853d899c9a.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"8\",\"static/chunks/8-8ca70ca619d8e099.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"6304\",\"static/chunks/app/page/%5Bslug%5D/page-540a27b6839afde5.js\"],\"PageEditorProvider\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"23:I[63493,[\"8739\",\"static/chunks/63f0ec43-8ee6a76d70472249.js\",\"2254\",\"static/chunks/8208b75a-a48e5a4507a0de91.js\",\"4684\",\"static/chunks/24cf1b50-159cca90b09285e0.js\",\"1829\",\"static/chunks/9ffa21ba-c069766d809bd4c7.js\",\"7670\",\"static/chunks/7670-7326298c9856172b.js\",\"282\",\"static/chunks/282-691fffb366e24ca5.js\",\"7515\",\"static/chunks/7515-336759ef5dad2b52.js\",\"5497\",\"static/chunks/5497-ab85ef3ea59dd353.js\",\"7720\",\"static/chunks/7720-3a1e7e411adba2d3.js\",\"6281\",\"static/chunks/6281-c6e84786dade3614.js\",\"7086\",\"static/chunks/7086-1f1c4891d766e04f.js\",\"600\",\"static/chunks/600-9a9fcafaaa6c1c4c.js\",\"5002\",\"static/chunks/5002-9735c25beda556ba.js\",\"5448\",\"static/chunks/5448-2a3cfd853d899c9a.js\",\"5855\",\"static/chunks/5855-243eeca8f0e4cabd.js\",\"4393\",\"static/chunks/4393-1c8dff25ec904469.js\",\"9214\",\"static/chunks/9214-a10614844a67ba31.js\",\"8\",\"static/chunks/8-8ca70ca619d8e099.js\",\"4789\",\"static/chunks/4789-2080f6497f78b5b6.js\",\"6304\",\"static/chunks/app/page/%5Bslug%5D/page-540a27b6839afde5.js\"],\"default\"]\n"])</script><script nonce="MGVmMjlhZDYtYWM4Mi00OWQ4LTliOTEtMWE3MmUzZDdhZDQ3">self.__next_f.push([1,"20:[\"$\",\"$L22\",null,{\"children\":[\"$\",\"$L23\",null,{\"slug\":\"Itanium\"}]}]\n"])</script></body></html>