{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769729163839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769729163839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 17:26:03 2026 " "Processing started: Thu Jan 29 17:26:03 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769729163839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729163839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729163839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769729163983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769729163983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Minilab0.v 1 1 " "Found 1 design units, including 1 entities, in source file Minilab0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab0 " "Found entity 1: Minilab0" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mod " "Found entity 1: mult_mod" {  } { { "mult_mod.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/mult_mod.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsb.v 1 1 " "Found 1 design units, including 1 entities, in source file addsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsb " "Found entity 1: addsb" {  } { { "addsb.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/addsb.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minilab0 " "Elaborating entity \"Minilab0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769729167462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result Minilab0.v(63) " "Verilog HDL or VHDL warning at Minilab0.v(63): object \"result\" assigned a value but never read" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769729167462 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Minilab0.v(138) " "Verilog HDL assignment warning at Minilab0.v(138): truncated value with size 32 to match size of target (8)" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769729167462 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Minilab0.v(139) " "Verilog HDL assignment warning at Minilab0.v(139): truncated value with size 32 to match size of target (8)" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769729167462 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j Minilab0.v(122) " "Verilog HDL Always Construct warning at Minilab0.v(122): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 122 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769729167462 "|Minilab0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\]\[0\] Minilab0.v(122) " "Inferred latch for \"datain\[1\]\[0\]\" at Minilab0.v(122)" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167462 "|Minilab0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_gen\[0\].input_fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\"" {  } { { "Minilab0.v" "fifo_gen\[0\].input_fifo" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2 " "Elaborating entity \"fifo2\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\"" {  } { { "fifo.sv" "ff2" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729167556 ""}  } { { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729167556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3el1 " "Found entity 1: dcfifo_3el1" {  } { { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3el1 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated " "Elaborating entity \"dcfifo_3el1\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8g6 " "Found entity 1: a_graycounter_8g6" {  } { { "db/a_graycounter_8g6.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/a_graycounter_8g6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8g6 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_8g6:rdptr_g1p " "Elaborating entity \"a_graycounter_8g6\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_8g6:rdptr_g1p\"" {  } { { "db/dcfifo_3el1.tdf" "rdptr_g1p" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4ub " "Found entity 1: a_graycounter_4ub" {  } { { "db/a_graycounter_4ub.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/a_graycounter_4ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4ub FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_4ub:wrptr_g1p " "Elaborating entity \"a_graycounter_4ub\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|a_graycounter_4ub:wrptr_g1p\"" {  } { { "db/dcfifo_3el1.tdf" "wrptr_g1p" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_afa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_afa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_afa1 " "Found entity 1: altsyncram_afa1" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_afa1 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram " "Elaborating entity \"altsyncram_afa1\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\"" {  } { { "db/dcfifo_3el1.tdf" "fifo_ram" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hp7 " "Found entity 1: alt_synch_pipe_hp7" {  } { { "db/alt_synch_pipe_hp7.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/alt_synch_pipe_hp7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hp7 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hp7\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp\"" {  } { { "db/dcfifo_3el1.tdf" "rs_dgwp" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_su8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_su8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_su8 " "Found entity 1: dffpipe_su8" {  } { { "db/dffpipe_su8.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dffpipe_su8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_su8 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp\|dffpipe_su8:dffpipe6 " "Elaborating entity \"dffpipe_su8\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_hp7:rs_dgwp\|dffpipe_su8:dffpipe6\"" {  } { { "db/alt_synch_pipe_hp7.tdf" "dffpipe6" { Text "/home/michael2/Documents/Classes/Minilab0/db/alt_synch_pipe_hp7.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2u7 " "Found entity 1: alt_synch_pipe_2u7" {  } { { "db/alt_synch_pipe_2u7.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/alt_synch_pipe_2u7.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2u7 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_2u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2u7\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|alt_synch_pipe_2u7:ws_dgrp\"" {  } { { "db/dcfifo_3el1.tdf" "ws_dgrp" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/cmpr_qu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3el1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729167651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729167651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3el1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MAC:mac " "Elaborating entity \"MAC\" for hierarchy \"MAC:mac\"" {  } { { "Minilab0.v" "mac" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729167739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout_next mac.sv(26) " "Verilog HDL or VHDL warning at mac.sv(26): object \"cout_next\" assigned a value but never read" {  } { { "mac.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/mac.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769729167740 "|Minilab0|MAC:mac"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout mac.sv(13) " "Output port \"Cout\" at mac.sv(13) has no driver" {  } { { "mac.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/mac.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1769729167740 "|Minilab0|MAC:mac"}
{ "Warning" "WSGN_EMPTY_SHELL" "MAC " "Entity \"MAC\" contains only dangling pins" {  } { { "Minilab0.v" "mac" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 108 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1769729167740 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 41 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[1\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 73 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[2\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 105 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[3\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 137 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[4\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 169 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[5\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 201 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[6\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 233 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[7\] " "Synthesized away node \"FIFO:fifo_gen\[1\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 265 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[1].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 41 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[1\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 73 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[2\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 105 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[3\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 137 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[4\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 169 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[5\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 201 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[6\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 233 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[7\] " "Synthesized away node \"FIFO:fifo_gen\[0\].input_fifo\|fifo2:ff2\|dcfifo:dcfifo_component\|dcfifo_3el1:auto_generated\|altsyncram_afa1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_afa1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/altsyncram_afa1.tdf" 265 2 0 } } { "db/dcfifo_3el1.tdf" "" { Text "/home/michael2/Documents/Classes/Minilab0/db/dcfifo_3el1.tdf" 53 2 0 } } { "dcfifo.tdf" "" { Text "/home/michael2/altera_lite/25.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "fifo2.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo2.v" 80 0 0 } } { "fifo.sv" "" { Text "/home/michael2/Documents/Classes/Minilab0/fifo.sv" 72 0 0 } } { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729167779 "|Minilab0|FIFO:fifo_gen[0].input_fifo|fifo2:ff2|dcfifo:dcfifo_component|dcfifo_3el1:auto_generated|altsyncram_afa1:fifo_ram|ram_block5a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1769729167779 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1769729167779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729168078 "|Minilab0|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769729168078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769729168129 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769729168270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769729168332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729168332 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Minilab0.v" "" { Text "/home/michael2/Documents/Classes/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729168348 "|Minilab0|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769729168348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769729168348 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769729168348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769729168348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769729168348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769729168353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 17:26:08 2026 " "Processing ended: Thu Jan 29 17:26:08 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769729168353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769729168353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769729168353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729168353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1769729169235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769729169235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 17:26:09 2026 " "Processing started: Thu Jan 29 17:26:09 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769729169235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1769729169235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1769729169235 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1769729169249 ""}
{ "Info" "0" "" "Project  = Minilab0" {  } {  } 0 0 "Project  = Minilab0" 0 0 "Fitter" 0 0 1769729169249 ""}
{ "Info" "0" "" "Revision = Minilab0" {  } {  } 0 0 "Revision = Minilab0" 0 0 "Fitter" 0 0 1769729169249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1769729169340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1769729169340 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Minilab0 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Minilab0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1769729169344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1769729169377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1769729169377 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1769729169613 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1769729169620 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1769729169640 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1769729173883 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 54 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 54 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1769729173928 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1769729173928 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769729173928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1769729173930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1769729173930 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1769729173930 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1769729173931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1769729173931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1769729173931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Minilab0.SDC " "Synopsys Design Constraints File file not found: 'Minilab0.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1769729174300 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1769729174300 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1769729174301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1769729174301 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1769729174302 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1769729174306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1769729174307 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1769729174307 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769729174329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1769729176382 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1769729176498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769729177005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1769729177348 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1769729178025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769729178025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1769729178560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/michael2/Documents/Classes/Minilab0/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1769729180308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1769729180308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1769729181004 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1769729181004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769729181005 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1769729181655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1769729181677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1769729181909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1769729181910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1769729182135 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1769729183607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2330 " "Peak virtual memory: 2330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769729184054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 17:26:24 2026 " "Processing ended: Thu Jan 29 17:26:24 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769729184054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769729184054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769729184054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1769729184054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1769729185052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769729185053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 17:26:25 2026 " "Processing started: Thu Jan 29 17:26:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769729185053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1769729185053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1769729185053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1769729185328 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1769729187494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769729187607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 17:26:27 2026 " "Processing ended: Thu Jan 29 17:26:27 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769729187607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769729187607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769729187607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1769729187607 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1769729188250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1769729188549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769729188549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 17:26:28 2026 " "Processing started: Thu Jan 29 17:26:28 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769729188549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1769729188549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Minilab0 -c Minilab0 " "Command: quartus_sta Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1769729188549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1769729188564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1769729188750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1769729188750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729188787 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729188787 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Minilab0.SDC " "Synopsys Design Constraints File file not found: 'Minilab0.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1769729189132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189132 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1769729189132 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769729189132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1769729189133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769729189133 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1769729189133 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1769729189136 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1769729189141 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1769729189141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.083 " "Worst-case setup slack is -1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083             -53.893 CLOCK_50  " "   -1.083             -53.893 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 CLOCK_50  " "    0.291               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729189142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729189142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.604 CLOCK_50  " "   -0.394             -50.604 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189142 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1769729189143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1769729189161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1769729189665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769729189689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1769729189691 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1769729189691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.091 " "Worst-case setup slack is -1.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091             -51.929 CLOCK_50  " "   -1.091             -51.929 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 CLOCK_50  " "    0.271               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729189692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729189692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -46.905 CLOCK_50  " "   -0.394             -46.905 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729189693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729189693 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1769729189694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1769729189768 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1769729190175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769729190200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1769729190201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1769729190201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.198 " "Worst-case setup slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -2.044 CLOCK_50  " "   -0.198              -2.044 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729190201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 CLOCK_50  " "    0.166               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729190202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729190202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729190202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.398 " "Worst-case minimum pulse width slack is -0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -34.438 CLOCK_50  " "   -0.398             -34.438 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729190203 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1769729190204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1769729190275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1769729190276 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1769729190276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.126 " "Worst-case setup slack is -0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.466 CLOCK_50  " "   -0.126              -0.466 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729190276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 CLOCK_50  " "    0.155               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729190277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729190277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1769729190277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.433 " "Worst-case minimum pulse width slack is -0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433             -40.869 CLOCK_50  " "   -0.433             -40.869 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1769729190278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1769729190278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1769729191078 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1769729191079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1121 " "Peak virtual memory: 1121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769729191094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 17:26:31 2026 " "Processing ended: Thu Jan 29 17:26:31 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769729191094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769729191094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769729191094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1769729191094 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1769729191763 ""}
