

================================================================
== Vitis HLS Report for 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc'
================================================================
* Date:           Wed Jul 16 18:22:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.322 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|  loop auto-rewind stp (delay=2 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_REVIDTAB  |      256|      256|         3|          2|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%number3 = alloca i32 1"   --->   Operation 6 'alloca' 'number3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %number3"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln650 = br void %VITIS_LOOP_653_1.split" [FFT.cpp:650]   --->   Operation 8 'br' 'br_ln650' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%number3_load = load i7 %number3" [FFT.cpp:650]   --->   Operation 9 'load' 'number3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%reversed = partselect i7 @_ssdm_op_PartSelect.i7.i7.i32.i32, i7 %number3_load, i32 6, i32 0" [FFT.cpp:654]   --->   Operation 10 'partselect' 'reversed' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%number = add i7 %number3_load, i7 1" [FFT.cpp:650]   --->   Operation 11 'add' 'number' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.87ns)   --->   "%icmp_ln650 = icmp_eq  i7 %number3_load, i7 127" [FFT.cpp:650]   --->   Operation 12 'icmp' 'icmp_ln650' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln650 = br i1 %icmp_ln650, void %VITIS_LOOP_653_1.split, void %for.end20.exitStub" [FFT.cpp:650]   --->   Operation 13 'br' 'br_ln650' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln650 = zext i7 %number3_load" [FFT.cpp:650]   --->   Operation 14 'zext' 'zext_ln650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln652 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:652]   --->   Operation 15 'specpipeline' 'specpipeline_ln652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln652 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [FFT.cpp:652]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln650 = specloopname void @_ssdm_op_SpecLoopName, void @empty_76" [FFT.cpp:650]   --->   Operation 17 'specloopname' 'specloopname_ln650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%revIdxTab_addr = getelementptr i7 %revIdxTab, i64 0, i64 %zext_ln650" [FFT.cpp:657]   --->   Operation 18 'getelementptr' 'revIdxTab_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln657 = store i7 %reversed, i7 %revIdxTab_addr" [FFT.cpp:657]   --->   Operation 19 'store' 'store_ln657' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 128> <RAM>
ST_3 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln650 = store i7 %number, i7 %number3" [FFT.cpp:650]   --->   Operation 20 'store' 'store_ln650' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 21 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln650)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ revIdxTab]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
number3                 (alloca           ) [ 0111]
store_ln0               (store            ) [ 0000]
br_ln650                (br               ) [ 0000]
number3_load            (load             ) [ 0101]
reversed                (partselect       ) [ 0101]
number                  (add              ) [ 0101]
icmp_ln650              (icmp             ) [ 0101]
br_ln650                (br               ) [ 0000]
zext_ln650              (zext             ) [ 0000]
specpipeline_ln652      (specpipeline     ) [ 0000]
speclooptripcount_ln652 (speclooptripcount) [ 0000]
specloopname_ln650      (specloopname     ) [ 0000]
revIdxTab_addr          (getelementptr    ) [ 0000]
store_ln657             (store            ) [ 0000]
store_ln650             (store            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="revIdxTab">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="revIdxTab"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_76"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="number3_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="number3/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="revIdxTab_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="7" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="7" slack="0"/>
<pin id="40" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="revIdxTab_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="store_ln657_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="7" slack="0"/>
<pin id="45" dir="0" index="1" bw="7" slack="1"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln657/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="store_ln0_store_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="1" slack="0"/>
<pin id="51" dir="0" index="1" bw="7" slack="0"/>
<pin id="52" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="number3_load_load_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="7" slack="1"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="number3_load/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="reversed_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="7" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="0" index="3" bw="1" slack="0"/>
<pin id="62" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="reversed/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="number_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="7" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="number/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln650_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln650/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="zext_ln650_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln650/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln650_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="1"/>
<pin id="85" dir="0" index="1" bw="7" slack="2"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="number3_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="number3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="number3_load_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="1"/>
<pin id="96" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="number3_load "/>
</bind>
</comp>

<comp id="99" class="1005" name="reversed_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="reversed "/>
</bind>
</comp>

<comp id="104" class="1005" name="number_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="1"/>
<pin id="106" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="number "/>
</bind>
</comp>

<comp id="109" class="1005" name="icmp_ln650_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln650 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="30" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="57" pin=3"/></net>

<net id="71"><net_src comp="54" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="54" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="79" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="90"><net_src comp="32" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="97"><net_src comp="54" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="102"><net_src comp="57" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="107"><net_src comp="67" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="112"><net_src comp="73" pin="2"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: revIdxTab | {3 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		reversed : 1
		number : 1
		icmp_ln650 : 1
		br_ln650 : 2
	State 3
		revIdxTab_addr : 1
		store_ln657 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |   number_fu_67   |    0    |    14   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln650_fu_73 |    0    |    14   |
|----------|------------------|---------|---------|
|partselect|  reversed_fu_57  |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln650_fu_79 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    28   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln650_reg_109|    1   |
|number3_load_reg_94|    7   |
|   number3_reg_87  |    7   |
|   number_reg_104  |    7   |
|  reversed_reg_99  |    7   |
+-------------------+--------+
|       Total       |   29   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   29   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   28   |
+-----------+--------+--------+
