{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547224784246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547224784253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 17:39:44 2019 " "Processing started: Fri Jan 11 17:39:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547224784253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224784253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IQ_mod_demod -c IQ_mod_demod " "Command: quartus_map --read_settings_files=on --write_settings_files=off IQ_mod_demod -c IQ_mod_demod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224784253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547224785148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547224785148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq_mod_demod.sv 1 1 " "Found 1 design units, including 1 entities, in source file iq_mod_demod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IQ_mod_demod " "Found entity 1: IQ_mod_demod" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224794156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224794156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq_mod_demod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file iq_mod_demod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IQ_mod_demod_tb " "Found entity 1: IQ_mod_demod_tb" {  } { { "IQ_mod_demod_tb.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224794159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224794159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IQ_mod_demod " "Elaborating entity \"IQ_mod_demod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547224794268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 IQ_mod_demod.sv(24) " "Verilog HDL assignment warning at IQ_mod_demod.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547224794270 "|IQ_mod_demod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 IQ_mod_demod.sv(25) " "Verilog HDL assignment warning at IQ_mod_demod.sv(25): truncated value with size 32 to match size of target (16)" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547224794270 "|IQ_mod_demod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.data_a 0 IQ_mod_demod.sv(49) " "Net \"lut_rom.data_a\" at IQ_mod_demod.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547224794278 "|IQ_mod_demod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.waddr_a 0 IQ_mod_demod.sv(49) " "Net \"lut_rom.waddr_a\" at IQ_mod_demod.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547224794278 "|IQ_mod_demod"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.we_a 0 IQ_mod_demod.sv(49) " "Net \"lut_rom.we_a\" at IQ_mod_demod.sv(49) has no driver or initial value, using a default initial value '0'" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547224794278 "|IQ_mod_demod"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lut_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lut_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/IQ_mod_demod.ram0_IQ_mod_demod_26a156c2.hdl.mif " "Parameter INIT_FILE set to db/IQ_mod_demod.ram0_IQ_mod_demod_26a156c2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1547224794736 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1547224794736 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1547224794736 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "IQ_mod_demod.sv" "Mod0" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1547224794737 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "IQ_mod_demod.sv" "Mod1" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1547224794737 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1547224794737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:lut_rom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:lut_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547224794832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:lut_rom_rtl_0 " "Instantiated megafunction \"altsyncram:lut_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/IQ_mod_demod.ram0_IQ_mod_demod_26a156c2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/IQ_mod_demod.ram0_IQ_mod_demod_26a156c2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794832 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547224794832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jtv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jtv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jtv1 " "Found entity 1: altsyncram_jtv1" {  } { { "db/altsyncram_jtv1.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/altsyncram_jtv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224794890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224794890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547224794941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224794941 ""}  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547224794941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224794993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224794993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224795015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224795015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/alt_u_div_e2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224795044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224795044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547224795059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224795059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224795059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224795059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547224795059 ""}  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547224795059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_95m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_95m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_95m " "Found entity 1: lpm_divide_95m" {  } { { "db/lpm_divide_95m.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/lpm_divide_95m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224795112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224795112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224795133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224795133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/db/alt_u_div_u2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547224795170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224795170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[0\] GND " "Pin \"q_Q_carrier\[0\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[1\] GND " "Pin \"q_Q_carrier\[1\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[2\] GND " "Pin \"q_Q_carrier\[2\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[3\] GND " "Pin \"q_Q_carrier\[3\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[4\] GND " "Pin \"q_Q_carrier\[4\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[5\] GND " "Pin \"q_Q_carrier\[5\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[6\] GND " "Pin \"q_Q_carrier\[6\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[7\] GND " "Pin \"q_Q_carrier\[7\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[8\] GND " "Pin \"q_Q_carrier\[8\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[9\] GND " "Pin \"q_Q_carrier\[9\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[10\] GND " "Pin \"q_Q_carrier\[10\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[11\] GND " "Pin \"q_Q_carrier\[11\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[12\] GND " "Pin \"q_Q_carrier\[12\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[13\] GND " "Pin \"q_Q_carrier\[13\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[14\] GND " "Pin \"q_Q_carrier\[14\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[15\] GND " "Pin \"q_Q_carrier\[15\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[16\] GND " "Pin \"q_Q_carrier\[16\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[17\] GND " "Pin \"q_Q_carrier\[17\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[18\] GND " "Pin \"q_Q_carrier\[18\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[19\] GND " "Pin \"q_Q_carrier\[19\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[20\] GND " "Pin \"q_Q_carrier\[20\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[21\] GND " "Pin \"q_Q_carrier\[21\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[22\] GND " "Pin \"q_Q_carrier\[22\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_Q_carrier\[23\] GND " "Pin \"q_Q_carrier\[23\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_Q_carrier[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[0\] GND " "Pin \"q_gen_input2\[0\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[1\] GND " "Pin \"q_gen_input2\[1\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[2\] GND " "Pin \"q_gen_input2\[2\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[3\] GND " "Pin \"q_gen_input2\[3\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[4\] GND " "Pin \"q_gen_input2\[4\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[5\] GND " "Pin \"q_gen_input2\[5\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[6\] GND " "Pin \"q_gen_input2\[6\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[7\] GND " "Pin \"q_gen_input2\[7\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[8\] GND " "Pin \"q_gen_input2\[8\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[9\] GND " "Pin \"q_gen_input2\[9\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[10\] GND " "Pin \"q_gen_input2\[10\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[11\] GND " "Pin \"q_gen_input2\[11\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[12\] GND " "Pin \"q_gen_input2\[12\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[13\] GND " "Pin \"q_gen_input2\[13\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[14\] GND " "Pin \"q_gen_input2\[14\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[15\] GND " "Pin \"q_gen_input2\[15\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[16\] GND " "Pin \"q_gen_input2\[16\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[17\] GND " "Pin \"q_gen_input2\[17\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[18\] GND " "Pin \"q_gen_input2\[18\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[19\] GND " "Pin \"q_gen_input2\[19\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[20\] GND " "Pin \"q_gen_input2\[20\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[21\] GND " "Pin \"q_gen_input2\[21\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[22\] GND " "Pin \"q_gen_input2\[22\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_gen_input2\[23\] GND " "Pin \"q_gen_input2\[23\]\" is stuck at GND" {  } { { "IQ_mod_demod.sv" "" { Text "D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547224795443 "|IQ_mod_demod|q_gen_input2[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547224795443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547224795546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547224795931 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547224795931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "642 " "Implemented 642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547224796056 ""} { "Info" "ICUT_CUT_TM_OPINS" "242 " "Implemented 242 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547224796056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547224796056 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1547224796056 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1547224796056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547224796056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547224796072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 17:39:56 2019 " "Processing ended: Fri Jan 11 17:39:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547224796072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547224796072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547224796072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547224796072 ""}
