TimeQuest Timing Analyzer report for golden_top
Mon Jul 03 03:42:55 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'CLK_SE_AR'
 13. Hold: 'CLK_SE_AR'
 14. Minimum Pulse Width: 'CLK_SE_AR'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Setup Transfers
 22. Hold Transfers
 23. Report TCCS
 24. Report RSKM
 25. Unconstrained Paths
 26. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; golden_top                                                        ;
; Device Family      ; MAX V                                                             ;
; Device Name        ; 5M1270ZT144I5                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; vert.sdc      ; OK     ; Mon Jul 03 03:42:55 2017 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; CLK_SE_AR  ; Base ; 20.833 ; 48.0 MHz  ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_SE_AR } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+-------------------------------------------------+
; Fmax Summary                                    ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 71.99 MHz ; 71.99 MHz       ; CLK_SE_AR  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Setup Summary                     ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_SE_AR ; 6.942 ; 0.000         ;
+-----------+-------+---------------+


+-----------------------------------+
; Hold Summary                      ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; CLK_SE_AR ; 1.374 ; 0.000         ;
+-----------+-------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------+
; Minimum Pulse Width Summary        ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK_SE_AR ; 10.150 ; 0.000         ;
+-----------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_SE_AR'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.942 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.558     ;
; 6.976 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.524     ;
; 6.976 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.524     ;
; 6.976 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.524     ;
; 6.976 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.524     ;
; 6.976 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.524     ;
; 6.976 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[11]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.524     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.123 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.377     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.149 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.351     ;
; 7.157 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.343     ;
; 7.157 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.343     ;
; 7.157 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.343     ;
; 7.157 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.343     ;
; 7.157 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.343     ;
; 7.157 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[25] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.343     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.164 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.336     ;
; 7.183 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.317     ;
; 7.183 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.317     ;
; 7.183 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.317     ;
; 7.183 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.317     ;
; 7.183 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.317     ;
; 7.183 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[13]                                              ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.317     ;
; 7.198 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.302     ;
; 7.198 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.302     ;
; 7.198 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.302     ;
; 7.198 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.302     ;
; 7.198 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.302     ;
; 7.198 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[27] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.302     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.486 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 13.014     ;
; 7.520 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.980     ;
; 7.520 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.980     ;
; 7.520 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.980     ;
; 7.520 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.980     ;
; 7.520 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.980     ;
; 7.520 ; motorCtrlSimple_v2:motorControlBlock[9].mr|cur_position[8]                                               ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.980     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.608 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.892     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.624 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.876     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.637 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.863     ;
; 7.642 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.858     ;
; 7.642 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.858     ;
; 7.642 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.858     ;
; 7.642 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.858     ;
; 7.642 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.858     ;
; 7.642 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[16] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.858     ;
; 7.658 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.842     ;
; 7.658 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.842     ;
; 7.658 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.842     ;
; 7.658 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.842     ;
; 7.658 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.842     ;
; 7.658 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[23] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.842     ;
; 7.671 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.829     ;
; 7.671 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[28] ; motorCtrlSimple_v2:motorControlBlock[9].mr|clockCounter[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 20.833       ; 0.000      ; 12.829     ;
+-------+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_SE_AR'                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.374 ; async_receiver:RX|RxD_data[1]                                                                                ; async_receiver:RX|RxD_data[0]                                                                                ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.595      ;
; 1.376 ; uartCmdRecvData[9][21]                                                                                       ; uartCmdRecvData[9][13]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.597      ;
; 1.380 ; async_receiver:RX|RxD_sync[0]                                                                                ; async_receiver:RX|RxD_sync[1]                                                                                ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.601      ;
; 1.385 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[19] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[19] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.606      ;
; 1.386 ; uartCmdRecvData[9][5]                                                                                        ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.607      ;
; 1.387 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.608      ;
; 1.391 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[30] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.612      ;
; 1.394 ; uartCmdRecvData[9][10]                                                                                       ; uartCmdRecvData[9][2]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.615      ;
; 1.395 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[15] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[15] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.616      ;
; 1.396 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[14] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.617      ;
; 1.396 ; uartCmdRecvData[9][19]                                                                                       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.617      ;
; 1.397 ; uartCmdRecvData[9][30]                                                                                       ; uartCmdRecvData[9][22]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.618      ;
; 1.397 ; async_receiver:RX|RxD_data[7]                                                                                ; uartCmdRecvData[9][31]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.618      ;
; 1.397 ; async_receiver:RX|RxD_data[7]                                                                                ; async_receiver:RX|RxD_data[6]                                                                                ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.618      ;
; 1.398 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[15] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.619      ;
; 1.400 ; async_receiver:RX|RxD_data[6]                                                                                ; uartCmdRecvData[9][30]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.621      ;
; 1.400 ; uartCmdRecvData[9][23]                                                                                       ; uartCmdRecvData[9][15]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.621      ;
; 1.401 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.622      ;
; 1.401 ; uartCmdRecvData[9][19]                                                                                       ; uartCmdRecvData[9][11]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.622      ;
; 1.402 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[26] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.623      ;
; 1.402 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.623      ;
; 1.402 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[9]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.623      ;
; 1.405 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[18] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.626      ;
; 1.406 ; uartCmdRecvData[9][12]                                                                                       ; uartCmdRecvData[9][4]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.627      ;
; 1.407 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[31] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[31] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.628      ;
; 1.407 ; uartCmdRecvData[9][12]                                                                                       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.628      ;
; 1.408 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[15] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.629      ;
; 1.408 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[0]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.629      ;
; 1.410 ; uartCmdRecvData[9][8]                                                                                        ; uartCmdRecvData[9][0]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.631      ;
; 1.412 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[27] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.633      ;
; 1.413 ; uartCmdRecvData[9][8]                                                                                        ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.634      ;
; 1.413 ; uartCmdRecvData[9][25]                                                                                       ; uartCmdRecvData[9][17]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.634      ;
; 1.414 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[27] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.635      ;
; 1.415 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[14] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[14] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.636      ;
; 1.415 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[28] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[28] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.636      ;
; 1.415 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[28] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.636      ;
; 1.415 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[2]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.636      ;
; 1.416 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[21] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[21] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.637      ;
; 1.416 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[11] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.637      ;
; 1.418 ; counter[24]                                                                                                  ; USER_LED0~reg0                                                                                               ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.639      ;
; 1.418 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[17] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.639      ;
; 1.420 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[17] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.641      ;
; 1.420 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[31] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.641      ;
; 1.420 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[11] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[11] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.641      ;
; 1.421 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[20] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.642      ;
; 1.421 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[21] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.642      ;
; 1.421 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[3]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.642      ;
; 1.422 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[18] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[18] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.643      ;
; 1.422 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[26] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[26] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.643      ;
; 1.424 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[18] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.645      ;
; 1.425 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.646      ;
; 1.428 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[6]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.649      ;
; 1.428 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[5]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[5]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.649      ;
; 1.428 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[9]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.649      ;
; 1.429 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[22] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.650      ;
; 1.429 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[23] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.650      ;
; 1.429 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[24] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.650      ;
; 1.431 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[22] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[22] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.652      ;
; 1.431 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[6]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.652      ;
; 1.431 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[7]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[7]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.652      ;
; 1.432 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[25] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.653      ;
; 1.432 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[30] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.653      ;
; 1.433 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[29] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.654      ;
; 1.433 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[8]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.654      ;
; 1.434 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[23] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.655      ;
; 1.435 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[10] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.656      ;
; 1.437 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[25] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[25] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.658      ;
; 1.438 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[23] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[23] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.659      ;
; 1.438 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[25] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.659      ;
; 1.438 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[10] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.659      ;
; 1.439 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[29] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[29] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.660      ;
; 1.441 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[13] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.662      ;
; 1.640 ; uartCmdRecvData[9][0]                                                                                        ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.861      ;
; 1.641 ; uartCmdRecvData[9][4]                                                                                        ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.862      ;
; 1.642 ; uartCmdRecvData[9][3]                                                                                        ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.863      ;
; 1.646 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]     ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.867      ;
; 1.646 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[17]     ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.867      ;
; 1.646 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[22]     ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.867      ;
; 1.646 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]      ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.867      ;
; 1.649 ; DebugPin2~reg0                                                                                               ; DebugPin2~reg0                                                                                               ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.870      ;
; 1.650 ; uartCmdRecvData[9][31]                                                                                       ; uartCmdRecvData[9][23]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.871      ;
; 1.650 ; uartCmdRecvData[9][11]                                                                                       ; uartCmdRecvData[9][3]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.871      ;
; 1.650 ; uartCmdRecvData[9][14]                                                                                       ; uartCmdRecvData[9][6]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.871      ;
; 1.650 ; uartCmdRecvData[9][15]                                                                                       ; uartCmdRecvData[9][7]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.871      ;
; 1.651 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[19] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.872      ;
; 1.652 ; uartCmdRecvData[9][9]                                                                                        ; uartCmdRecvData[9][1]                                                                                        ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.873      ;
; 1.654 ; uartCmdRecvData[9][22]                                                                                       ; uartCmdRecvData[9][14]                                                                                       ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.875      ;
; 1.659 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[4]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[4]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.880      ;
; 1.660 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[1]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.881      ;
; 1.660 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[12] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[12] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.881      ;
; 1.662 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[20] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[20]     ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.883      ;
; 1.662 ; uartRxDataReadyL                                                                                             ; DebugPin1~reg0                                                                                               ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.883      ;
; 1.662 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[20] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[20] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.883      ;
; 1.663 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[13] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.884      ;
; 1.664 ; uartRxDataReadyL                                                                                             ; fifoWrReq[0]                                                                                                 ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.885      ;
; 1.668 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[31] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[31] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.889      ;
; 1.668 ; counter[0]                                                                                                   ; counter[0]                                                                                                   ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.889      ;
; 1.669 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[10] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.890      ;
; 1.669 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]  ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[9]  ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.890      ;
; 1.673 ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[2]|dffs[27] ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[3]|dffs[27] ; CLK_SE_AR    ; CLK_SE_AR   ; 0.000        ; 0.000      ; 1.894      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLK_SE_AR'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; DebugPin1~reg0                                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; DebugPin2~reg0                                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; USER_LED0~reg0                                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; USER_LED1~reg0                                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[10]                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[11]                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[12]                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[13]                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[14]                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[15]                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[2]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[3]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[4]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[5]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[6]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[7]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[8]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|BaudTickGen:tickgen|Acc[9]                                                                                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|Filter_cnt[0]                                                                                                 ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|Filter_cnt[1]                                                                                                 ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|OversamplingCnt[0]                                                                                            ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|OversamplingCnt[1]                                                                                            ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|OversamplingCnt[2]                                                                                            ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_bit                                                                                                       ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[0]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[1]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[2]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[3]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[4]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[5]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[6]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data[7]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_data_ready                                                                                                ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_state[0]                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_state[1]                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_state[2]                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_state[3]                                                                                                  ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_sync[0]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; async_receiver:RX|RxD_sync[1]                                                                                                   ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty                      ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                       ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_cme:auto_generated|safe_q[0] ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_cme:auto_generated|safe_q[1] ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[16]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[17]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[18]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[19]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[20]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[21]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[22]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[23]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[24]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[25]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[26]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[27]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[28]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[29]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[30]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[31]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[16]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[18]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[19]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[20]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[21]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[22]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[23]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[24]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[25]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[26]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[27]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[28]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[29]                    ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]                     ;
; 10.150 ; 10.416       ; 0.266          ; High Pulse Width ; CLK_SE_AR ; Rise       ; cmdFifo:motorControlBlock[9].fifo|scfifo:scfifo_component|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[30]                    ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; UART_RX   ; CLK_SE_AR  ; 2.698 ; 2.698 ; Rise       ; CLK_SE_AR       ;
; USER_PB0  ; CLK_SE_AR  ; 1.177 ; 1.177 ; Rise       ; CLK_SE_AR       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; UART_RX   ; CLK_SE_AR  ; -2.144 ; -2.144 ; Rise       ; CLK_SE_AR       ;
; USER_PB0  ; CLK_SE_AR  ; -0.623 ; -0.623 ; Rise       ; CLK_SE_AR       ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DebugPin1 ; CLK_SE_AR  ; 9.099 ; 9.099 ; Rise       ; CLK_SE_AR       ;
; DebugPin2 ; CLK_SE_AR  ; 8.250 ; 8.250 ; Rise       ; CLK_SE_AR       ;
; USER_LED0 ; CLK_SE_AR  ; 9.413 ; 9.413 ; Rise       ; CLK_SE_AR       ;
; USER_LED1 ; CLK_SE_AR  ; 7.165 ; 7.165 ; Rise       ; CLK_SE_AR       ;
; dir[*]    ; CLK_SE_AR  ; 8.894 ; 8.894 ; Rise       ; CLK_SE_AR       ;
;  dir[9]   ; CLK_SE_AR  ; 8.894 ; 8.894 ; Rise       ; CLK_SE_AR       ;
; step[*]   ; CLK_SE_AR  ; 9.005 ; 9.005 ; Rise       ; CLK_SE_AR       ;
;  step[9]  ; CLK_SE_AR  ; 9.005 ; 9.005 ; Rise       ; CLK_SE_AR       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DebugPin1 ; CLK_SE_AR  ; 9.099 ; 9.099 ; Rise       ; CLK_SE_AR       ;
; DebugPin2 ; CLK_SE_AR  ; 8.250 ; 8.250 ; Rise       ; CLK_SE_AR       ;
; USER_LED0 ; CLK_SE_AR  ; 9.413 ; 9.413 ; Rise       ; CLK_SE_AR       ;
; USER_LED1 ; CLK_SE_AR  ; 7.165 ; 7.165 ; Rise       ; CLK_SE_AR       ;
; dir[*]    ; CLK_SE_AR  ; 8.894 ; 8.894 ; Rise       ; CLK_SE_AR       ;
;  dir[9]   ; CLK_SE_AR  ; 8.894 ; 8.894 ; Rise       ; CLK_SE_AR       ;
; step[*]   ; CLK_SE_AR  ; 9.005 ; 9.005 ; Rise       ; CLK_SE_AR       ;
;  step[9]  ; CLK_SE_AR  ; 9.005 ; 9.005 ; Rise       ; CLK_SE_AR       ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RX    ; UART_TX     ; 7.474 ;    ;    ; 7.474 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; UART_RX    ; UART_TX     ; 7.474 ;    ;    ; 7.474 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_SE_AR  ; CLK_SE_AR ; 25971    ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; CLK_SE_AR  ; CLK_SE_AR ; 25971    ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 03 03:42:53 2017
Info: Command: quartus_sta golden_top -c golden_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (332104): Reading SDC File: 'vert.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 6.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.942         0.000 CLK_SE_AR 
Info (332146): Worst-case hold slack is 1.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.374         0.000 CLK_SE_AR 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.150         0.000 CLK_SE_AR 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Mon Jul 03 03:42:55 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


