

Implementation tool: Xilinx Vivado v.2017.2
Project:             acceleartor_hls_padding
Solution:            try_single_function
Device target:       xc7z020clg484-1
Report date:         Fri Dec 21 20:37:59 -0600 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          47797
FF:           41524
DSP:            130
BRAM:           280
SRL:            600
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.065
Timing met
