vhdl xil_defaultlib  \
"../../../../axi_dma_loop.gen/sources_1/bd/axi_dma_loop/ip/axi_dma_loop_axi_dma_0_1/sim/axi_dma_loop_axi_dma_0_1.vhd" \
"../../../../axi_dma_loop.gen/sources_1/bd/axi_dma_loop/ip/axi_dma_loop_rst_ps7_0_100M_4/sim/axi_dma_loop_rst_ps7_0_100M_4.vhd" \

nosort
