<stg><name>atax</name>


<trans_list>

<trans id="280" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %buff_A = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %buff_A_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buff_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_x"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buff_x_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_x_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %buff_y_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %buff_y_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %tmp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %tmp1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp1_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:18 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln11 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
lprd_2:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="7">
<![CDATA[
lprd_2:1 %trunc_ln11 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:2 %icmp_ln11 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:3 %add_ln11 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2:4 %br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %lp1

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="7">
<![CDATA[
lprd_2.split:0 %zext_ln11 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7">
<![CDATA[
lprd_2.split:1 %trunc_ln11_1 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
lprd_2.split:4 %lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:6 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:7 %x_load = load i6 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:0 %buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_x_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:1 %buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buff_x_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
lp1:2 %buff_x_load = load i5 %buff_x_addr

]]></Node>
<StgValue><ssdm name="buff_x_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
lp1:3 %buff_x_1_load = load i5 %buff_x_1_addr

]]></Node>
<StgValue><ssdm name="buff_x_1_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:4 %buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_x_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:5 %buff_x_1_addr_1 = getelementptr i32 %buff_x_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
lp1:6 %buff_x_load_1 = load i5 %buff_x_addr_1

]]></Node>
<StgValue><ssdm name="buff_x_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
lp1:7 %buff_x_1_load_1 = load i5 %buff_x_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_x_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
lprd_2.split:2 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
lprd_2.split:3 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
lprd_2.split:5 %zext_ln5 = zext i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:7 %x_load = load i6 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:8 %bitcast_ln12 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:9 %buff_x_addr_32 = getelementptr i32 %buff_x, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_x_addr_32"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:10 %buff_x_1_addr_32 = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_32"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:11 %buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:12 %buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:13 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:14 %tmp1_1_addr = getelementptr i32 %tmp1_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="tmp1_1_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2.split:15 %br_ln12 = br i1 %trunc_ln11_1, void %arrayidx6.case.0, void %arrayidx6.case.1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx6.case.0:0 %store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_addr_32

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx6.case.0:1 %store_ln13 = store i32 0, i5 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx6.case.0:2 %store_ln14 = store i32 0, i5 %tmp1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.case.0:3 %br_ln14 = br void %arrayidx6.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx6.case.1:0 %store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx6.case.1:1 %store_ln13 = store i32 0, i5 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx6.case.1:2 %store_ln14 = store i32 0, i5 %tmp1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.case.1:3 %br_ln14 = br void %arrayidx6.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
arrayidx6.exit:0 %call_ln11 = call void @atax_Pipeline_lprd_2, i6 %trunc_ln11, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6.exit:1 %store_ln5 = store i7 %add_ln11, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
arrayidx6.exit:0 %call_ln11 = call void @atax_Pipeline_lprd_2, i6 %trunc_ln11, i32 %A_0, i32 %A_1, i32 %buff_A, i32 %buff_A_1

]]></Node>
<StgValue><ssdm name="call_ln11"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6.exit:2 %br_ln11 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
lp1:2 %buff_x_load = load i5 %buff_x_addr

]]></Node>
<StgValue><ssdm name="buff_x_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
lp1:3 %buff_x_1_load = load i5 %buff_x_1_addr

]]></Node>
<StgValue><ssdm name="buff_x_1_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="5">
<![CDATA[
lp1:6 %buff_x_load_1 = load i5 %buff_x_addr_1

]]></Node>
<StgValue><ssdm name="buff_x_load_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
lp1:7 %buff_x_1_load_1 = load i5 %buff_x_1_addr_1

]]></Node>
<StgValue><ssdm name="buff_x_1_load_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:8 %buff_x_addr_2 = getelementptr i32 %buff_x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_x_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:9 %buff_x_1_addr_2 = getelementptr i32 %buff_x_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
lp1:10 %buff_x_load_2 = load i5 %buff_x_addr_2

]]></Node>
<StgValue><ssdm name="buff_x_load_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
lp1:11 %buff_x_1_load_2 = load i5 %buff_x_1_addr_2

]]></Node>
<StgValue><ssdm name="buff_x_1_load_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:12 %buff_x_addr_3 = getelementptr i32 %buff_x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buff_x_addr_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:13 %buff_x_1_addr_3 = getelementptr i32 %buff_x_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
lp1:14 %buff_x_load_3 = load i5 %buff_x_addr_3

]]></Node>
<StgValue><ssdm name="buff_x_load_3"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
lp1:15 %buff_x_1_load_3 = load i5 %buff_x_1_addr_3

]]></Node>
<StgValue><ssdm name="buff_x_1_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
lp1:10 %buff_x_load_2 = load i5 %buff_x_addr_2

]]></Node>
<StgValue><ssdm name="buff_x_load_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
lp1:11 %buff_x_1_load_2 = load i5 %buff_x_1_addr_2

]]></Node>
<StgValue><ssdm name="buff_x_1_load_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
lp1:14 %buff_x_load_3 = load i5 %buff_x_addr_3

]]></Node>
<StgValue><ssdm name="buff_x_load_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
lp1:15 %buff_x_1_load_3 = load i5 %buff_x_1_addr_3

]]></Node>
<StgValue><ssdm name="buff_x_1_load_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:16 %buff_x_addr_4 = getelementptr i32 %buff_x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buff_x_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:17 %buff_x_1_addr_4 = getelementptr i32 %buff_x_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_4"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
lp1:18 %buff_x_load_4 = load i5 %buff_x_addr_4

]]></Node>
<StgValue><ssdm name="buff_x_load_4"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
lp1:19 %buff_x_1_load_4 = load i5 %buff_x_1_addr_4

]]></Node>
<StgValue><ssdm name="buff_x_1_load_4"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:20 %buff_x_addr_5 = getelementptr i32 %buff_x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buff_x_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:21 %buff_x_1_addr_5 = getelementptr i32 %buff_x_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_5"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
lp1:22 %buff_x_load_5 = load i5 %buff_x_addr_5

]]></Node>
<StgValue><ssdm name="buff_x_load_5"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
lp1:23 %buff_x_1_load_5 = load i5 %buff_x_1_addr_5

]]></Node>
<StgValue><ssdm name="buff_x_1_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
lp1:18 %buff_x_load_4 = load i5 %buff_x_addr_4

]]></Node>
<StgValue><ssdm name="buff_x_load_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
lp1:19 %buff_x_1_load_4 = load i5 %buff_x_1_addr_4

]]></Node>
<StgValue><ssdm name="buff_x_1_load_4"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
lp1:22 %buff_x_load_5 = load i5 %buff_x_addr_5

]]></Node>
<StgValue><ssdm name="buff_x_load_5"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
lp1:23 %buff_x_1_load_5 = load i5 %buff_x_1_addr_5

]]></Node>
<StgValue><ssdm name="buff_x_1_load_5"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:24 %buff_x_addr_6 = getelementptr i32 %buff_x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buff_x_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:25 %buff_x_1_addr_6 = getelementptr i32 %buff_x_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_6"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
lp1:26 %buff_x_load_6 = load i5 %buff_x_addr_6

]]></Node>
<StgValue><ssdm name="buff_x_load_6"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
lp1:27 %buff_x_1_load_6 = load i5 %buff_x_1_addr_6

]]></Node>
<StgValue><ssdm name="buff_x_1_load_6"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:28 %buff_x_addr_7 = getelementptr i32 %buff_x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buff_x_addr_7"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:29 %buff_x_1_addr_7 = getelementptr i32 %buff_x_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_7"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
lp1:30 %buff_x_load_7 = load i5 %buff_x_addr_7

]]></Node>
<StgValue><ssdm name="buff_x_load_7"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
lp1:31 %buff_x_1_load_7 = load i5 %buff_x_1_addr_7

]]></Node>
<StgValue><ssdm name="buff_x_1_load_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="5">
<![CDATA[
lp1:26 %buff_x_load_6 = load i5 %buff_x_addr_6

]]></Node>
<StgValue><ssdm name="buff_x_load_6"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
lp1:27 %buff_x_1_load_6 = load i5 %buff_x_1_addr_6

]]></Node>
<StgValue><ssdm name="buff_x_1_load_6"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="5">
<![CDATA[
lp1:30 %buff_x_load_7 = load i5 %buff_x_addr_7

]]></Node>
<StgValue><ssdm name="buff_x_load_7"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
lp1:31 %buff_x_1_load_7 = load i5 %buff_x_1_addr_7

]]></Node>
<StgValue><ssdm name="buff_x_1_load_7"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:32 %buff_x_addr_8 = getelementptr i32 %buff_x, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buff_x_addr_8"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:33 %buff_x_1_addr_8 = getelementptr i32 %buff_x_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_8"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
lp1:34 %buff_x_load_8 = load i5 %buff_x_addr_8

]]></Node>
<StgValue><ssdm name="buff_x_load_8"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
lp1:35 %buff_x_1_load_8 = load i5 %buff_x_1_addr_8

]]></Node>
<StgValue><ssdm name="buff_x_1_load_8"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:36 %buff_x_addr_9 = getelementptr i32 %buff_x, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buff_x_addr_9"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:37 %buff_x_1_addr_9 = getelementptr i32 %buff_x_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_9"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
lp1:38 %buff_x_load_9 = load i5 %buff_x_addr_9

]]></Node>
<StgValue><ssdm name="buff_x_load_9"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
lp1:39 %buff_x_1_load_9 = load i5 %buff_x_1_addr_9

]]></Node>
<StgValue><ssdm name="buff_x_1_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
lp1:34 %buff_x_load_8 = load i5 %buff_x_addr_8

]]></Node>
<StgValue><ssdm name="buff_x_load_8"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
lp1:35 %buff_x_1_load_8 = load i5 %buff_x_1_addr_8

]]></Node>
<StgValue><ssdm name="buff_x_1_load_8"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
lp1:38 %buff_x_load_9 = load i5 %buff_x_addr_9

]]></Node>
<StgValue><ssdm name="buff_x_load_9"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
lp1:39 %buff_x_1_load_9 = load i5 %buff_x_1_addr_9

]]></Node>
<StgValue><ssdm name="buff_x_1_load_9"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:40 %buff_x_addr_10 = getelementptr i32 %buff_x, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buff_x_addr_10"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:41 %buff_x_1_addr_10 = getelementptr i32 %buff_x_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_10"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
lp1:42 %buff_x_load_10 = load i5 %buff_x_addr_10

]]></Node>
<StgValue><ssdm name="buff_x_load_10"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
lp1:43 %buff_x_1_load_10 = load i5 %buff_x_1_addr_10

]]></Node>
<StgValue><ssdm name="buff_x_1_load_10"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:44 %buff_x_addr_11 = getelementptr i32 %buff_x, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buff_x_addr_11"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:45 %buff_x_1_addr_11 = getelementptr i32 %buff_x_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_11"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5">
<![CDATA[
lp1:46 %buff_x_load_11 = load i5 %buff_x_addr_11

]]></Node>
<StgValue><ssdm name="buff_x_load_11"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
lp1:47 %buff_x_1_load_11 = load i5 %buff_x_1_addr_11

]]></Node>
<StgValue><ssdm name="buff_x_1_load_11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5">
<![CDATA[
lp1:42 %buff_x_load_10 = load i5 %buff_x_addr_10

]]></Node>
<StgValue><ssdm name="buff_x_load_10"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
lp1:43 %buff_x_1_load_10 = load i5 %buff_x_1_addr_10

]]></Node>
<StgValue><ssdm name="buff_x_1_load_10"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5">
<![CDATA[
lp1:46 %buff_x_load_11 = load i5 %buff_x_addr_11

]]></Node>
<StgValue><ssdm name="buff_x_load_11"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="5">
<![CDATA[
lp1:47 %buff_x_1_load_11 = load i5 %buff_x_1_addr_11

]]></Node>
<StgValue><ssdm name="buff_x_1_load_11"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:48 %buff_x_addr_12 = getelementptr i32 %buff_x, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buff_x_addr_12"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:49 %buff_x_1_addr_12 = getelementptr i32 %buff_x_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_12"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
lp1:50 %buff_x_load_12 = load i5 %buff_x_addr_12

]]></Node>
<StgValue><ssdm name="buff_x_load_12"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
lp1:51 %buff_x_1_load_12 = load i5 %buff_x_1_addr_12

]]></Node>
<StgValue><ssdm name="buff_x_1_load_12"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:52 %buff_x_addr_13 = getelementptr i32 %buff_x, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buff_x_addr_13"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:53 %buff_x_1_addr_13 = getelementptr i32 %buff_x_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_13"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
lp1:54 %buff_x_load_13 = load i5 %buff_x_addr_13

]]></Node>
<StgValue><ssdm name="buff_x_load_13"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
lp1:55 %buff_x_1_load_13 = load i5 %buff_x_1_addr_13

]]></Node>
<StgValue><ssdm name="buff_x_1_load_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="160" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
lp1:50 %buff_x_load_12 = load i5 %buff_x_addr_12

]]></Node>
<StgValue><ssdm name="buff_x_load_12"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
lp1:51 %buff_x_1_load_12 = load i5 %buff_x_1_addr_12

]]></Node>
<StgValue><ssdm name="buff_x_1_load_12"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5">
<![CDATA[
lp1:54 %buff_x_load_13 = load i5 %buff_x_addr_13

]]></Node>
<StgValue><ssdm name="buff_x_load_13"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5">
<![CDATA[
lp1:55 %buff_x_1_load_13 = load i5 %buff_x_1_addr_13

]]></Node>
<StgValue><ssdm name="buff_x_1_load_13"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:56 %buff_x_addr_14 = getelementptr i32 %buff_x, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buff_x_addr_14"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:57 %buff_x_1_addr_14 = getelementptr i32 %buff_x_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_14"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
lp1:58 %buff_x_load_14 = load i5 %buff_x_addr_14

]]></Node>
<StgValue><ssdm name="buff_x_load_14"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
lp1:59 %buff_x_1_load_14 = load i5 %buff_x_1_addr_14

]]></Node>
<StgValue><ssdm name="buff_x_1_load_14"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:60 %buff_x_addr_15 = getelementptr i32 %buff_x, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buff_x_addr_15"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:61 %buff_x_1_addr_15 = getelementptr i32 %buff_x_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_15"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
lp1:62 %buff_x_load_15 = load i5 %buff_x_addr_15

]]></Node>
<StgValue><ssdm name="buff_x_load_15"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
lp1:63 %buff_x_1_load_15 = load i5 %buff_x_1_addr_15

]]></Node>
<StgValue><ssdm name="buff_x_1_load_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="172" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5">
<![CDATA[
lp1:58 %buff_x_load_14 = load i5 %buff_x_addr_14

]]></Node>
<StgValue><ssdm name="buff_x_load_14"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
lp1:59 %buff_x_1_load_14 = load i5 %buff_x_1_addr_14

]]></Node>
<StgValue><ssdm name="buff_x_1_load_14"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
lp1:62 %buff_x_load_15 = load i5 %buff_x_addr_15

]]></Node>
<StgValue><ssdm name="buff_x_load_15"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
lp1:63 %buff_x_1_load_15 = load i5 %buff_x_1_addr_15

]]></Node>
<StgValue><ssdm name="buff_x_1_load_15"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:64 %buff_x_addr_16 = getelementptr i32 %buff_x, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="buff_x_addr_16"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:65 %buff_x_1_addr_16 = getelementptr i32 %buff_x_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_16"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
lp1:66 %buff_x_load_16 = load i5 %buff_x_addr_16

]]></Node>
<StgValue><ssdm name="buff_x_load_16"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
lp1:67 %buff_x_1_load_16 = load i5 %buff_x_1_addr_16

]]></Node>
<StgValue><ssdm name="buff_x_1_load_16"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:68 %buff_x_addr_17 = getelementptr i32 %buff_x, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="buff_x_addr_17"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:69 %buff_x_1_addr_17 = getelementptr i32 %buff_x_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_17"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
lp1:70 %buff_x_load_17 = load i5 %buff_x_addr_17

]]></Node>
<StgValue><ssdm name="buff_x_load_17"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
lp1:71 %buff_x_1_load_17 = load i5 %buff_x_1_addr_17

]]></Node>
<StgValue><ssdm name="buff_x_1_load_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5">
<![CDATA[
lp1:66 %buff_x_load_16 = load i5 %buff_x_addr_16

]]></Node>
<StgValue><ssdm name="buff_x_load_16"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
lp1:67 %buff_x_1_load_16 = load i5 %buff_x_1_addr_16

]]></Node>
<StgValue><ssdm name="buff_x_1_load_16"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
lp1:70 %buff_x_load_17 = load i5 %buff_x_addr_17

]]></Node>
<StgValue><ssdm name="buff_x_load_17"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
lp1:71 %buff_x_1_load_17 = load i5 %buff_x_1_addr_17

]]></Node>
<StgValue><ssdm name="buff_x_1_load_17"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:72 %buff_x_addr_18 = getelementptr i32 %buff_x, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="buff_x_addr_18"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:73 %buff_x_1_addr_18 = getelementptr i32 %buff_x_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_18"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
lp1:74 %buff_x_load_18 = load i5 %buff_x_addr_18

]]></Node>
<StgValue><ssdm name="buff_x_load_18"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
lp1:75 %buff_x_1_load_18 = load i5 %buff_x_1_addr_18

]]></Node>
<StgValue><ssdm name="buff_x_1_load_18"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:76 %buff_x_addr_19 = getelementptr i32 %buff_x, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="buff_x_addr_19"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:77 %buff_x_1_addr_19 = getelementptr i32 %buff_x_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_19"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
lp1:78 %buff_x_load_19 = load i5 %buff_x_addr_19

]]></Node>
<StgValue><ssdm name="buff_x_load_19"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
lp1:79 %buff_x_1_load_19 = load i5 %buff_x_1_addr_19

]]></Node>
<StgValue><ssdm name="buff_x_1_load_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
lp1:74 %buff_x_load_18 = load i5 %buff_x_addr_18

]]></Node>
<StgValue><ssdm name="buff_x_load_18"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
lp1:75 %buff_x_1_load_18 = load i5 %buff_x_1_addr_18

]]></Node>
<StgValue><ssdm name="buff_x_1_load_18"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
lp1:78 %buff_x_load_19 = load i5 %buff_x_addr_19

]]></Node>
<StgValue><ssdm name="buff_x_load_19"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
lp1:79 %buff_x_1_load_19 = load i5 %buff_x_1_addr_19

]]></Node>
<StgValue><ssdm name="buff_x_1_load_19"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:80 %buff_x_addr_20 = getelementptr i32 %buff_x, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="buff_x_addr_20"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:81 %buff_x_1_addr_20 = getelementptr i32 %buff_x_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_20"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
lp1:82 %buff_x_load_20 = load i5 %buff_x_addr_20

]]></Node>
<StgValue><ssdm name="buff_x_load_20"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
lp1:83 %buff_x_1_load_20 = load i5 %buff_x_1_addr_20

]]></Node>
<StgValue><ssdm name="buff_x_1_load_20"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:84 %buff_x_addr_21 = getelementptr i32 %buff_x, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="buff_x_addr_21"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:85 %buff_x_1_addr_21 = getelementptr i32 %buff_x_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_21"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
lp1:86 %buff_x_load_21 = load i5 %buff_x_addr_21

]]></Node>
<StgValue><ssdm name="buff_x_load_21"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
lp1:87 %buff_x_1_load_21 = load i5 %buff_x_1_addr_21

]]></Node>
<StgValue><ssdm name="buff_x_1_load_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="208" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5">
<![CDATA[
lp1:82 %buff_x_load_20 = load i5 %buff_x_addr_20

]]></Node>
<StgValue><ssdm name="buff_x_load_20"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
lp1:83 %buff_x_1_load_20 = load i5 %buff_x_1_addr_20

]]></Node>
<StgValue><ssdm name="buff_x_1_load_20"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5">
<![CDATA[
lp1:86 %buff_x_load_21 = load i5 %buff_x_addr_21

]]></Node>
<StgValue><ssdm name="buff_x_load_21"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
lp1:87 %buff_x_1_load_21 = load i5 %buff_x_1_addr_21

]]></Node>
<StgValue><ssdm name="buff_x_1_load_21"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:88 %buff_x_addr_22 = getelementptr i32 %buff_x, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="buff_x_addr_22"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:89 %buff_x_1_addr_22 = getelementptr i32 %buff_x_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_22"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
lp1:90 %buff_x_load_22 = load i5 %buff_x_addr_22

]]></Node>
<StgValue><ssdm name="buff_x_load_22"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
lp1:91 %buff_x_1_load_22 = load i5 %buff_x_1_addr_22

]]></Node>
<StgValue><ssdm name="buff_x_1_load_22"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:92 %buff_x_addr_23 = getelementptr i32 %buff_x, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="buff_x_addr_23"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:93 %buff_x_1_addr_23 = getelementptr i32 %buff_x_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_23"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
lp1:94 %buff_x_load_23 = load i5 %buff_x_addr_23

]]></Node>
<StgValue><ssdm name="buff_x_load_23"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
lp1:95 %buff_x_1_load_23 = load i5 %buff_x_1_addr_23

]]></Node>
<StgValue><ssdm name="buff_x_1_load_23"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="220" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5">
<![CDATA[
lp1:90 %buff_x_load_22 = load i5 %buff_x_addr_22

]]></Node>
<StgValue><ssdm name="buff_x_load_22"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
lp1:91 %buff_x_1_load_22 = load i5 %buff_x_1_addr_22

]]></Node>
<StgValue><ssdm name="buff_x_1_load_22"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5">
<![CDATA[
lp1:94 %buff_x_load_23 = load i5 %buff_x_addr_23

]]></Node>
<StgValue><ssdm name="buff_x_load_23"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
lp1:95 %buff_x_1_load_23 = load i5 %buff_x_1_addr_23

]]></Node>
<StgValue><ssdm name="buff_x_1_load_23"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:96 %buff_x_addr_24 = getelementptr i32 %buff_x, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="buff_x_addr_24"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:97 %buff_x_1_addr_24 = getelementptr i32 %buff_x_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_24"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
lp1:98 %buff_x_load_24 = load i5 %buff_x_addr_24

]]></Node>
<StgValue><ssdm name="buff_x_load_24"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
lp1:99 %buff_x_1_load_24 = load i5 %buff_x_1_addr_24

]]></Node>
<StgValue><ssdm name="buff_x_1_load_24"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:100 %buff_x_addr_25 = getelementptr i32 %buff_x, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="buff_x_addr_25"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:101 %buff_x_1_addr_25 = getelementptr i32 %buff_x_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_25"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
lp1:102 %buff_x_load_25 = load i5 %buff_x_addr_25

]]></Node>
<StgValue><ssdm name="buff_x_load_25"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
lp1:103 %buff_x_1_load_25 = load i5 %buff_x_1_addr_25

]]></Node>
<StgValue><ssdm name="buff_x_1_load_25"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="232" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5">
<![CDATA[
lp1:98 %buff_x_load_24 = load i5 %buff_x_addr_24

]]></Node>
<StgValue><ssdm name="buff_x_load_24"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
lp1:99 %buff_x_1_load_24 = load i5 %buff_x_1_addr_24

]]></Node>
<StgValue><ssdm name="buff_x_1_load_24"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
lp1:102 %buff_x_load_25 = load i5 %buff_x_addr_25

]]></Node>
<StgValue><ssdm name="buff_x_load_25"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
lp1:103 %buff_x_1_load_25 = load i5 %buff_x_1_addr_25

]]></Node>
<StgValue><ssdm name="buff_x_1_load_25"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:104 %buff_x_addr_26 = getelementptr i32 %buff_x, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="buff_x_addr_26"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:105 %buff_x_1_addr_26 = getelementptr i32 %buff_x_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_26"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
lp1:106 %buff_x_load_26 = load i5 %buff_x_addr_26

]]></Node>
<StgValue><ssdm name="buff_x_load_26"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
lp1:107 %buff_x_1_load_26 = load i5 %buff_x_1_addr_26

]]></Node>
<StgValue><ssdm name="buff_x_1_load_26"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:108 %buff_x_addr_27 = getelementptr i32 %buff_x, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="buff_x_addr_27"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:109 %buff_x_1_addr_27 = getelementptr i32 %buff_x_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_27"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
lp1:110 %buff_x_load_27 = load i5 %buff_x_addr_27

]]></Node>
<StgValue><ssdm name="buff_x_load_27"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
lp1:111 %buff_x_1_load_27 = load i5 %buff_x_1_addr_27

]]></Node>
<StgValue><ssdm name="buff_x_1_load_27"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="244" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="5">
<![CDATA[
lp1:106 %buff_x_load_26 = load i5 %buff_x_addr_26

]]></Node>
<StgValue><ssdm name="buff_x_load_26"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
lp1:107 %buff_x_1_load_26 = load i5 %buff_x_1_addr_26

]]></Node>
<StgValue><ssdm name="buff_x_1_load_26"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="5">
<![CDATA[
lp1:110 %buff_x_load_27 = load i5 %buff_x_addr_27

]]></Node>
<StgValue><ssdm name="buff_x_load_27"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
lp1:111 %buff_x_1_load_27 = load i5 %buff_x_1_addr_27

]]></Node>
<StgValue><ssdm name="buff_x_1_load_27"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:112 %buff_x_addr_28 = getelementptr i32 %buff_x, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="buff_x_addr_28"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:113 %buff_x_1_addr_28 = getelementptr i32 %buff_x_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_28"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
lp1:114 %buff_x_load_28 = load i5 %buff_x_addr_28

]]></Node>
<StgValue><ssdm name="buff_x_load_28"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
lp1:115 %buff_x_1_load_28 = load i5 %buff_x_1_addr_28

]]></Node>
<StgValue><ssdm name="buff_x_1_load_28"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:116 %buff_x_addr_29 = getelementptr i32 %buff_x, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="buff_x_addr_29"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:117 %buff_x_1_addr_29 = getelementptr i32 %buff_x_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_29"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
lp1:118 %buff_x_load_29 = load i5 %buff_x_addr_29

]]></Node>
<StgValue><ssdm name="buff_x_load_29"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="5">
<![CDATA[
lp1:119 %buff_x_1_load_29 = load i5 %buff_x_1_addr_29

]]></Node>
<StgValue><ssdm name="buff_x_1_load_29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="256" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="5">
<![CDATA[
lp1:114 %buff_x_load_28 = load i5 %buff_x_addr_28

]]></Node>
<StgValue><ssdm name="buff_x_load_28"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
lp1:115 %buff_x_1_load_28 = load i5 %buff_x_1_addr_28

]]></Node>
<StgValue><ssdm name="buff_x_1_load_28"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="5">
<![CDATA[
lp1:118 %buff_x_load_29 = load i5 %buff_x_addr_29

]]></Node>
<StgValue><ssdm name="buff_x_load_29"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="5">
<![CDATA[
lp1:119 %buff_x_1_load_29 = load i5 %buff_x_1_addr_29

]]></Node>
<StgValue><ssdm name="buff_x_1_load_29"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:120 %buff_x_addr_30 = getelementptr i32 %buff_x, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="buff_x_addr_30"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:121 %buff_x_1_addr_30 = getelementptr i32 %buff_x_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_30"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
lp1:122 %buff_x_load_30 = load i5 %buff_x_addr_30

]]></Node>
<StgValue><ssdm name="buff_x_load_30"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="5">
<![CDATA[
lp1:123 %buff_x_1_load_30 = load i5 %buff_x_1_addr_30

]]></Node>
<StgValue><ssdm name="buff_x_1_load_30"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:124 %buff_x_addr_31 = getelementptr i32 %buff_x, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="buff_x_addr_31"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lp1:125 %buff_x_1_addr_31 = getelementptr i32 %buff_x_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="buff_x_1_addr_31"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
lp1:126 %buff_x_load_31 = load i5 %buff_x_addr_31

]]></Node>
<StgValue><ssdm name="buff_x_load_31"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
lp1:127 %buff_x_1_load_31 = load i5 %buff_x_1_addr_31

]]></Node>
<StgValue><ssdm name="buff_x_1_load_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="268" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="5">
<![CDATA[
lp1:122 %buff_x_load_30 = load i5 %buff_x_addr_30

]]></Node>
<StgValue><ssdm name="buff_x_load_30"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="5">
<![CDATA[
lp1:123 %buff_x_1_load_30 = load i5 %buff_x_1_addr_30

]]></Node>
<StgValue><ssdm name="buff_x_1_load_30"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
lp1:126 %buff_x_load_31 = load i5 %buff_x_addr_31

]]></Node>
<StgValue><ssdm name="buff_x_load_31"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
lp1:127 %buff_x_1_load_31 = load i5 %buff_x_1_addr_31

]]></Node>
<StgValue><ssdm name="buff_x_1_load_31"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32">
<![CDATA[
lp1:128 %call_ln0 = call void @atax_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %tmp1_1, i32 %tmp1, i32 %buff_x_load, i32 %buff_x_1_load, i32 %buff_x_load_1, i32 %buff_x_1_load_1, i32 %buff_x_load_2, i32 %buff_x_1_load_2, i32 %buff_x_load_3, i32 %buff_x_1_load_3, i32 %buff_x_load_4, i32 %buff_x_1_load_4, i32 %buff_x_load_5, i32 %buff_x_1_load_5, i32 %buff_x_load_6, i32 %buff_x_1_load_6, i32 %buff_x_load_7, i32 %buff_x_1_load_7, i32 %buff_x_load_8, i32 %buff_x_1_load_8, i32 %buff_x_load_9, i32 %buff_x_1_load_9, i32 %buff_x_load_10, i32 %buff_x_1_load_10, i32 %buff_x_load_11, i32 %buff_x_1_load_11, i32 %buff_x_load_12, i32 %buff_x_1_load_12, i32 %buff_x_load_13, i32 %buff_x_1_load_13, i32 %buff_x_load_14, i32 %buff_x_1_load_14, i32 %buff_x_load_15, i32 %buff_x_1_load_15, i32 %buff_x_load_16, i32 %buff_x_1_load_16, i32 %buff_x_load_17, i32 %buff_x_1_load_17, i32 %buff_x_load_18, i32 %buff_x_1_load_18, i32 %buff_x_load_19, i32 %buff_x_1_load_19, i32 %buff_x_load_20, i32 %buff_x_1_load_20, i32 %buff_x_load_21, i32 %buff_x_1_load_21, i32 %buff_x_load_22, i32 %buff_x_1_load_22, i32 %buff_x_load_23, i32 %buff_x_1_load_23, i32 %buff_x_load_24, i32 %buff_x_1_load_24, i32 %buff_x_load_25, i32 %buff_x_1_load_25, i32 %buff_x_load_26, i32 %buff_x_1_load_26, i32 %buff_x_load_27, i32 %buff_x_1_load_27, i32 %buff_x_load_28, i32 %buff_x_1_load_28, i32 %buff_x_load_29, i32 %buff_x_1_load_29, i32 %buff_x_load_30, i32 %buff_x_1_load_30, i32 %buff_x_load_31, i32 %buff_x_1_load_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="273" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32">
<![CDATA[
lp1:128 %call_ln0 = call void @atax_Pipeline_lp1, i32 %buff_A, i32 %buff_A_1, i32 %tmp1_1, i32 %tmp1, i32 %buff_x_load, i32 %buff_x_1_load, i32 %buff_x_load_1, i32 %buff_x_1_load_1, i32 %buff_x_load_2, i32 %buff_x_1_load_2, i32 %buff_x_load_3, i32 %buff_x_1_load_3, i32 %buff_x_load_4, i32 %buff_x_1_load_4, i32 %buff_x_load_5, i32 %buff_x_1_load_5, i32 %buff_x_load_6, i32 %buff_x_1_load_6, i32 %buff_x_load_7, i32 %buff_x_1_load_7, i32 %buff_x_load_8, i32 %buff_x_1_load_8, i32 %buff_x_load_9, i32 %buff_x_1_load_9, i32 %buff_x_load_10, i32 %buff_x_1_load_10, i32 %buff_x_load_11, i32 %buff_x_1_load_11, i32 %buff_x_load_12, i32 %buff_x_1_load_12, i32 %buff_x_load_13, i32 %buff_x_1_load_13, i32 %buff_x_load_14, i32 %buff_x_1_load_14, i32 %buff_x_load_15, i32 %buff_x_1_load_15, i32 %buff_x_load_16, i32 %buff_x_1_load_16, i32 %buff_x_load_17, i32 %buff_x_1_load_17, i32 %buff_x_load_18, i32 %buff_x_1_load_18, i32 %buff_x_load_19, i32 %buff_x_1_load_19, i32 %buff_x_load_20, i32 %buff_x_1_load_20, i32 %buff_x_load_21, i32 %buff_x_1_load_21, i32 %buff_x_load_22, i32 %buff_x_1_load_22, i32 %buff_x_load_23, i32 %buff_x_1_load_23, i32 %buff_x_load_24, i32 %buff_x_1_load_24, i32 %buff_x_load_25, i32 %buff_x_1_load_25, i32 %buff_x_load_26, i32 %buff_x_1_load_26, i32 %buff_x_load_27, i32 %buff_x_1_load_27, i32 %buff_x_load_28, i32 %buff_x_1_load_28, i32 %buff_x_load_29, i32 %buff_x_1_load_29, i32 %buff_x_load_30, i32 %buff_x_1_load_30, i32 %buff_x_load_31, i32 %buff_x_1_load_31

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="274" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
lp1:129 %call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %tmp1_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="275" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
lp1:129 %call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %tmp1_1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
lp1:130 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
lp1:131 %call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out, i32 %buff_y_out_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="278" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
lp1:131 %call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out, i32 %buff_y_out_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0">
<![CDATA[
lp1:132 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
