
*** Running vivado
    with args -log sys_array_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sys_array_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sys_array_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_2020/Vivado/2020.2/data/ip'.
Command: link_design -top sys_array_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_MbyNMultiplier_0_0/sys_array_MbyNMultiplier_0_0.dcp' for cell 'sys_array_i/MbyNMultiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_0_0/sys_array_axi_gpio_0_0.dcp' for cell 'sys_array_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_0/sys_array_axi_gpio_1_0.dcp' for cell 'sys_array_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_1/sys_array_axi_gpio_1_1.dcp' for cell 'sys_array_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_2_0/sys_array_axi_gpio_2_0.dcp' for cell 'sys_array_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_3_0/sys_array_axi_gpio_3_0.dcp' for cell 'sys_array_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0.dcp' for cell 'sys_array_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_proc_sys_reset_0_0/sys_array_proc_sys_reset_0_0.dcp' for cell 'sys_array_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_processing_system7_0_0/sys_array_processing_system7_0_0.dcp' for cell 'sys_array_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_rst_ps7_0_50M_0/sys_array_rst_ps7_0_50M_0.dcp' for cell 'sys_array_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_scatter_0_0/sys_array_scatter_0_0.dcp' for cell 'sys_array_i/scatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_xbar_0/sys_array_xbar_0.dcp' for cell 'sys_array_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_auto_pc_0/sys_array_auto_pc_0.dcp' for cell 'sys_array_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1014.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_processing_system7_0_0/sys_array_processing_system7_0_0.xdc] for cell 'sys_array_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_processing_system7_0_0/sys_array_processing_system7_0_0.xdc] for cell 'sys_array_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_0_0/sys_array_axi_gpio_0_0_board.xdc] for cell 'sys_array_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_0_0/sys_array_axi_gpio_0_0_board.xdc] for cell 'sys_array_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_0_0/sys_array_axi_gpio_0_0.xdc] for cell 'sys_array_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_0_0/sys_array_axi_gpio_0_0.xdc] for cell 'sys_array_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_0/sys_array_axi_gpio_1_0_board.xdc] for cell 'sys_array_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_0/sys_array_axi_gpio_1_0_board.xdc] for cell 'sys_array_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_0/sys_array_axi_gpio_1_0.xdc] for cell 'sys_array_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_0/sys_array_axi_gpio_1_0.xdc] for cell 'sys_array_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_1/sys_array_axi_gpio_1_1_board.xdc] for cell 'sys_array_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_1/sys_array_axi_gpio_1_1_board.xdc] for cell 'sys_array_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_1/sys_array_axi_gpio_1_1.xdc] for cell 'sys_array_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_1_1/sys_array_axi_gpio_1_1.xdc] for cell 'sys_array_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_2_0/sys_array_axi_gpio_2_0_board.xdc] for cell 'sys_array_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_2_0/sys_array_axi_gpio_2_0_board.xdc] for cell 'sys_array_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_2_0/sys_array_axi_gpio_2_0.xdc] for cell 'sys_array_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_2_0/sys_array_axi_gpio_2_0.xdc] for cell 'sys_array_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_3_0/sys_array_axi_gpio_3_0_board.xdc] for cell 'sys_array_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_3_0/sys_array_axi_gpio_3_0_board.xdc] for cell 'sys_array_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_3_0/sys_array_axi_gpio_3_0.xdc] for cell 'sys_array_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_axi_gpio_3_0/sys_array_axi_gpio_3_0.xdc] for cell 'sys_array_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_rst_ps7_0_50M_0/sys_array_rst_ps7_0_50M_0_board.xdc] for cell 'sys_array_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_rst_ps7_0_50M_0/sys_array_rst_ps7_0_50M_0_board.xdc] for cell 'sys_array_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_rst_ps7_0_50M_0/sys_array_rst_ps7_0_50M_0.xdc] for cell 'sys_array_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_rst_ps7_0_50M_0/sys_array_rst_ps7_0_50M_0.xdc] for cell 'sys_array_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_proc_sys_reset_0_0/sys_array_proc_sys_reset_0_0_board.xdc] for cell 'sys_array_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_proc_sys_reset_0_0/sys_array_proc_sys_reset_0_0_board.xdc] for cell 'sys_array_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_proc_sys_reset_0_0/sys_array_proc_sys_reset_0_0.xdc] for cell 'sys_array_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_proc_sys_reset_0_0/sys_array_proc_sys_reset_0_0.xdc] for cell 'sys_array_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0_board.xdc] for cell 'sys_array_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0_board.xdc] for cell 'sys_array_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0.xdc] for cell 'sys_array_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.809 ; gain = 430.969
Finished Parsing XDC File [c:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.gen/sources_1/bd/sys_array/ip/sys_array_clk_wiz_0_0/sys_array_clk_wiz_0_0.xdc] for cell 'sys_array_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Clock' is not supported in the xdc constraint file. [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.srcs/constrs_1/imports/pynq-z1_c/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1445.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1445.809 ; gain = 430.969
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.959 . Memory (MB): peak = 1445.809 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19dfdd02d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1464.715 ; gain = 18.906

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1380f3211

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103bd3170

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 148b60529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 175 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 148b60529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 148b60529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 148b60529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              53  |                                              1  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |             175  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1667.398 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1834fbfe7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1667.398 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1834fbfe7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1667.398 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1834fbfe7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1667.398 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1667.398 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1834fbfe7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1667.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sys_array_wrapper_drc_opted.rpt -pb sys_array_wrapper_drc_opted.pb -rpx sys_array_wrapper_drc_opted.rpx
Command: report_drc -file sys_array_wrapper_drc_opted.rpt -pb sys_array_wrapper_drc_opted.pb -rpx sys_array_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a206b30b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1711.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc7c9882

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 138ff7756

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 138ff7756

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 138ff7756

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10b308b2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fadcdebd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 56 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1711.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             56  |                    56  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1e3dba0ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1dc5821e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dc5821e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 233eea21d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16bdd2a53

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1556049e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 233502d98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26626812f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d48554c8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 226ccae3b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 226ccae3b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f44ff712

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.931 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14794bc2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1711.391 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c727fe41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f44ff712

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.931. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1346a2c6a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1346a2c6a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1346a2c6a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1346a2c6a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1711.391 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18af924e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000
Ending Placer Task | Checksum: 13c6de9e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1711.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1711.391 ; gain = 1.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.444 . Memory (MB): peak = 1711.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sys_array_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1711.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sys_array_wrapper_utilization_placed.rpt -pb sys_array_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sys_array_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1711.391 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1724.902 ; gain = 13.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8e0447c3 ConstDB: 0 ShapeSum: ae69a21e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d3cf36a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1841.051 ; gain = 107.047
Post Restoration Checksum: NetGraph: 58914a2b NumContArr: 7b3dec75 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d3cf36a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1841.059 ; gain = 107.055

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d3cf36a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1847.570 ; gain = 113.566

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d3cf36a0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1847.570 ; gain = 113.566
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1709229f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1873.734 ; gain = 139.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.950  | TNS=0.000  | WHS=-0.172 | THS=-109.261|

Phase 2 Router Initialization | Checksum: 19af695d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1873.734 ; gain = 139.730

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6475
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6475
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19af695d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1873.734 ; gain = 139.730
Phase 3 Initial Routing | Checksum: 1a88a8e2c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.123  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15f21c94d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.123  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e0af146e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730
Phase 4 Rip-up And Reroute | Checksum: e0af146e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: e0af146e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e0af146e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730
Phase 5 Delay and Skew Optimization | Checksum: e0af146e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12becd274

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.130  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: be3d1fb9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730
Phase 6 Post Hold Fix | Checksum: be3d1fb9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.867764 %
  Global Horizontal Routing Utilization  = 1.00389 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: be3d1fb9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: be3d1fb9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 176bc664f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1873.734 ; gain = 139.730

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.130  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 176bc664f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1873.734 ; gain = 139.730
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1873.734 ; gain = 139.730

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1873.734 ; gain = 148.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1880.902 ; gain = 7.168
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sys_array_wrapper_drc_routed.rpt -pb sys_array_wrapper_drc_routed.pb -rpx sys_array_wrapper_drc_routed.rpx
Command: report_drc -file sys_array_wrapper_drc_routed.rpt -pb sys_array_wrapper_drc_routed.pb -rpx sys_array_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sys_array_wrapper_methodology_drc_routed.rpt -pb sys_array_wrapper_methodology_drc_routed.pb -rpx sys_array_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file sys_array_wrapper_methodology_drc_routed.rpt -pb sys_array_wrapper_methodology_drc_routed.pb -rpx sys_array_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Jerin/Vivado2020/multiplier_mxn_test/multiplier_mxn_test.runs/impl_1/sys_array_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sys_array_wrapper_power_routed.rpt -pb sys_array_wrapper_power_summary_routed.pb -rpx sys_array_wrapper_power_routed.rpx
Command: report_power -file sys_array_wrapper_power_routed.rpt -pb sys_array_wrapper_power_summary_routed.pb -rpx sys_array_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sys_array_wrapper_route_status.rpt -pb sys_array_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sys_array_wrapper_timing_summary_routed.rpt -pb sys_array_wrapper_timing_summary_routed.pb -rpx sys_array_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sys_array_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sys_array_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sys_array_wrapper_bus_skew_routed.rpt -pb sys_array_wrapper_bus_skew_routed.pb -rpx sys_array_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 00:10:22 2022...
