\hypertarget{struct_g_p_i_o___type}{}\doxysection{GPIO\+\_\+\+Type Struct Reference}
\label{struct_g_p_i_o___type}\index{GPIO\_Type@{GPIO\_Type}}


GPIO -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_aef77a53fb6962f329978c788b3c1e637}{PDOR}}
\begin{DoxyCompactList}\small\item\em Port Data Output Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a3aa2323e3b596f8c9f191acb2ad7f75d}{PSOR}}
\begin{DoxyCompactList}\small\item\em Port Set Output Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_ac53cb29f8a090565bec5e94b6b808572}{PCOR}}
\begin{DoxyCompactList}\small\item\em Port Clear Output Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a1c26bce9144a9606d3f8a60dc750b063}{PTOR}}
\begin{DoxyCompactList}\small\item\em Port Toggle Output Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a1013b95ac09a1205ba0528ad32ad1edc}{PDIR}}
\begin{DoxyCompactList}\small\item\em Port Data Input Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a441a96d3febd01d841b24561b4d036a3}{PDDR}}
\begin{DoxyCompactList}\small\item\em Port Data Direction Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_a291d80b2bf8ac4456dc9672839cb55f5}{PIDR}}
\begin{DoxyCompactList}\small\item\em Port Input Disable Register, offset\+: 0x18. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO -\/ Size of Registers Arrays. 

GPIO -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_ac53cb29f8a090565bec5e94b6b808572}\label{struct_g_p_i_o___type_ac53cb29f8a090565bec5e94b6b808572}} 
\index{GPIO\_Type@{GPIO\_Type}!PCOR@{PCOR}}
\index{PCOR@{PCOR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PCOR}{PCOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t PCOR}



Port Clear Output Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_g_p_i_o___type_a441a96d3febd01d841b24561b4d036a3}\label{struct_g_p_i_o___type_a441a96d3febd01d841b24561b4d036a3}} 
\index{GPIO\_Type@{GPIO\_Type}!PDDR@{PDDR}}
\index{PDDR@{PDDR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PDDR}{PDDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDDR}



Port Data Direction Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_g_p_i_o___type_a1013b95ac09a1205ba0528ad32ad1edc}\label{struct_g_p_i_o___type_a1013b95ac09a1205ba0528ad32ad1edc}} 
\index{GPIO\_Type@{GPIO\_Type}!PDIR@{PDIR}}
\index{PDIR@{PDIR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PDIR}{PDIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t PDIR}



Port Data Input Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_g_p_i_o___type_aef77a53fb6962f329978c788b3c1e637}\label{struct_g_p_i_o___type_aef77a53fb6962f329978c788b3c1e637}} 
\index{GPIO\_Type@{GPIO\_Type}!PDOR@{PDOR}}
\index{PDOR@{PDOR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PDOR}{PDOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PDOR}



Port Data Output Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_g_p_i_o___type_a291d80b2bf8ac4456dc9672839cb55f5}\label{struct_g_p_i_o___type_a291d80b2bf8ac4456dc9672839cb55f5}} 
\index{GPIO\_Type@{GPIO\_Type}!PIDR@{PIDR}}
\index{PIDR@{PIDR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PIDR}{PIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIDR}



Port Input Disable Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_g_p_i_o___type_a3aa2323e3b596f8c9f191acb2ad7f75d}\label{struct_g_p_i_o___type_a3aa2323e3b596f8c9f191acb2ad7f75d}} 
\index{GPIO\_Type@{GPIO\_Type}!PSOR@{PSOR}}
\index{PSOR@{PSOR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PSOR}{PSOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t PSOR}



Port Set Output Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_g_p_i_o___type_a1c26bce9144a9606d3f8a60dc750b063}\label{struct_g_p_i_o___type_a1c26bce9144a9606d3f8a60dc750b063}} 
\index{GPIO\_Type@{GPIO\_Type}!PTOR@{PTOR}}
\index{PTOR@{PTOR}!GPIO\_Type@{GPIO\_Type}}
\doxysubsubsection{\texorpdfstring{PTOR}{PTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t PTOR}



Port Toggle Output Register, offset\+: 0xC. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
