<stg><name>fft_exec_Pipeline_DFT_Loop9</name>


<trans_list>

<trans id="339" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i10 0, i10 %i_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i38.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc.i38.0:0 %i_2_0_load = load i10 %i_2_0

]]></Node>
<StgValue><ssdm name="i_2_0_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i38.0:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i38.0:2 %icmp_ln109 = icmp_eq  i10 %i_2_0_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i38.0:3 %br_ln109 = br i1 %icmp_ln109, void %for.inc.i38.split.0, void %_Z11fft_stage_tILi2ELi4EEvPfS0_S0_S0_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="10">
<![CDATA[
for.inc.i38.split.0:0 %empty_28 = trunc i10 %i_2_0_load

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i38.split.0:3 %trunc_ln118_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i_2_0_load, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:4 %zext_ln118 = zext i8 %trunc_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:6 %Stage1_R_2_addr = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage1_R_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:8 %Stage1_R_2_load = load i8 %Stage1_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:10 %Stage1_I_2_addr = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage1_I_2_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:12 %Stage1_I_2_load = load i8 %Stage1_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_2_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i38.split.0:29 %or_ln109 = or i9 %empty_28, i9 1

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i38.split.0:30 %zext_ln109 = zext i9 %or_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i38.split.0:31 %add_ln115 = add i10 %i_2_0_load, i10 %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i38.split.0:32 %lshr_ln118_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln118_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:33 %zext_ln118_1 = zext i8 %lshr_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:35 %Stage1_R_3_addr = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage1_R_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:37 %Stage1_R_3_load = load i8 %Stage1_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_3_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:39 %Stage1_I_3_addr = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage1_I_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:41 %Stage1_I_3_load = load i8 %Stage1_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_3_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:64 %or_ln118 = or i8 %trunc_ln118_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:65 %zext_ln118_2 = zext i8 %or_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:67 %Stage1_R_2_addr_1 = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage1_R_2_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:69 %Stage1_R_2_load_1 = load i8 %Stage1_R_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_2_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:71 %Stage1_I_2_addr_1 = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage1_I_2_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:73 %Stage1_I_2_load_1 = load i8 %Stage1_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_2_load_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i38.split.0:131 %add_ln109 = add i10 %i_2_0_load, i10 4

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i38.split.0:132 %store_ln109 = store i10 %add_ln109, i10 %i_2_0

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:8 %Stage1_R_2_load = load i8 %Stage1_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_2_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:12 %Stage1_I_2_load = load i8 %Stage1_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_2_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:37 %Stage1_R_3_load = load i8 %Stage1_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_3_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:41 %Stage1_I_3_load = load i8 %Stage1_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:69 %Stage1_R_2_load_1 = load i8 %Stage1_R_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_2_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:73 %Stage1_I_2_load_1 = load i8 %Stage1_I_2_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_2_load_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i38.split.0:90 %or_ln109_1 = or i9 %empty_28, i9 3

]]></Node>
<StgValue><ssdm name="or_ln109_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i38.split.0:91 %zext_ln109_1 = zext i9 %or_ln109_1

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i38.split.0:92 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %or_ln109_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc.i38.split.0:93 %and_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="9">
<![CDATA[
for.inc.i38.split.0:94 %zext_ln115 = zext i9 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i38.split.0:95 %add_ln115_1 = add i10 %zext_ln115, i10 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i38.split.0:96 %add_ln116 = add i10 %add_ln115_1, i10 2

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i38.split.0:97 %lshr_ln118_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln115_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln118_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i38.split.0:103 %lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln116, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:104 %zext_ln120 = zext i8 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:105 %Stage1_R_3_addr_1 = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage1_R_3_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:106 %Stage1_R_3_load_1 = load i8 %Stage1_R_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_3_load_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:107 %Stage1_I_3_addr_1 = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage1_I_3_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:108 %Stage1_I_3_load_1 = load i8 %Stage1_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="72" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:13 %mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:15 %mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:42 %mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:43 %bitcast_ln123 = bitcast i32 %Stage1_I_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln123"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:44 %xor_ln123 = xor i32 %bitcast_ln123, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln123"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:47 %mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:48 %bitcast_ln124 = bitcast i32 %Stage1_R_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln124"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:49 %xor_ln124 = xor i32 %bitcast_ln124, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:74 %mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:76 %mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:106 %Stage1_R_3_load_1 = load i8 %Stage1_R_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_3_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:108 %Stage1_I_3_load_1 = load i8 %Stage1_I_3_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="84" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:13 %mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:15 %mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:42 %mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:47 %mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:74 %mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:76 %mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1_2"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:109 %mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_3"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:110 %bitcast_ln123_2 = bitcast i32 %Stage1_I_3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:111 %xor_ln123_1 = xor i32 %bitcast_ln123_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln123_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:114 %mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:115 %bitcast_ln124_2 = bitcast i32 %Stage1_R_3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln124_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:116 %xor_ln124_1 = xor i32 %bitcast_ln124_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="96" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:13 %mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:15 %mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:42 %mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:47 %mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:74 %mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:76 %mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:109 %mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:114 %mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="104" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:13 %mul23_i1 = fmul i32 %Stage1_I_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:15 %mul25_i1 = fmul i32 %Stage1_R_2_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:42 %mul22_i_1 = fmul i32 %Stage1_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:47 %mul24_i_1 = fmul i32 %Stage1_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:74 %mul23_i1_2 = fmul i32 %Stage1_I_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul23_i1_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:76 %mul25_i1_2 = fmul i32 %Stage1_R_2_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul25_i1_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:109 %mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:114 %mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="112" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:14 %t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:16 %t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:45 %bitcast_ln123_1 = bitcast i32 %xor_ln123

]]></Node>
<StgValue><ssdm name="bitcast_ln123_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:46 %t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1

]]></Node>
<StgValue><ssdm name="t_R_1_1"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:50 %bitcast_ln124_1 = bitcast i32 %xor_ln124

]]></Node>
<StgValue><ssdm name="bitcast_ln124_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:51 %t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1

]]></Node>
<StgValue><ssdm name="t_I_1_1"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:75 %t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2

]]></Node>
<StgValue><ssdm name="t_R_1_2"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:77 %t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2

]]></Node>
<StgValue><ssdm name="t_I_1_2"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:109 %mul22_i_3 = fmul i32 %Stage1_R_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul22_i_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:114 %mul24_i_3 = fmul i32 %Stage1_I_3_load_1, i32 -0

]]></Node>
<StgValue><ssdm name="mul24_i_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="122" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:14 %t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:16 %t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:46 %t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1

]]></Node>
<StgValue><ssdm name="t_R_1_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:51 %t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1

]]></Node>
<StgValue><ssdm name="t_I_1_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:75 %t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2

]]></Node>
<StgValue><ssdm name="t_R_1_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:77 %t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2

]]></Node>
<StgValue><ssdm name="t_I_1_2"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:112 %bitcast_ln123_3 = bitcast i32 %xor_ln123_1

]]></Node>
<StgValue><ssdm name="bitcast_ln123_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:113 %t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3

]]></Node>
<StgValue><ssdm name="t_R_1_3"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i38.split.0:117 %bitcast_ln124_3 = bitcast i32 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="bitcast_ln124_3"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:118 %t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3

]]></Node>
<StgValue><ssdm name="t_I_1_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="132" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:14 %t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:16 %t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:46 %t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1

]]></Node>
<StgValue><ssdm name="t_R_1_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:51 %t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1

]]></Node>
<StgValue><ssdm name="t_I_1_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:75 %t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2

]]></Node>
<StgValue><ssdm name="t_R_1_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:77 %t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2

]]></Node>
<StgValue><ssdm name="t_I_1_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:113 %t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3

]]></Node>
<StgValue><ssdm name="t_R_1_3"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:118 %t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3

]]></Node>
<StgValue><ssdm name="t_I_1_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:5 %Stage1_R_addr = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage1_R_addr"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:7 %Stage1_R_load = load i8 %Stage1_R_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_load"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:9 %Stage1_I_addr = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage1_I_addr"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:11 %Stage1_I_load = load i8 %Stage1_I_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_load"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:14 %t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:16 %t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:34 %Stage1_R_1_addr = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage1_R_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:36 %Stage1_R_1_load = load i8 %Stage1_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_1_load"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:38 %Stage1_I_1_addr = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage1_I_1_addr"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:40 %Stage1_I_1_load = load i8 %Stage1_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_1_load"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:46 %t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1

]]></Node>
<StgValue><ssdm name="t_R_1_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:51 %t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1

]]></Node>
<StgValue><ssdm name="t_I_1_1"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:66 %Stage1_R_addr_1 = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage1_R_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:68 %Stage1_R_load_1 = load i8 %Stage1_R_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_load_1"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:70 %Stage1_I_addr_1 = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage1_I_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:72 %Stage1_I_load_1 = load i8 %Stage1_I_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_load_1"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:75 %t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2

]]></Node>
<StgValue><ssdm name="t_R_1_2"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:77 %t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2

]]></Node>
<StgValue><ssdm name="t_I_1_2"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:113 %t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3

]]></Node>
<StgValue><ssdm name="t_R_1_3"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:118 %t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3

]]></Node>
<StgValue><ssdm name="t_I_1_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="160" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:7 %Stage1_R_load = load i8 %Stage1_R_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_load"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:11 %Stage1_I_load = load i8 %Stage1_I_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_load"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:14 %t_R_s = fsub i32 %Stage1_R_2_load, i32 %mul23_i1

]]></Node>
<StgValue><ssdm name="t_R_s"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:16 %t_I_s = fadd i32 %Stage1_I_2_load, i32 %mul25_i1

]]></Node>
<StgValue><ssdm name="t_I_s"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:36 %Stage1_R_1_load = load i8 %Stage1_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage1_R_1_load"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:40 %Stage1_I_1_load = load i8 %Stage1_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage1_I_1_load"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:46 %t_R_1_1 = fsub i32 %mul22_i_1, i32 %bitcast_ln123_1

]]></Node>
<StgValue><ssdm name="t_R_1_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:51 %t_I_1_1 = fadd i32 %mul24_i_1, i32 %bitcast_ln124_1

]]></Node>
<StgValue><ssdm name="t_I_1_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:68 %Stage1_R_load_1 = load i8 %Stage1_R_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_load_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:72 %Stage1_I_load_1 = load i8 %Stage1_I_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_load_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:75 %t_R_1_2 = fsub i32 %Stage1_R_2_load_1, i32 %mul23_i1_2

]]></Node>
<StgValue><ssdm name="t_R_1_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:77 %t_I_1_2 = fadd i32 %Stage1_I_2_load_1, i32 %mul25_i1_2

]]></Node>
<StgValue><ssdm name="t_I_1_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:98 %zext_ln118_3 = zext i8 %lshr_ln118_3

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:99 %Stage1_R_1_addr_1 = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="Stage1_R_1_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:100 %Stage1_R_1_load_1 = load i8 %Stage1_R_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_1_load_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:101 %Stage1_I_1_addr_1 = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="Stage1_I_1_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:102 %Stage1_I_1_load_1 = load i8 %Stage1_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_1_load_1"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:113 %t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3

]]></Node>
<StgValue><ssdm name="t_R_1_3"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:118 %t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3

]]></Node>
<StgValue><ssdm name="t_I_1_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="179" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:17 %sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i1"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:19 %sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:23 %add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i1"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:25 %add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:52 %sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="sub27_i1_1"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:54 %sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="sub30_i1_1"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:58 %add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="add33_i1_1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:60 %add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="add36_i1_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:78 %sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="sub27_i1_2"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:80 %sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="sub30_i1_2"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:84 %add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="add33_i1_2"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:86 %add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="add36_i1_2"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:100 %Stage1_R_1_load_1 = load i8 %Stage1_R_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_R_1_load_1"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i38.split.0:102 %Stage1_I_1_load_1 = load i8 %Stage1_I_1_addr_1

]]></Node>
<StgValue><ssdm name="Stage1_I_1_load_1"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:113 %t_R_1_3 = fsub i32 %mul22_i_3, i32 %bitcast_ln123_3

]]></Node>
<StgValue><ssdm name="t_R_1_3"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:118 %t_I_1_3 = fadd i32 %mul24_i_3, i32 %bitcast_ln124_3

]]></Node>
<StgValue><ssdm name="t_I_1_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="195" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:17 %sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i1"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:19 %sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:23 %add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i1"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:25 %add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:52 %sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="sub27_i1_1"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:54 %sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="sub30_i1_1"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:58 %add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="add33_i1_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:60 %add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="add36_i1_1"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:78 %sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="sub27_i1_2"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:80 %sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="sub30_i1_2"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:84 %add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="add33_i1_2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:86 %add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="add36_i1_2"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:119 %sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="sub27_i1_3"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:121 %sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="sub30_i1_3"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:125 %add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="add33_i1_3"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:127 %add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="add36_i1_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="211" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:17 %sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i1"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:19 %sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:23 %add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i1"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:25 %add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i1"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:52 %sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="sub27_i1_1"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:54 %sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="sub30_i1_1"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:58 %add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="add33_i1_1"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:60 %add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="add36_i1_1"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:78 %sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="sub27_i1_2"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:80 %sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="sub30_i1_2"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:84 %add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="add33_i1_2"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:86 %add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="add36_i1_2"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:119 %sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="sub27_i1_3"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:121 %sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="sub30_i1_3"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:125 %add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="add33_i1_3"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:127 %add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="add36_i1_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="227" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:17 %sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i1"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:19 %sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:23 %add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i1"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:25 %add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i1"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:52 %sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="sub27_i1_1"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:54 %sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="sub30_i1_1"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:58 %add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="add33_i1_1"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:60 %add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="add36_i1_1"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:78 %sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="sub27_i1_2"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:80 %sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="sub30_i1_2"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:84 %add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="add33_i1_2"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:86 %add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="add36_i1_2"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:119 %sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="sub27_i1_3"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:121 %sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="sub30_i1_3"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:125 %add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="add33_i1_3"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:127 %add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="add36_i1_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="243" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:17 %sub27_i1 = fsub i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="sub27_i1"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:19 %sub30_i1 = fsub i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="sub30_i1"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:23 %add33_i1 = fadd i32 %Stage1_R_load, i32 %t_R_s

]]></Node>
<StgValue><ssdm name="add33_i1"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:25 %add36_i1 = fadd i32 %Stage1_I_load, i32 %t_I_s

]]></Node>
<StgValue><ssdm name="add36_i1"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:52 %sub27_i1_1 = fsub i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="sub27_i1_1"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:54 %sub30_i1_1 = fsub i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="sub30_i1_1"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:58 %add33_i1_1 = fadd i32 %Stage1_R_1_load, i32 %t_R_1_1

]]></Node>
<StgValue><ssdm name="add33_i1_1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:60 %add36_i1_1 = fadd i32 %Stage1_I_1_load, i32 %t_I_1_1

]]></Node>
<StgValue><ssdm name="add36_i1_1"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:78 %sub27_i1_2 = fsub i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="sub27_i1_2"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:80 %sub30_i1_2 = fsub i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="sub30_i1_2"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:84 %add33_i1_2 = fadd i32 %Stage1_R_load_1, i32 %t_R_1_2

]]></Node>
<StgValue><ssdm name="add33_i1_2"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:86 %add36_i1_2 = fadd i32 %Stage1_I_load_1, i32 %t_I_1_2

]]></Node>
<StgValue><ssdm name="add36_i1_2"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:119 %sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="sub27_i1_3"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:121 %sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="sub30_i1_3"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:125 %add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="add33_i1_3"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:127 %add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="add36_i1_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:18 %Stage2_R_2_addr = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage2_R_2_addr"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:20 %store_ln126 = store i32 %sub27_i1, i8 %Stage2_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:21 %Stage2_I_2_addr = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage2_I_2_addr"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:22 %store_ln127 = store i32 %sub30_i1, i8 %Stage2_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:24 %Stage2_R_addr = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage2_R_addr"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:26 %store_ln128 = store i32 %add33_i1, i8 %Stage2_R_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:27 %Stage2_I_addr = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="Stage2_I_addr"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:28 %store_ln129 = store i32 %add36_i1, i8 %Stage2_I_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:53 %Stage2_R_3_addr = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage2_R_3_addr"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:55 %store_ln126 = store i32 %sub27_i1_1, i8 %Stage2_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:56 %Stage2_I_3_addr = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage2_I_3_addr"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:57 %store_ln127 = store i32 %sub30_i1_1, i8 %Stage2_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:59 %Stage2_R_1_addr = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage2_R_1_addr"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:61 %store_ln128 = store i32 %add33_i1_1, i8 %Stage2_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:62 %Stage2_I_1_addr = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="Stage2_I_1_addr"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:63 %store_ln129 = store i32 %add36_i1_1, i8 %Stage2_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:79 %Stage2_R_2_addr_1 = getelementptr i32 %Stage2_R_2, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage2_R_2_addr_1"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:81 %store_ln126 = store i32 %sub27_i1_2, i8 %Stage2_R_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:82 %Stage2_I_2_addr_1 = getelementptr i32 %Stage2_I_2, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage2_I_2_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:83 %store_ln127 = store i32 %sub30_i1_2, i8 %Stage2_I_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:85 %Stage2_R_addr_1 = getelementptr i32 %Stage2_R, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage2_R_addr_1"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:87 %store_ln128 = store i32 %add33_i1_2, i8 %Stage2_R_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:88 %Stage2_I_addr_1 = getelementptr i32 %Stage2_I, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="Stage2_I_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i38.split.0:89 %store_ln129 = store i32 %add36_i1_2, i8 %Stage2_I_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:119 %sub27_i1_3 = fsub i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="sub27_i1_3"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:121 %sub30_i1_3 = fsub i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="sub30_i1_3"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:125 %add33_i1_3 = fadd i32 %Stage1_R_1_load_1, i32 %t_R_1_3

]]></Node>
<StgValue><ssdm name="add33_i1_3"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i38.split.0:127 %add36_i1_3 = fadd i32 %Stage1_I_1_load_1, i32 %t_I_1_3

]]></Node>
<StgValue><ssdm name="add36_i1_3"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
_Z11fft_stage_tILi2ELi4EEvPfS0_S0_S0_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i38.split.0:1 %specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln111"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i38.split.0:2 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:120 %Stage2_R_3_addr_1 = getelementptr i32 %Stage2_R_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage2_R_3_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i38.split.0:122 %store_ln126 = store i32 %sub27_i1_3, i8 %Stage2_R_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:123 %Stage2_I_3_addr_1 = getelementptr i32 %Stage2_I_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="Stage2_I_3_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i38.split.0:124 %store_ln127 = store i32 %sub30_i1_3, i8 %Stage2_I_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:126 %Stage2_R_1_addr_1 = getelementptr i32 %Stage2_R_1, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="Stage2_R_1_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i38.split.0:128 %store_ln128 = store i32 %add33_i1_3, i8 %Stage2_R_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i38.split.0:129 %Stage2_I_1_addr_1 = getelementptr i32 %Stage2_I_1, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="Stage2_I_1_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.i38.split.0:130 %store_ln129 = store i32 %add36_i1_3, i8 %Stage2_I_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i38.split.0:133 %br_ln109 = br void %for.inc.i38.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
