"C:\Users\Gustas\Documents\KTU\Skaitmenine logika\L1\uzd3\src\TestBench\uzd3_TB.vhd" VHDL work 1 0 0 -02
. . 0 0 0