
*** Running vivado
    with args -log CPU_Pipeline.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CPU_Pipeline.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU_Pipeline.tcl -notrace
Command: link_design -top CPU_Pipeline -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 719.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1886 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/constrs_1/new/cpu_pipeline.xdc]
Finished Parsing XDC File [H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.srcs/constrs_1/new/cpu_pipeline.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 859.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 863.230 ; gain = 432.695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 873.242 ; gain = 10.012

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5b9d9207

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.234 ; gain = 553.992

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d7971228

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ce454de2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19cf83770

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19cf83770

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19cf83770

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: eb0ea8ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1620.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: def0a978

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1620.543 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: def0a978

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1620.543 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: def0a978

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1620.543 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1620.543 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: def0a978

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1620.543 ; gain = 757.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1620.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_Pipeline_drc_opted.rpt -pb CPU_Pipeline_drc_opted.pb -rpx CPU_Pipeline_drc_opted.rpx
Command: report_drc -file CPU_Pipeline_drc_opted.rpt -pb CPU_Pipeline_drc_opted.pb -rpx CPU_Pipeline_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/SoftWare/Vivado/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1620.543 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 739a48a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1620.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1620.543 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9283f42f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1620.543 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13c1d749d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13c1d749d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.492 ; gain = 17.949
Phase 1 Placer Initialization | Checksum: 13c1d749d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15082ca07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 33 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 66 nets or cells. Created 58 new cells, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net ex_mem/Mem_in[2]. Replicated 13 times.
INFO: [Physopt 32-81] Processed net ex_mem/Mem_in[3]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net ex_mem/Mem_in[4]. Replicated 8 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 33 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 33 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1638.492 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1638.492 ; gain = 0.000
INFO: [Physopt 32-117] Net ex/alu/out[3] could not be optimized because driver ex/alu/out[3]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1638.492 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           58  |              8  |                    66  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           33  |              0  |                     3  |           0  |           1  |  00:00:08  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           91  |              8  |                    69  |           0  |           8  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: b7610dc1

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1638.492 ; gain = 17.949
Phase 2.2 Global Placement Core | Checksum: 194929602

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1638.492 ; gain = 17.949
Phase 2 Global Placement | Checksum: 194929602

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f73d45a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 94050ef0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fe85e45a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b87ee26c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 169cd53bc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f7b66013

Time (s): cpu = 00:01:14 ; elapsed = 00:00:59 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 190196fa7

Time (s): cpu = 00:01:14 ; elapsed = 00:01:00 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c7c3d9c2

Time (s): cpu = 00:01:15 ; elapsed = 00:01:00 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: cab518d8

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 1638.492 ; gain = 17.949
Phase 3 Detail Placement | Checksum: cab518d8

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 1638.492 ; gain = 17.949

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1060d19c9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net RST_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1060d19c9

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 1693.574 ; gain = 73.031
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.225. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e4663c7e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031
Phase 4.1 Post Commit Optimization | Checksum: e4663c7e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e4663c7e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e4663c7e

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1693.574 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c385e620

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c385e620

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031
Ending Placer Task | Checksum: 1b083111

Time (s): cpu = 00:01:59 ; elapsed = 00:01:39 . Memory (MB): peak = 1693.574 ; gain = 73.031
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:41 . Memory (MB): peak = 1693.574 ; gain = 73.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1693.574 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1693.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CPU_Pipeline_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1693.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CPU_Pipeline_utilization_placed.rpt -pb CPU_Pipeline_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CPU_Pipeline_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1693.574 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1707.359 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.225 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e60f9b61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1712.113 ; gain = 4.754
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.225 | TNS=0.000 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 2 DSP Register Optimization | Checksum: 1e60f9b61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1712.113 ; gain = 4.754

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.225 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.225 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1e60f9b61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1712.113 ; gain = 4.754
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1712.113 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.225 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1712.113 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e60f9b61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1712.113 ; gain = 4.754
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1712.113 ; gain = 18.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1712.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.320 ; gain = 13.207
INFO: [Common 17-1381] The checkpoint 'H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7352282 ConstDB: 0 ShapeSum: 95ea4ac6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a0c267f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1794.574 ; gain = 53.281
Post Restoration Checksum: NetGraph: 4f9f7045 NumContArr: 5122f7ad Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a0c267f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1794.574 ; gain = 53.281

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a0c267f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1800.668 ; gain = 59.375

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a0c267f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1800.668 ; gain = 59.375
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1db74bd1e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1820.211 ; gain = 78.918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.455  | TNS=0.000  | WHS=-0.134 | THS=-4.681 |

Phase 2 Router Initialization | Checksum: 20e4c96df

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1834.363 ; gain = 93.070

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12329
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12329
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a4ad8177

Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3947
 Number of Nodes with overlaps = 1740
 Number of Nodes with overlaps = 704
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.484 | TNS=-7.333 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1879877a2

Time (s): cpu = 00:01:55 ; elapsed = 00:01:16 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 510
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.052 | TNS=-0.216 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13ef11b1e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 391
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.170 | TNS=-1.064 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 11858d42d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1889.555 ; gain = 148.262
Phase 4 Rip-up And Reroute | Checksum: 11858d42d

Time (s): cpu = 00:02:35 ; elapsed = 00:01:45 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: eafdab87

Time (s): cpu = 00:02:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1889.555 ; gain = 148.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: eafdab87

Time (s): cpu = 00:02:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eafdab87

Time (s): cpu = 00:02:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1889.555 ; gain = 148.262
Phase 5 Delay and Skew Optimization | Checksum: eafdab87

Time (s): cpu = 00:02:37 ; elapsed = 00:01:47 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 172ec715d

Time (s): cpu = 00:02:38 ; elapsed = 00:01:48 . Memory (MB): peak = 1889.555 ; gain = 148.262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 172ec715d

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1889.555 ; gain = 148.262
Phase 6 Post Hold Fix | Checksum: 172ec715d

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.33397 %
  Global Horizontal Routing Utilization  = 7.59839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11a34d2a7

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11a34d2a7

Time (s): cpu = 00:02:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 109f1ed82

Time (s): cpu = 00:02:40 ; elapsed = 00:01:50 . Memory (MB): peak = 1889.555 ; gain = 148.262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.041  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 109f1ed82

Time (s): cpu = 00:02:40 ; elapsed = 00:01:50 . Memory (MB): peak = 1889.555 ; gain = 148.262
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:40 ; elapsed = 00:01:50 . Memory (MB): peak = 1889.555 ; gain = 148.262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1889.555 ; gain = 164.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1889.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1889.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CPU_Pipeline_drc_routed.rpt -pb CPU_Pipeline_drc_routed.pb -rpx CPU_Pipeline_drc_routed.rpx
Command: report_drc -file CPU_Pipeline_drc_routed.rpt -pb CPU_Pipeline_drc_routed.pb -rpx CPU_Pipeline_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CPU_Pipeline_methodology_drc_routed.rpt -pb CPU_Pipeline_methodology_drc_routed.pb -rpx CPU_Pipeline_methodology_drc_routed.rpx
Command: report_methodology -file CPU_Pipeline_methodology_drc_routed.rpt -pb CPU_Pipeline_methodology_drc_routed.pb -rpx CPU_Pipeline_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file H:/SoftWare/Vivado/Project/cpu_pipeline/cpu_pipeline.runs/impl_1/CPU_Pipeline_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1937.762 ; gain = 48.207
INFO: [runtcl-4] Executing : report_power -file CPU_Pipeline_power_routed.rpt -pb CPU_Pipeline_power_summary_routed.pb -rpx CPU_Pipeline_power_routed.rpx
Command: report_power -file CPU_Pipeline_power_routed.rpt -pb CPU_Pipeline_power_summary_routed.pb -rpx CPU_Pipeline_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1946.781 ; gain = 9.020
INFO: [runtcl-4] Executing : report_route_status -file CPU_Pipeline_route_status.rpt -pb CPU_Pipeline_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CPU_Pipeline_timing_summary_routed.rpt -pb CPU_Pipeline_timing_summary_routed.pb -rpx CPU_Pipeline_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CPU_Pipeline_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CPU_Pipeline_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CPU_Pipeline_bus_skew_routed.rpt -pb CPU_Pipeline_bus_skew_routed.pb -rpx CPU_Pipeline_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Sep 19 01:15:43 2020...
