Instance: uvm_test_top.env.axi4_master_0.logger
AXI4 Clk Cycle = 2 ns; AXI4 Clk Frequency = 500.00 MHz; Data bus width = 32 bits
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| TR | ID |  ADDR  |   Address Accept   |   DATA   | WR STRBS |      DATA Accept   | RESP |      RESP Accept   | LEN|  BURST  | BURST |  AUSER| RWUSER|  BUSER|
|    |    |        |        Time        |          |          |          Time      |      |        Time        |    |  Type   | Size  |       |       |       |
|    |    |        |                    |          |          |                    |      |                    |    |         |       |       |       |       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| WR | 00 |00000000|                7 ns| 03020100 |     1111 |               13 ns|OKAY  |               27 ns|  4 |  INCR   |   4   |0000000|0000000|0000000|
|    |    |        |                    | 07060504 |     1111 |                    |      |                    |    |         |       |       |0000000|       |
|    |    |        |                    | 0B0A0908 |     1111 |                    |      |                    |    |         |       |       |0000000|       |
|    |    |        |                    | 0F0E0D0C |     1111 |                    |      |                    |    |         |       |       |0000000|       |
