vopt -64 +acc -l elaborate.log -L xilinx_vip -L xil_defaultlib -L xpm -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_4 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_14 -L blk_mem_gen_v8_4_1 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_16 -L fifo_generator_v13_2_2 -L axi_data_fifo_v2_1_15 -L axi_crossbar_v2_1_17 -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L lib_pkg_v1_0_2 -L lib_fifo_v1_0_11 -L interrupt_control_v3_1_4 -L axi_hwicap_v3_0_20 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L gtwizard_ultrascale_v1_7_3 -L xdma_v4_1_0 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L ten_gig_eth_mac_v15_1_5 -L ten_gig_eth_pcs_pma_v6_0_12 -L axis_data_fifo_v1_1_17 -L iomodule_v3_1_3 -L axi_clock_converter_v2_1_15 -L axi_protocol_converter_v2_1_16 -L axi_dwidth_converter_v2_1_16 -L axi_mmu_v2_1_14 -L xdma_v4_1_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.shell xil_defaultlib.glbl -o shell_opt
