# Reading D:/Apps/Quartus/Setup/modelsim_ase/tcl/vsim/pref.tcl
# do 7seg_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Apps/Quartus/Setup/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Apps/Quartus/User/Source_verilog {D:/Apps/Quartus/User/Source_verilog/led7seg_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on Feb 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Apps/Quartus/User/Source_verilog" D:/Apps/Quartus/User/Source_verilog/led7seg_2.v 
# -- Compiling module mux4_1
# -- Compiling module decoder_7seg
# -- Compiling module led7seg_2
# 
# Top level modules:
# 	led7seg_2
# End time: 18:34:35 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Apps/Quartus/User/7seg_2/../Source_verilog {D:/Apps/Quartus/User/7seg_2/../Source_verilog/led7seg_2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on Feb 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Apps/Quartus/User/7seg_2/../Source_verilog" D:/Apps/Quartus/User/7seg_2/../Source_verilog/led7seg_2_tb.v 
# -- Compiling module led7seg_2_tb
# 
# Top level modules:
# 	led7seg_2_tb
# End time: 18:34:35 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  led7seg_2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" led7seg_2_tb 
# Start time: 18:34:37 on Feb 23,2025
# Loading work.led7seg_2_tb
# Loading work.led7seg_2
# Loading work.mux4_1
# Loading work.decoder_7seg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Apps/Quartus/User/7seg_2/../Source_verilog/led7seg_2_tb.v(22)
#    Time: 40 ps  Iteration: 0  Instance: /led7seg_2_tb
# Break in Module led7seg_2_tb at D:/Apps/Quartus/User/7seg_2/../Source_verilog/led7seg_2_tb.v line 22
# End time: 00:48:47 on Feb 24,2025, Elapsed time: 6:14:10
# Errors: 0, Warnings: 0
