

================================================================
== Vivado HLS Report for 'Block_proc24'
================================================================
* Date:           Fri Jul 24 17:56:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        test_hls_server.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      68|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      27|    -|
|Register         |        -|      -|        2|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|        2|      95|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op10_read_state1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |temp_data_out_tkeep_s_fu_109_p2  |    or    |      0|  0|  64|          64|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  68|          66|           3|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |input_V_blk_n   |   9|          2|    1|          2|
    |output_V_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|    3|          6|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_done          | out |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | Block__proc24 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | Block__proc24 | return value |
|input_V_dout     |  in |  577|   ap_fifo  |    input_V    |    pointer   |
|input_V_empty_n  |  in |    1|   ap_fifo  |    input_V    |    pointer   |
|input_V_read     | out |    1|   ap_fifo  |    input_V    |    pointer   |
|output_V_din     | out |  577|   ap_fifo  |    output_V   |    pointer   |
|output_V_full_n  |  in |    1|   ap_fifo  |    output_V   |    pointer   |
|output_V_write   | out |    1|   ap_fifo  |    output_V   |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

