{
  "module_name": "au8810.h",
  "hash_id": "21d979bf771854bcb474bad1d2656b9756c1f7aec33aacf507156ab791409b6a",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/au88x0/au8810.h",
  "human_readable_source": " \n \n\n#define CHIP_AU8810\n\n#define CARD_NAME \"Aureal Advantage\"\n#define CARD_NAME_SHORT \"au8810\"\n\n#define NR_ADB\t\t0x10\n#define NR_WT\t\t0x00\n#define NR_SRC\t\t0x10\n#define NR_A3D\t\t0x10\n#define NR_MIXIN\t0x20\n#define NR_MIXOUT\t0x10\n\n\n \n#define VORTEX_ADBDMA_STAT 0x27e00\t \n#define\t\tPOS_MASK 0x00000fff\n#define     POS_SHIFT 0x0\n#define \tADB_SUBBUF_MASK 0x00003000\t \n#define     ADB_SUBBUF_SHIFT 0xc\t \n#define VORTEX_ADBDMA_CTRL 0x27180\t \n#define\t\tOFFSET_MASK 0x00000fff\n#define     OFFSET_SHIFT 0x0\n#define\t\tIE_MASK 0x00001000\t \n#define     IE_SHIFT 0xc\n#define     DIR_MASK 0x00002000\t \n#define     DIR_SHIFT 0xd\n#define\t\tFMT_MASK 0x0003c000\n#define\t\tFMT_SHIFT 0xe\n\n#define VORTEX_ADBDMA_BUFCFG0 0x27100\n#define VORTEX_ADBDMA_BUFCFG1 0x27104\n#define VORTEX_ADBDMA_BUFBASE 0x27000\n#define VORTEX_ADBDMA_START 0x27c00\t \n\n#define VORTEX_ADBDMA_STATUS 0x27A90\t \n\n \n#define VORTEX_WTDMA_CTRL 0x27fd8\t \n#define VORTEX_WTDMA_STAT 0x27fe8\t \n#define     WT_SUBBUF_MASK 0x3\n#define     WT_SUBBUF_SHIFT 0xc\n#define VORTEX_WTDMA_BUFBASE 0x27fc0\n#define VORTEX_WTDMA_BUFCFG0 0x27fd0\n#define VORTEX_WTDMA_BUFCFG1 0x27fd4\n#define VORTEX_WTDMA_START 0x27fe4\t \n\n \n#define VORTEX_ADB_SR 0x28400\t \n#define VORTEX_ADB_RTBASE 0x28000\n#define VORTEX_ADB_RTBASE_COUNT 173\n#define VORTEX_ADB_CHNBASE 0x282b4\n#define VORTEX_ADB_CHNBASE_COUNT 24\n#define \tROUTE_MASK\t0xffff\n#define\t\tSOURCE_MASK\t0xff00\n#define     ADB_MASK   0xff\n#define\t\tADB_SHIFT 0x8\n\n \n#define\t\tOFFSET_ADBDMA\t0x00\n#define\t\tOFFSET_SRCIN\t0x40\n#define\t\tOFFSET_SRCOUT\t0x20\n#define\t\tOFFSET_MIXIN\t0x50\n#define\t\tOFFSET_MIXOUT\t0x30\n#define\t\tOFFSET_CODECIN\t0x70\n#define\t\tOFFSET_CODECOUT\t0x88\n#define\t\tOFFSET_SPORTIN\t0x78\t \n#define\t\tOFFSET_SPORTOUT\t0x90\n#define\t\tOFFSET_SPDIFOUT\t0x92\t \n#define\t\tOFFSET_EQIN\t0xa0\n#define\t\tOFFSET_EQOUT\t0x7e\t \n#define\t\tOFFSET_XTALKOUT\t0x66\t \n#define\t\tOFFSET_XTALKIN\t0x96\t \n#define\t\tOFFSET_A3DIN\t0x70\t \n#define\t\tOFFSET_A3DOUT\t0xA6\t \n#define\t\tOFFSET_EFXIN\t0x80\t \n#define\t\tOFFSET_EFXOUT\t0x68\t \n\n \n#define ADB_DMA(x) (x)\n#define ADB_SRCOUT(x) (x + OFFSET_SRCOUT)\n#define ADB_SRCIN(x) (x + OFFSET_SRCIN)\n#define ADB_MIXOUT(x) (x + OFFSET_MIXOUT)\n#define ADB_MIXIN(x) (x + OFFSET_MIXIN)\n#define ADB_CODECIN(x) (x + OFFSET_CODECIN)\n#define ADB_CODECOUT(x) (x + OFFSET_CODECOUT)\n#define ADB_SPORTIN(x) (x + OFFSET_SPORTIN)\n#define ADB_SPORTOUT(x) (x + OFFSET_SPORTOUT)\n#define ADB_SPDIFOUT(x)\t(x + OFFSET_SPDIFOUT)\n#define ADB_EQIN(x) (x + OFFSET_EQIN)\n#define ADB_EQOUT(x) (x + OFFSET_EQOUT)\n#define ADB_A3DOUT(x) (x + OFFSET_A3DOUT)\t \n#define ADB_A3DIN(x) (x + OFFSET_A3DIN)\n#define ADB_XTALKIN(x) (x + OFFSET_XTALKIN)\n#define ADB_XTALKOUT(x) (x + OFFSET_XTALKOUT)\n\n#define MIX_OUTL    0xe\n#define MIX_OUTR    0xf\n#define MIX_INL     0x1e\n#define MIX_INR     0x1f\n#define MIX_DEFIGAIN 0x08\t \n#define MIX_DEFOGAIN 0x08\n\n \n#define VORTEX_MIXER_SR 0x21f00\n#define VORTEX_MIXER_CLIP 0x21f80\n#define VORTEX_MIXER_CHNBASE 0x21e40\n#define VORTEX_MIXER_RTBASE 0x21e00\n#define \tMIXER_RTBASE_SIZE 0x38\n#define VORTEX_MIX_ENIN 0x21a00\t \n#define VORTEX_MIX_SMP 0x21c00\t \n\n \n#define VORTEX_MIX_INVOL_A 0x21000\t \n#define VORTEX_MIX_INVOL_B 0x20000\t \n#define VORTEX_MIX_VOL_A 0x21800\n#define VORTEX_MIX_VOL_B 0x20800\n\n#define \tVOL_MIN 0x80\t \n#define\t\tVOL_MAX 0x7f\t \n\n \n#define VORTEX_SRC_CHNBASE\t\t0x26c40\n#define VORTEX_SRC_RTBASE\t\t0x26c00\n#define VORTEX_SRCBLOCK_SR\t\t0x26cc0\n#define VORTEX_SRC_SOURCE\t\t0x26cc4\n#define VORTEX_SRC_SOURCESIZE\t0x26cc8\n \n\n#define VORTEX_SRC_CONVRATIO\t0x26e40\n#define VORTEX_SRC_DRIFT0\t\t0x26e80\n#define VORTEX_SRC_DRIFT1\t\t0x26ec0\n#define VORTEX_SRC_DRIFT2\t\t0x26f40\n#define VORTEX_SRC_U0\t\t\t0x26e00\n#define\t\tU0_SLOWLOCK\t\t0x200\n#define VORTEX_SRC_U1\t\t\t0x26f00\n#define VORTEX_SRC_U2\t\t\t0x26f80\n#define VORTEX_SRC_DATA\t\t\t0x26800\t \n#define VORTEX_SRC_DATA0\t\t0x26000\n\n \n#define VORTEX_FIFO_ADBCTRL 0x16100\t \n#define VORTEX_FIFO_WTCTRL 0x16000\n#define\t\tFIFO_RDONLY\t0x00000001\n#define\t\tFIFO_CTRL\t0x00000002\t \n#define\t\tFIFO_VALID\t0x00000010\n#define \tFIFO_EMPTY\t0x00000020\n#define\t\tFIFO_U0\t\t0x00001000\t \n#define\t\tFIFO_U1\t\t0x00010000\n#define\t\tFIFO_SIZE_BITS 5\n#define\t\tFIFO_SIZE\t(1<<FIFO_SIZE_BITS)\t\n#define \tFIFO_MASK\t(FIFO_SIZE-1)\t\n\n\n#define \tFIFO_BITS\t0x03880000\n#define VORTEX_FIFO_ADBDATA\t0x14000\n#define VORTEX_FIFO_WTDATA\t0x10000\n\n \n#define VORTEX_CODEC_CTRL\t0x29184\n#define VORTEX_CODEC_EN\t\t0x29190\n#define\t\tEN_CODEC0\t0x00000300\n#define \tEN_AC98\t\t0x00000c00  \n#define\t\tEN_CODEC1\t0x00003000\n#define\t\tEN_CODEC\t(EN_CODEC0 | EN_CODEC1)\n#define\t\tEN_SPORT\t0x00030000\n#define\t\tEN_SPDIF\t0x000c0000\n\n#define VORTEX_CODEC_CHN \t0x29080\n#define VORTEX_CODEC_IO\t\t0x29188\n\n \n#define VORTEX_SPDIF_FLAGS\t0x2205c\n#define VORTEX_SPDIF_CFG0\t0x291D0\n#define VORTEX_SPDIF_CFG1\t0x291D4\n#define VORTEX_SPDIF_SMPRATE\t0x29194\n\n \n#define VORTEX_SMP_TIME\t\t0x29198\n\n#define VORTEX_MODEM_CTRL\t0x291ac\n\n \n#define VORTEX_IRQ_SOURCE 0x2a000\t \n#define VORTEX_IRQ_CTRL 0x2a004\t \n\n#define VORTEX_STAT\t0x2a008\t \n\n#define VORTEX_CTRL\t\t0x2a00c\n#define \tCTRL_MIDI_EN\t0x00000001\n#define \tCTRL_MIDI_PORT\t0x00000060\n#define \tCTRL_GAME_EN\t0x00000008\n#define \tCTRL_GAME_PORT\t0x00000e00\n\n#define \tCTRL_IRQ_ENABLE\t0x00004000\n\n \n#define VORTEX_IRQ_STAT\t\t0x2919c\n\n \n#define VORTEX_ENGINE_CTRL\t0x27ae8\n#define \tENGINE_INIT\t0x1380000\n\n \n\n#define VORTEX_CTRL2\t\t0x2880c\n#define\t\tCTRL2_GAME_ADCMODE 0x40\n#define VORTEX_GAME_LEGACY\t0x28808\n#define VORTEX_GAME_AXIS\t0x28810\n#define\t\tAXIS_SIZE 4\n#define\t\tAXIS_RANGE 0x1fff\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}