INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sim_1/new/test_Alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_Alu_control
