#-----------------------------------------------------------
# Vivado v2020.1_AR75389_AR75502_AR75334 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 17 14:43:50 2022
# Process ID: 3744
# Current directory: E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/repo'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository 'E:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip'.
File in use: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if.xml
File ignored: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository 'E:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip'.
File in use: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if_rtl.xml
File ignored: e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:ext_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_ext_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:int_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_int_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4c_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_drp:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_drp.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_drp.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4c_uscaleplus:transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4c_uscale_plus_v1_0/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:ext_shared_logic:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_qdma:usr_flr:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/usr_flr.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/usr_flr.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location 'e:/XilinxVitis/Vivado/2020.1/patches/AR75334/vivado/data/ip/xilinx/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location 'e:/XilinxVitis/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.cache/ip 
Command: synth_design -top design_1_wrapper -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.113 ; gain = 75.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_ax_pwm_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_ax_pwm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ax_pwm_0_0' (1#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_ax_pwm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (2#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_axi_dynclk_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'PXL_CLK_5X_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:249]
WARNING: [Synth 8-7071] port 'LOCKED_O' of module 'design_1_axi_dynclk_0_0' is unconnected for instance 'axi_dynclk_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:249]
WARNING: [Synth 8-7023] instance 'axi_dynclk_0' of module 'design_1_axi_dynclk_0_0' has 25 connections declared, but only 23 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:249]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:634]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2497]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (3#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_us_0' is unconnected for instance 'auto_us' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2624]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 34 connections declared, but only 33 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2624]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (4#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2497]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (5#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:634]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (6#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:308]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 41 connections declared, but only 39 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:308]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_150M_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_proc_sys_reset_150M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_150M_0' (7#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_proc_sys_reset_150M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:348]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:348]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_150M_0' is unconnected for instance 'proc_sys_reset_150M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:348]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_150M' of module 'design_1_proc_sys_reset_150M_0' has 10 connections declared, but only 7 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:348]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:804]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:1646]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (8#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:1646]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:1771]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (9#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:1771]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:1903]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (10#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:1903]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2049]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (11#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2049]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2195]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (12#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (13#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:2195]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (15#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:804]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (16#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:477]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:477]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:477]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 7 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:477]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_vector_logic_1_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_vector_logic_1_0' (17#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (18#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'underflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7071] port 'status' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 31 connections declared, but only 23 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:488]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (19#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fsync_out' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:512]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 32 connections declared, but only 31 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:512]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (20#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (21#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (22#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/.Xil/Vivado-3744-DESKTOP-7THQ4BG/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'saxigp2_awready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'saxigp2_wready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'saxigp2_bresp' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'saxigp2_bvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 90 connections declared, but only 82 given [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:549]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (23#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (24#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (25#1) [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1602.328 ; gain = 133.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.184 ; gain = 150.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1620.184 ; gain = 150.902
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1632.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:4]
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_ax_pwm_0_0/design_1_ax_pwm_0_0/design_1_ax_pwm_0_0_in_context.xdc] for cell 'design_1_i/ax_pwm_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_ax_pwm_0_0/design_1_ax_pwm_0_0/design_1_ax_pwm_0_0_in_context.xdc] for cell 'design_1_i/ax_pwm_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_150M'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0/design_1_proc_sys_reset_150M_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_150M'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_1'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_1'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/constrs_1/new/lcd7.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/constrs_1/new/lcd7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/constrs_1/new/lcd7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.srcs/constrs_1/new/system.xdc]
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1690.289 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_axi4s_vid_out_0' at clock pin 'vid_io_out_clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_0' at clock pin 'clk' is different from the actual clock period '6.666', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1690.289 ; gain = 221.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1690.289 ; gain = 221.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ax_pwm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_150M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1690.289 ; gain = 221.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1690.289 ; gain = 221.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1690.289 ; gain = 221.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2322.824 ; gain = 853.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2322.973 ; gain = 853.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2342.391 ; gain = 873.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_auto_us_0             |         1|
|2     |design_1_xbar_0                |         1|
|3     |design_1_auto_pc_0             |         1|
|4     |design_1_ax_pwm_0_0            |         1|
|5     |design_1_axi_dynclk_0_0        |         1|
|6     |design_1_axi_vdma_0_0          |         1|
|7     |design_1_proc_sys_reset_150M_0 |         1|
|8     |design_1_rst_ps8_0_99M_0       |         1|
|9     |design_1_util_vector_logic_1_0 |         1|
|10    |design_1_v_axi4s_vid_out_0_0   |         1|
|11    |design_1_v_tc_0_0              |         1|
|12    |design_1_zynq_ultra_ps_e_0_0   |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_pc             |     1|
|2     |design_1_auto_us             |     1|
|3     |design_1_ax_pwm_0            |     1|
|4     |design_1_axi_dynclk_0        |     1|
|5     |design_1_axi_vdma_0          |     1|
|6     |design_1_proc_sys_reset_150M |     1|
|7     |design_1_rst_ps8_0_99M       |     1|
|8     |design_1_util_vector_logic_1 |     1|
|9     |design_1_v_axi4s_vid_out_0   |     1|
|10    |design_1_v_tc_0              |     1|
|11    |design_1_xbar                |     1|
|12    |design_1_zynq_ultra_ps_e_0   |     1|
|13    |IBUF                         |     1|
|14    |IOBUF                        |     2|
|15    |OBUF                         |    29|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2348.184 ; gain = 808.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2348.184 ; gain = 878.902
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2357.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2382.477 ; gain = 1300.648
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/29_lcd7_touch/vivado/lcd7_touch.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 17 14:44:41 2022...
