Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 18:49:35 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_82_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 Delay1No27_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.765ns (22.447%)  route 2.643ns (77.553%))
  Logic Levels:           8  (CARRY8=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.608ns = ( 6.608 - 4.000 ) 
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 0.955ns, distribution 1.400ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.868ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=78954, routed)       2.355     3.306    Delay1No27_instance/clk_IBUF_BUFG
    SLICE_X124Y313       FDCE                                         r  Delay1No27_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y313       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.384 r  Delay1No27_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.955     4.339    Delay1No26_instance/Y_reg[33]_0[24]
    SLICE_X104Y308       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     4.463 r  Delay1No26_instance/geqOp_carry__0_i_12__4/O
                         net (fo=1, routed)           0.014     4.477    Sum10_7_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X104Y308       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.633 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.659    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X104Y309       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.711 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.210     4.921    Delay1No27_instance/CO[0]
    SLICE_X104Y309       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     4.958 f  Delay1No27_instance/shiftedFracY_d1[45]_i_3__3/O
                         net (fo=32, routed)          0.416     5.374    Delay1No27_instance/eqOp
    SLICE_X102Y306       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     5.462 r  Delay1No27_instance/shiftedFracY_d1[39]_i_3__4/O
                         net (fo=4, routed)           0.340     5.802    Delay1No27_instance/shiftedFracY_d1[39]_i_3__4_n_0
    SLICE_X103Y309       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     5.891 r  Delay1No27_instance/shiftedFracY_d1[39]_i_2__4/O
                         net (fo=4, routed)           0.245     6.136    Delay1No27_instance/Sum10_7_impl_instance/level2[16]
    SLICE_X102Y309       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     6.226 r  Delay1No27_instance/shiftedFracY_d1[35]_i_1__4/O
                         net (fo=2, routed)           0.365     6.591    Delay1No26_instance/Y_reg[26]_0[12]
    SLICE_X106Y309       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.642 r  Delay1No26_instance/shiftedFracY_d1[19]_i_1__4/O
                         net (fo=1, routed)           0.072     6.714    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY[8]
    SLICE_X106Y309       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=78954, routed)       1.948     6.608    Sum10_7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X106Y309       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.448     7.055    
                         clock uncertainty           -0.035     7.020    
    SLICE_X106Y309       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.045    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  0.331    




