// Seed: 2649718524
module module_0 ();
  reg   id_0;
  logic id_1;
  reg   id_2;
  logic id_3;
  assign id_2 = 1 < 1;
  assign id_3 = 1 ? id_1 : 1;
  reg   id_4;
  logic id_5;
  reg   id_6;
  type_12 id_7 (
      .id_0 (1'd0),
      .id_1 (1),
      .id_2 (1),
      .id_3 (1),
      .id_4 (1),
      .id_5 (id_3),
      .id_6 (id_2),
      .id_7 (id_6),
      .id_8 (1'b0),
      .id_9 (id_1),
      .id_10(1)
  );
  always @(1 or posedge 1) begin
    id_0 <= id_6;
    SystemTFIdentifier(id_4, id_6, 1, id_2);
  end
endmodule
