tri_mode_ethernet_mac_1_block_reset_sync.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/common/tri_mode_ethernet_mac_1_block_reset_sync.v,
tri_mode_ethernet_mac_1_block_sync_block.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/common/tri_mode_ethernet_mac_1_block_sync_block.v,
tri_mode_ethernet_mac_1_axi4_lite_ipif_top.vhd,vhdl,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_axi4_lite_ipif_top.vhd,
tri_mode_ethernet_mac_1_axi4_lite_ipif_wrapper.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_axi4_lite_ipif_wrapper.v,
tri_mode_ethernet_mac_1_clk_en_gen.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_clk_en_gen.v,
tri_mode_ethernet_mac_1_rgmii_v2_0_if.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/physical/tri_mode_ethernet_mac_1_rgmii_v2_0_if.v,
tri_mode_ethernet_mac_1_vector_decode.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/statistics/tri_mode_ethernet_mac_1_vector_decode.v,
tri_mode_ethernet_mac_1_block.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_block.v,
tri_mode_ethernet_mac_1_support.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_support.v,
tri_mode_ethernet_mac_1_support_clocking.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_support_clocking.v,
tri_mode_ethernet_mac_1_support_resets.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1_support_resets.v,
tri_mode_ethernet_mac_1.v,verilog,xil_defaultlib,../../../../tri_mode_ethernet_mac_1/synth/tri_mode_ethernet_mac_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
