/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Jun 11 03:14:21 2015
 *                 Full Compile MD5 Checksum  86ebfd14fa235167490b0fd28f5e6c5e
 *                     (minus title and desc)
 *                 MD5 Checksum               f257ce64a4906fa4bfc607d4b67e8459
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_L2_1_0_H__
#define BCHP_MEMC_L2_1_0_H__

/***************************************************************************
 *MEMC_L2_1_0 - MEMSYS L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC_L2_1_0_CPU_STATUS              0x00903000 /* [RO] CPU interrupt Status Register */
#define BCHP_MEMC_L2_1_0_CPU_SET                 0x00903004 /* [WO] CPU interrupt Set Register */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR               0x00903008 /* [WO] CPU interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS         0x0090300c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET            0x00903010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR          0x00903014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_0_PCI_STATUS              0x00903018 /* [RO] PCI interrupt Status Register */
#define BCHP_MEMC_L2_1_0_PCI_SET                 0x0090301c /* [WO] PCI interrupt Set Register */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR               0x00903020 /* [WO] PCI interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS         0x00903024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET            0x00903028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR          0x0090302c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS             0x00903030 /* [RO] SCPU interrupt Status Register */
#define BCHP_MEMC_L2_1_0_SCPU_SET                0x00903034 /* [WO] SCPU interrupt Set Register */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR              0x00903038 /* [WO] SCPU interrupt Clear Register */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS        0x0090303c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET           0x00903040 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR         0x00903044 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_RGR_BRIDGE_INTR_MASK           0x80000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_RGR_BRIDGE_INTR_SHIFT          31
#define BCHP_MEMC_L2_1_0_CPU_STATUS_RGR_BRIDGE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_TRACELOG_DONE_INTR_MASK        0x40000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_TRACELOG_DONE_INTR_SHIFT       30
#define BCHP_MEMC_L2_1_0_CPU_STATUS_TRACELOG_DONE_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_TRACELOG_TRIG_INTR_MASK        0x20000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_TRACELOG_TRIG_INTR_SHIFT       29
#define BCHP_MEMC_L2_1_0_CPU_STATUS_TRACELOG_TRIG_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved0_MASK                 0x10000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved0_SHIFT                28

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_LAST_WRITE_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_LAST_WRITE_INTR_SHIFT  27
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_WRCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_WRCH_INTR_SHIFT            26
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_WRCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_ARCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_ARCH_INTR_SHIFT            25
#define BCHP_MEMC_L2_1_0_CPU_STATUS_BSP_ARCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK    0x01000000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT   24
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_3_MASK   0x00800000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT  23
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_3_MASK   0x00400000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT  22
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK    0x00200000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT   21
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK    0x00100000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT   20
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_2_MASK   0x00080000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT  19
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_2_MASK   0x00040000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT  18
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK    0x00020000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT   17
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK    0x00010000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT   16
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_1_MASK   0x00008000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT  15
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_1_MASK   0x00004000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT  14
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK    0x00002000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT   13
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK    0x00001000
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT   12
#define BCHP_MEMC_L2_1_0_CPU_STATUS_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_0_MASK   0x00000800
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT  11
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_0_MASK   0x00000400
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT  10
#define BCHP_MEMC_L2_1_0_CPU_STATUS_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK    0x00000200
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT   9
#define BCHP_MEMC_L2_1_0_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_SM_TIMEOUT_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_1_0_CPU_STATUS_SM_TIMEOUT_INTR_SHIFT          8
#define BCHP_MEMC_L2_1_0_CPU_STATUS_SM_TIMEOUT_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_NO_REQ_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_1_0_CPU_STATUS_NO_REQ_INTR_SHIFT              7
#define BCHP_MEMC_L2_1_0_CPU_STATUS_NO_REQ_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_INVALID_CMD_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_1_0_CPU_STATUS_INVALID_CMD_INTR_SHIFT         6
#define BCHP_MEMC_L2_1_0_CPU_STATUS_INVALID_CMD_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved1_MASK                 0x00000020
#define BCHP_MEMC_L2_1_0_CPU_STATUS_reserved1_SHIFT                5

/* MEMC_L2_1_0 :: CPU_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_INVALID_MSTART_INTR_MASK       0x00000010
#define BCHP_MEMC_L2_1_0_CPU_STATUS_INVALID_MSTART_INTR_SHIFT      4
#define BCHP_MEMC_L2_1_0_CPU_STATUS_INVALID_MSTART_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_3_INTR_MASK                0x00000008
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_3_INTR_SHIFT               3
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_3_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_2_INTR_MASK                0x00000004
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_2_INTR_SHIFT               2
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_2_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_1_INTR_MASK                0x00000002
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_1_INTR_SHIFT               1
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_1_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_0_INTR_MASK                0x00000001
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_0_INTR_SHIFT               0
#define BCHP_MEMC_L2_1_0_CPU_STATUS_ARC_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_CPU_SET_RGR_BRIDGE_INTR_MASK              0x80000000
#define BCHP_MEMC_L2_1_0_CPU_SET_RGR_BRIDGE_INTR_SHIFT             31
#define BCHP_MEMC_L2_1_0_CPU_SET_RGR_BRIDGE_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_CPU_SET_TRACELOG_DONE_INTR_MASK           0x40000000
#define BCHP_MEMC_L2_1_0_CPU_SET_TRACELOG_DONE_INTR_SHIFT          30
#define BCHP_MEMC_L2_1_0_CPU_SET_TRACELOG_DONE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_CPU_SET_TRACELOG_TRIG_INTR_MASK           0x20000000
#define BCHP_MEMC_L2_1_0_CPU_SET_TRACELOG_TRIG_INTR_SHIFT          29
#define BCHP_MEMC_L2_1_0_CPU_SET_TRACELOG_TRIG_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved0_MASK                    0x10000000
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved0_SHIFT                   28

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_LAST_WRITE_INTR_MASK      0x08000000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_LAST_WRITE_INTR_SHIFT     27
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_LAST_WRITE_INTR_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_WRCH_INTR_MASK                0x04000000
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_WRCH_INTR_SHIFT               26
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_WRCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_ARCH_INTR_MASK                0x02000000
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_ARCH_INTR_SHIFT               25
#define BCHP_MEMC_L2_1_0_CPU_SET_BSP_ARCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_3_MASK       0x01000000
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT      24
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_3_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_3_MASK      0x00800000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_3_SHIFT     23
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_3_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_3_MASK      0x00400000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_3_SHIFT     22
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_3_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_3_MASK       0x00200000
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT      21
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_3_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_2_MASK       0x00100000
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT      20
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_2_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_2_MASK      0x00080000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_2_SHIFT     19
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_2_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_2_MASK      0x00040000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_2_SHIFT     18
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_2_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_2_MASK       0x00020000
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT      17
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_2_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_1_MASK       0x00010000
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT      16
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_1_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_1_MASK      0x00008000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_1_SHIFT     15
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_1_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_1_MASK      0x00004000
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_1_SHIFT     14
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_1_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_1_MASK       0x00002000
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT      13
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_1_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_0_MASK       0x00001000
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT      12
#define BCHP_MEMC_L2_1_0_CPU_SET_PAGE_BREAK_INTR_PFRI_0_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_0_MASK      0x00000800
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_0_SHIFT     11
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_EOG_INTR_PFRI_0_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_0_MASK      0x00000400
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_0_SHIFT     10
#define BCHP_MEMC_L2_1_0_CPU_SET_MISSING_SOG_INTR_PFRI_0_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_0_MASK       0x00000200
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT      9
#define BCHP_MEMC_L2_1_0_CPU_SET_GSIZE_VIOL_INTR_PFRI_0_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_CPU_SET_SM_TIMEOUT_INTR_MASK              0x00000100
#define BCHP_MEMC_L2_1_0_CPU_SET_SM_TIMEOUT_INTR_SHIFT             8
#define BCHP_MEMC_L2_1_0_CPU_SET_SM_TIMEOUT_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_CPU_SET_NO_REQ_INTR_MASK                  0x00000080
#define BCHP_MEMC_L2_1_0_CPU_SET_NO_REQ_INTR_SHIFT                 7
#define BCHP_MEMC_L2_1_0_CPU_SET_NO_REQ_INTR_DEFAULT               0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_CPU_SET_INVALID_CMD_INTR_MASK             0x00000040
#define BCHP_MEMC_L2_1_0_CPU_SET_INVALID_CMD_INTR_SHIFT            6
#define BCHP_MEMC_L2_1_0_CPU_SET_INVALID_CMD_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved1_MASK                    0x00000020
#define BCHP_MEMC_L2_1_0_CPU_SET_reserved1_SHIFT                   5

/* MEMC_L2_1_0 :: CPU_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_CPU_SET_INVALID_MSTART_INTR_MASK          0x00000010
#define BCHP_MEMC_L2_1_0_CPU_SET_INVALID_MSTART_INTR_SHIFT         4
#define BCHP_MEMC_L2_1_0_CPU_SET_INVALID_MSTART_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_3_INTR_MASK                   0x00000008
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_3_INTR_SHIFT                  3
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_3_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_2_INTR_MASK                   0x00000004
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_2_INTR_SHIFT                  2
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_2_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_1_INTR_MASK                   0x00000002
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_1_INTR_SHIFT                  1
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_1_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: CPU_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_0_INTR_MASK                   0x00000001
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_0_INTR_SHIFT                  0
#define BCHP_MEMC_L2_1_0_CPU_SET_ARC_0_INTR_DEFAULT                0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_RGR_BRIDGE_INTR_MASK            0x80000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_RGR_BRIDGE_INTR_SHIFT           31
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_RGR_BRIDGE_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_TRACELOG_DONE_INTR_MASK         0x40000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_TRACELOG_DONE_INTR_SHIFT        30
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_TRACELOG_DONE_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_TRACELOG_TRIG_INTR_MASK         0x20000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_TRACELOG_TRIG_INTR_SHIFT        29
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_TRACELOG_TRIG_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved0_MASK                  0x10000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved0_SHIFT                 28

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_LAST_WRITE_INTR_MASK    0x08000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT   27
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_WRCH_INTR_MASK              0x04000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_WRCH_INTR_SHIFT             26
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_WRCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_ARCH_INTR_MASK              0x02000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_ARCH_INTR_SHIFT             25
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_BSP_ARCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK     0x01000000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT    24
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK    0x00800000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT   23
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK    0x00400000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT   22
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK     0x00200000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT    21
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK     0x00100000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT    20
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK    0x00080000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT   19
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK    0x00040000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT   18
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK     0x00020000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT    17
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK     0x00010000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT    16
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK    0x00008000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT   15
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK    0x00004000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT   14
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK     0x00002000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT    13
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK     0x00001000
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT    12
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK    0x00000800
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT   11
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK    0x00000400
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT   10
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK     0x00000200
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT    9
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_SM_TIMEOUT_INTR_MASK            0x00000100
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_SM_TIMEOUT_INTR_SHIFT           8
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_SM_TIMEOUT_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_NO_REQ_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_NO_REQ_INTR_SHIFT               7
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_NO_REQ_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_INVALID_CMD_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_INVALID_CMD_INTR_SHIFT          6
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_INVALID_CMD_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved1_MASK                  0x00000020
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_reserved1_SHIFT                 5

/* MEMC_L2_1_0 :: CPU_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_INVALID_MSTART_INTR_MASK        0x00000010
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_INVALID_MSTART_INTR_SHIFT       4
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_INVALID_MSTART_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_3_INTR_MASK                 0x00000008
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_3_INTR_SHIFT                3
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_3_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_2_INTR_MASK                 0x00000004
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_2_INTR_SHIFT                2
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_2_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_1_INTR_MASK                 0x00000002
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_1_INTR_SHIFT                1
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_1_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: CPU_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_0_INTR_MASK                 0x00000001
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_0_INTR_SHIFT                0
#define BCHP_MEMC_L2_1_0_CPU_CLEAR_ARC_0_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_RGR_BRIDGE_INTR_MASK      0x80000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_RGR_BRIDGE_INTR_SHIFT     31
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_RGR_BRIDGE_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved0_MASK            0x70000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved0_SHIFT           28

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_WRCH_INTR_MASK        0x04000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_WRCH_INTR_SHIFT       26
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_WRCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_ARCH_INTR_MASK        0x02000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_ARCH_INTR_SHIFT       25
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_BSP_ARCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_SM_TIMEOUT_INTR_MASK      0x00000100
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT     8
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_SM_TIMEOUT_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_NO_REQ_INTR_MASK          0x00000080
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_NO_REQ_INTR_SHIFT         7
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_NO_REQ_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_INVALID_CMD_INTR_MASK     0x00000040
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_INVALID_CMD_INTR_SHIFT    6
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_INVALID_CMD_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved1_MASK            0x00000020
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_reserved1_SHIFT           5

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_INVALID_MSTART_INTR_MASK  0x00000010
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_INVALID_MSTART_INTR_SHIFT 4
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_3_INTR_MASK           0x00000008
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_3_INTR_SHIFT          3
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_3_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_2_INTR_MASK           0x00000004
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_2_INTR_SHIFT          2
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_2_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_1_INTR_MASK           0x00000002
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_1_INTR_SHIFT          1
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_1_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_0_INTR_MASK           0x00000001
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_0_INTR_SHIFT          0
#define BCHP_MEMC_L2_1_0_CPU_MASK_STATUS_ARC_0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_MASK_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_RGR_BRIDGE_INTR_MASK         0x80000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_RGR_BRIDGE_INTR_SHIFT        31
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_RGR_BRIDGE_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved0_MASK               0x70000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved0_SHIFT              28

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_WRCH_INTR_MASK           0x04000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_WRCH_INTR_SHIFT          26
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_WRCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_ARCH_INTR_MASK           0x02000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_ARCH_INTR_SHIFT          25
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_BSP_ARCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_MASK  0x00200000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_2_MASK  0x00100000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_MASK  0x00020000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_1_MASK  0x00010000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_MASK  0x00002000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_0_MASK  0x00001000
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_MASK  0x00000200
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_SM_TIMEOUT_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_SM_TIMEOUT_INTR_SHIFT        8
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_SM_TIMEOUT_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_NO_REQ_INTR_MASK             0x00000080
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_NO_REQ_INTR_SHIFT            7
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_NO_REQ_INTR_DEFAULT          0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_INVALID_CMD_INTR_MASK        0x00000040
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_INVALID_CMD_INTR_SHIFT       6
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_INVALID_CMD_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved1_MASK               0x00000020
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_reserved1_SHIFT              5

/* MEMC_L2_1_0 :: CPU_MASK_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_INVALID_MSTART_INTR_MASK     0x00000010
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_INVALID_MSTART_INTR_SHIFT    4
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_INVALID_MSTART_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_3_INTR_MASK              0x00000008
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_3_INTR_SHIFT             3
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_3_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_2_INTR_MASK              0x00000004
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_2_INTR_SHIFT             2
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_2_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_1_INTR_MASK              0x00000002
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_1_INTR_SHIFT             1
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_1_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_0_INTR_MASK              0x00000001
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_0_INTR_SHIFT             0
#define BCHP_MEMC_L2_1_0_CPU_MASK_SET_ARC_0_INTR_DEFAULT           0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_RGR_BRIDGE_INTR_MASK       0x80000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_RGR_BRIDGE_INTR_SHIFT      31
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_RGR_BRIDGE_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved0_MASK             0x70000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved0_SHIFT            28

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_WRCH_INTR_MASK         0x04000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_WRCH_INTR_SHIFT        26
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_WRCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_ARCH_INTR_MASK         0x02000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_ARCH_INTR_SHIFT        25
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_BSP_ARCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT      8
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_SM_TIMEOUT_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_NO_REQ_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_NO_REQ_INTR_SHIFT          7
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_NO_REQ_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_INVALID_CMD_INTR_MASK      0x00000040
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_INVALID_CMD_INTR_SHIFT     6
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_INVALID_CMD_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved1_MASK             0x00000020
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_reserved1_SHIFT            5

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_INVALID_MSTART_INTR_MASK   0x00000010
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT  4
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_3_INTR_MASK            0x00000008
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_3_INTR_SHIFT           3
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_3_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_2_INTR_MASK            0x00000004
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_2_INTR_SHIFT           2
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_2_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_1_INTR_MASK            0x00000002
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_1_INTR_SHIFT           1
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_1_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: CPU_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_0_INTR_MASK            0x00000001
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_0_INTR_SHIFT           0
#define BCHP_MEMC_L2_1_0_CPU_MASK_CLEAR_ARC_0_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_RGR_BRIDGE_INTR_MASK           0x80000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_RGR_BRIDGE_INTR_SHIFT          31
#define BCHP_MEMC_L2_1_0_PCI_STATUS_RGR_BRIDGE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_TRACELOG_DONE_INTR_MASK        0x40000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_TRACELOG_DONE_INTR_SHIFT       30
#define BCHP_MEMC_L2_1_0_PCI_STATUS_TRACELOG_DONE_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_TRACELOG_TRIG_INTR_MASK        0x20000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_TRACELOG_TRIG_INTR_SHIFT       29
#define BCHP_MEMC_L2_1_0_PCI_STATUS_TRACELOG_TRIG_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved0_MASK                 0x10000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved0_SHIFT                28

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_LAST_WRITE_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_LAST_WRITE_INTR_SHIFT  27
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_WRCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_WRCH_INTR_SHIFT            26
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_WRCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_ARCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_ARCH_INTR_SHIFT            25
#define BCHP_MEMC_L2_1_0_PCI_STATUS_BSP_ARCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK    0x01000000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT   24
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_3_MASK   0x00800000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT  23
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_3_MASK   0x00400000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT  22
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK    0x00200000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT   21
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK    0x00100000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT   20
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_2_MASK   0x00080000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT  19
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_2_MASK   0x00040000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT  18
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK    0x00020000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT   17
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK    0x00010000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT   16
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_1_MASK   0x00008000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT  15
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_1_MASK   0x00004000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT  14
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK    0x00002000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT   13
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK    0x00001000
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT   12
#define BCHP_MEMC_L2_1_0_PCI_STATUS_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_0_MASK   0x00000800
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT  11
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_0_MASK   0x00000400
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT  10
#define BCHP_MEMC_L2_1_0_PCI_STATUS_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK    0x00000200
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT   9
#define BCHP_MEMC_L2_1_0_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_SM_TIMEOUT_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_1_0_PCI_STATUS_SM_TIMEOUT_INTR_SHIFT          8
#define BCHP_MEMC_L2_1_0_PCI_STATUS_SM_TIMEOUT_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_NO_REQ_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_1_0_PCI_STATUS_NO_REQ_INTR_SHIFT              7
#define BCHP_MEMC_L2_1_0_PCI_STATUS_NO_REQ_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_INVALID_CMD_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_1_0_PCI_STATUS_INVALID_CMD_INTR_SHIFT         6
#define BCHP_MEMC_L2_1_0_PCI_STATUS_INVALID_CMD_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved1_MASK                 0x00000020
#define BCHP_MEMC_L2_1_0_PCI_STATUS_reserved1_SHIFT                5

/* MEMC_L2_1_0 :: PCI_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_INVALID_MSTART_INTR_MASK       0x00000010
#define BCHP_MEMC_L2_1_0_PCI_STATUS_INVALID_MSTART_INTR_SHIFT      4
#define BCHP_MEMC_L2_1_0_PCI_STATUS_INVALID_MSTART_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_3_INTR_MASK                0x00000008
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_3_INTR_SHIFT               3
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_3_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_2_INTR_MASK                0x00000004
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_2_INTR_SHIFT               2
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_2_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_1_INTR_MASK                0x00000002
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_1_INTR_SHIFT               1
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_1_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_0_INTR_MASK                0x00000001
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_0_INTR_SHIFT               0
#define BCHP_MEMC_L2_1_0_PCI_STATUS_ARC_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_PCI_SET_RGR_BRIDGE_INTR_MASK              0x80000000
#define BCHP_MEMC_L2_1_0_PCI_SET_RGR_BRIDGE_INTR_SHIFT             31
#define BCHP_MEMC_L2_1_0_PCI_SET_RGR_BRIDGE_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_PCI_SET_TRACELOG_DONE_INTR_MASK           0x40000000
#define BCHP_MEMC_L2_1_0_PCI_SET_TRACELOG_DONE_INTR_SHIFT          30
#define BCHP_MEMC_L2_1_0_PCI_SET_TRACELOG_DONE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_PCI_SET_TRACELOG_TRIG_INTR_MASK           0x20000000
#define BCHP_MEMC_L2_1_0_PCI_SET_TRACELOG_TRIG_INTR_SHIFT          29
#define BCHP_MEMC_L2_1_0_PCI_SET_TRACELOG_TRIG_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved0_MASK                    0x10000000
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved0_SHIFT                   28

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_LAST_WRITE_INTR_MASK      0x08000000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_LAST_WRITE_INTR_SHIFT     27
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_LAST_WRITE_INTR_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_WRCH_INTR_MASK                0x04000000
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_WRCH_INTR_SHIFT               26
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_WRCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_ARCH_INTR_MASK                0x02000000
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_ARCH_INTR_SHIFT               25
#define BCHP_MEMC_L2_1_0_PCI_SET_BSP_ARCH_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_3_MASK       0x01000000
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT      24
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_3_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_3_MASK      0x00800000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_3_SHIFT     23
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_3_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_3_MASK      0x00400000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_3_SHIFT     22
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_3_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_3_MASK       0x00200000
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT      21
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_3_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_2_MASK       0x00100000
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT      20
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_2_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_2_MASK      0x00080000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_2_SHIFT     19
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_2_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_2_MASK      0x00040000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_2_SHIFT     18
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_2_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_2_MASK       0x00020000
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT      17
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_2_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_1_MASK       0x00010000
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT      16
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_1_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_1_MASK      0x00008000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_1_SHIFT     15
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_1_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_1_MASK      0x00004000
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_1_SHIFT     14
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_1_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_1_MASK       0x00002000
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT      13
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_1_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_0_MASK       0x00001000
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT      12
#define BCHP_MEMC_L2_1_0_PCI_SET_PAGE_BREAK_INTR_PFRI_0_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_0_MASK      0x00000800
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_0_SHIFT     11
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_EOG_INTR_PFRI_0_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_0_MASK      0x00000400
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_0_SHIFT     10
#define BCHP_MEMC_L2_1_0_PCI_SET_MISSING_SOG_INTR_PFRI_0_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_0_MASK       0x00000200
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT      9
#define BCHP_MEMC_L2_1_0_PCI_SET_GSIZE_VIOL_INTR_PFRI_0_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_PCI_SET_SM_TIMEOUT_INTR_MASK              0x00000100
#define BCHP_MEMC_L2_1_0_PCI_SET_SM_TIMEOUT_INTR_SHIFT             8
#define BCHP_MEMC_L2_1_0_PCI_SET_SM_TIMEOUT_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_PCI_SET_NO_REQ_INTR_MASK                  0x00000080
#define BCHP_MEMC_L2_1_0_PCI_SET_NO_REQ_INTR_SHIFT                 7
#define BCHP_MEMC_L2_1_0_PCI_SET_NO_REQ_INTR_DEFAULT               0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_PCI_SET_INVALID_CMD_INTR_MASK             0x00000040
#define BCHP_MEMC_L2_1_0_PCI_SET_INVALID_CMD_INTR_SHIFT            6
#define BCHP_MEMC_L2_1_0_PCI_SET_INVALID_CMD_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved1_MASK                    0x00000020
#define BCHP_MEMC_L2_1_0_PCI_SET_reserved1_SHIFT                   5

/* MEMC_L2_1_0 :: PCI_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_PCI_SET_INVALID_MSTART_INTR_MASK          0x00000010
#define BCHP_MEMC_L2_1_0_PCI_SET_INVALID_MSTART_INTR_SHIFT         4
#define BCHP_MEMC_L2_1_0_PCI_SET_INVALID_MSTART_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_3_INTR_MASK                   0x00000008
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_3_INTR_SHIFT                  3
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_3_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_2_INTR_MASK                   0x00000004
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_2_INTR_SHIFT                  2
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_2_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_1_INTR_MASK                   0x00000002
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_1_INTR_SHIFT                  1
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_1_INTR_DEFAULT                0x00000000

/* MEMC_L2_1_0 :: PCI_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_0_INTR_MASK                   0x00000001
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_0_INTR_SHIFT                  0
#define BCHP_MEMC_L2_1_0_PCI_SET_ARC_0_INTR_DEFAULT                0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_RGR_BRIDGE_INTR_MASK            0x80000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_RGR_BRIDGE_INTR_SHIFT           31
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_RGR_BRIDGE_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_TRACELOG_DONE_INTR_MASK         0x40000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_TRACELOG_DONE_INTR_SHIFT        30
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_TRACELOG_DONE_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_TRACELOG_TRIG_INTR_MASK         0x20000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_TRACELOG_TRIG_INTR_SHIFT        29
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_TRACELOG_TRIG_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved0_MASK                  0x10000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved0_SHIFT                 28

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_LAST_WRITE_INTR_MASK    0x08000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT   27
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_WRCH_INTR_MASK              0x04000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_WRCH_INTR_SHIFT             26
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_WRCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_ARCH_INTR_MASK              0x02000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_ARCH_INTR_SHIFT             25
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_BSP_ARCH_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK     0x01000000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT    24
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK    0x00800000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT   23
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK    0x00400000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT   22
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK     0x00200000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT    21
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK     0x00100000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT    20
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK    0x00080000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT   19
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK    0x00040000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT   18
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK     0x00020000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT    17
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK     0x00010000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT    16
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK    0x00008000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT   15
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK    0x00004000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT   14
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK     0x00002000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT    13
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK     0x00001000
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT    12
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK    0x00000800
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT   11
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK    0x00000400
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT   10
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK     0x00000200
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT    9
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_SM_TIMEOUT_INTR_MASK            0x00000100
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_SM_TIMEOUT_INTR_SHIFT           8
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_SM_TIMEOUT_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_NO_REQ_INTR_MASK                0x00000080
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_NO_REQ_INTR_SHIFT               7
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_NO_REQ_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_INVALID_CMD_INTR_MASK           0x00000040
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_INVALID_CMD_INTR_SHIFT          6
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_INVALID_CMD_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved1_MASK                  0x00000020
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_reserved1_SHIFT                 5

/* MEMC_L2_1_0 :: PCI_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_INVALID_MSTART_INTR_MASK        0x00000010
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_INVALID_MSTART_INTR_SHIFT       4
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_INVALID_MSTART_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_3_INTR_MASK                 0x00000008
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_3_INTR_SHIFT                3
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_3_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_2_INTR_MASK                 0x00000004
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_2_INTR_SHIFT                2
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_2_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_1_INTR_MASK                 0x00000002
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_1_INTR_SHIFT                1
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_1_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: PCI_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_0_INTR_MASK                 0x00000001
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_0_INTR_SHIFT                0
#define BCHP_MEMC_L2_1_0_PCI_CLEAR_ARC_0_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_RGR_BRIDGE_INTR_MASK      0x80000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_RGR_BRIDGE_INTR_SHIFT     31
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_RGR_BRIDGE_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved0_MASK            0x70000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved0_SHIFT           28

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_WRCH_INTR_MASK        0x04000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_WRCH_INTR_SHIFT       26
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_WRCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_ARCH_INTR_MASK        0x02000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_ARCH_INTR_SHIFT       25
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_BSP_ARCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_SM_TIMEOUT_INTR_MASK      0x00000100
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT     8
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_SM_TIMEOUT_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_NO_REQ_INTR_MASK          0x00000080
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_NO_REQ_INTR_SHIFT         7
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_NO_REQ_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_INVALID_CMD_INTR_MASK     0x00000040
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_INVALID_CMD_INTR_SHIFT    6
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_INVALID_CMD_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved1_MASK            0x00000020
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_reserved1_SHIFT           5

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_INVALID_MSTART_INTR_MASK  0x00000010
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_INVALID_MSTART_INTR_SHIFT 4
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_3_INTR_MASK           0x00000008
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_3_INTR_SHIFT          3
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_3_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_2_INTR_MASK           0x00000004
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_2_INTR_SHIFT          2
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_2_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_1_INTR_MASK           0x00000002
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_1_INTR_SHIFT          1
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_1_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_0_INTR_MASK           0x00000001
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_0_INTR_SHIFT          0
#define BCHP_MEMC_L2_1_0_PCI_MASK_STATUS_ARC_0_INTR_DEFAULT        0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_RGR_BRIDGE_INTR_MASK         0x80000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_RGR_BRIDGE_INTR_SHIFT        31
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_RGR_BRIDGE_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved0_MASK               0x70000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved0_SHIFT              28

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_WRCH_INTR_MASK           0x04000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_WRCH_INTR_SHIFT          26
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_WRCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_ARCH_INTR_MASK           0x02000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_ARCH_INTR_SHIFT          25
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_BSP_ARCH_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_MASK  0x00200000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_2_MASK  0x00100000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_MASK  0x00020000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_1_MASK  0x00010000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_MASK  0x00002000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_0_MASK  0x00001000
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_MASK  0x00000200
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_SM_TIMEOUT_INTR_MASK         0x00000100
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_SM_TIMEOUT_INTR_SHIFT        8
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_SM_TIMEOUT_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_NO_REQ_INTR_MASK             0x00000080
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_NO_REQ_INTR_SHIFT            7
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_NO_REQ_INTR_DEFAULT          0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_INVALID_CMD_INTR_MASK        0x00000040
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_INVALID_CMD_INTR_SHIFT       6
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_INVALID_CMD_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved1_MASK               0x00000020
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_reserved1_SHIFT              5

/* MEMC_L2_1_0 :: PCI_MASK_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_INVALID_MSTART_INTR_MASK     0x00000010
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_INVALID_MSTART_INTR_SHIFT    4
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_INVALID_MSTART_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_3_INTR_MASK              0x00000008
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_3_INTR_SHIFT             3
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_3_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_2_INTR_MASK              0x00000004
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_2_INTR_SHIFT             2
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_2_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_1_INTR_MASK              0x00000002
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_1_INTR_SHIFT             1
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_1_INTR_DEFAULT           0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_0_INTR_MASK              0x00000001
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_0_INTR_SHIFT             0
#define BCHP_MEMC_L2_1_0_PCI_MASK_SET_ARC_0_INTR_DEFAULT           0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_RGR_BRIDGE_INTR_MASK       0x80000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_RGR_BRIDGE_INTR_SHIFT      31
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_RGR_BRIDGE_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved0_MASK             0x70000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved0_SHIFT            28

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_MASK         0x04000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_SHIFT        26
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_WRCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_MASK         0x02000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_SHIFT        25
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_BSP_ARCH_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_MASK       0x00000100
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT      8
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_SM_TIMEOUT_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_NO_REQ_INTR_MASK           0x00000080
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_NO_REQ_INTR_SHIFT          7
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_NO_REQ_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_INVALID_CMD_INTR_MASK      0x00000040
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_INVALID_CMD_INTR_SHIFT     6
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_INVALID_CMD_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved1_MASK             0x00000020
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_reserved1_SHIFT            5

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_INVALID_MSTART_INTR_MASK   0x00000010
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT  4
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_3_INTR_MASK            0x00000008
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_3_INTR_SHIFT           3
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_3_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_2_INTR_MASK            0x00000004
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_2_INTR_SHIFT           2
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_2_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_1_INTR_MASK            0x00000002
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_1_INTR_SHIFT           1
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_1_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: PCI_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_0_INTR_MASK            0x00000001
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_0_INTR_SHIFT           0
#define BCHP_MEMC_L2_1_0_PCI_MASK_CLEAR_ARC_0_INTR_DEFAULT         0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_RGR_BRIDGE_INTR_MASK          0x80000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_RGR_BRIDGE_INTR_SHIFT         31
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_RGR_BRIDGE_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_TRACELOG_DONE_INTR_MASK       0x40000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_TRACELOG_DONE_INTR_SHIFT      30
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_TRACELOG_DONE_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_TRACELOG_TRIG_INTR_MASK       0x20000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_TRACELOG_TRIG_INTR_SHIFT      29
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_TRACELOG_TRIG_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved0_MASK                0x10000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved0_SHIFT               28

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_LAST_WRITE_INTR_MASK  0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_WRCH_INTR_MASK            0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_WRCH_INTR_SHIFT           26
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_WRCH_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_ARCH_INTR_MASK            0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_ARCH_INTR_SHIFT           25
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_BSP_ARCH_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK   0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT  24
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_3_MASK  0x00800000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_3_MASK  0x00400000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK   0x00200000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT  21
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK   0x00100000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT  20
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_2_MASK  0x00080000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_2_MASK  0x00040000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK   0x00020000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT  17
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK   0x00010000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT  16
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_1_MASK  0x00008000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_1_MASK  0x00004000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK   0x00002000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT  13
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK   0x00001000
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT  12
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_0_MASK  0x00000800
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_0_MASK  0x00000400
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK   0x00000200
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT  9
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_SM_TIMEOUT_INTR_MASK          0x00000100
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_SM_TIMEOUT_INTR_SHIFT         8
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_SM_TIMEOUT_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_NO_REQ_INTR_MASK              0x00000080
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_NO_REQ_INTR_SHIFT             7
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_NO_REQ_INTR_DEFAULT           0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_INVALID_CMD_INTR_MASK         0x00000040
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_INVALID_CMD_INTR_SHIFT        6
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_INVALID_CMD_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved1_MASK                0x00000020
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_reserved1_SHIFT               5

/* MEMC_L2_1_0 :: SCPU_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_INVALID_MSTART_INTR_MASK      0x00000010
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_INVALID_MSTART_INTR_SHIFT     4
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_INVALID_MSTART_INTR_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_3_INTR_MASK               0x00000008
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_3_INTR_SHIFT              3
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_3_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_2_INTR_MASK               0x00000004
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_2_INTR_SHIFT              2
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_2_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_1_INTR_MASK               0x00000002
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_1_INTR_SHIFT              1
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_1_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_0_INTR_MASK               0x00000001
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_0_INTR_SHIFT              0
#define BCHP_MEMC_L2_1_0_SCPU_STATUS_ARC_0_INTR_DEFAULT            0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_RGR_BRIDGE_INTR_MASK             0x80000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_RGR_BRIDGE_INTR_SHIFT            31
#define BCHP_MEMC_L2_1_0_SCPU_SET_RGR_BRIDGE_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_TRACELOG_DONE_INTR_MASK          0x40000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_TRACELOG_DONE_INTR_SHIFT         30
#define BCHP_MEMC_L2_1_0_SCPU_SET_TRACELOG_DONE_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_TRACELOG_TRIG_INTR_MASK          0x20000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_TRACELOG_TRIG_INTR_SHIFT         29
#define BCHP_MEMC_L2_1_0_SCPU_SET_TRACELOG_TRIG_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved0_MASK                   0x10000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved0_SHIFT                  28

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_LAST_WRITE_INTR_MASK     0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_LAST_WRITE_INTR_SHIFT    27
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_LAST_WRITE_INTR_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_WRCH_INTR_MASK               0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_WRCH_INTR_SHIFT              26
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_WRCH_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_ARCH_INTR_MASK               0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_ARCH_INTR_SHIFT              25
#define BCHP_MEMC_L2_1_0_SCPU_SET_BSP_ARCH_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_3_MASK      0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT     24
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_3_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_3_MASK     0x00800000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_3_SHIFT    23
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_3_MASK     0x00400000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_3_SHIFT    22
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_3_MASK      0x00200000
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT     21
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_3_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_2_MASK      0x00100000
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT     20
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_2_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_2_MASK     0x00080000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_2_SHIFT    19
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_2_MASK     0x00040000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_2_SHIFT    18
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_2_MASK      0x00020000
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT     17
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_2_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_1_MASK      0x00010000
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT     16
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_1_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_1_MASK     0x00008000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_1_SHIFT    15
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_1_MASK     0x00004000
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_1_SHIFT    14
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_1_MASK      0x00002000
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT     13
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_1_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_0_MASK      0x00001000
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT     12
#define BCHP_MEMC_L2_1_0_SCPU_SET_PAGE_BREAK_INTR_PFRI_0_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_0_MASK     0x00000800
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_0_SHIFT    11
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_EOG_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_0_MASK     0x00000400
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_0_SHIFT    10
#define BCHP_MEMC_L2_1_0_SCPU_SET_MISSING_SOG_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_0_MASK      0x00000200
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT     9
#define BCHP_MEMC_L2_1_0_SCPU_SET_GSIZE_VIOL_INTR_PFRI_0_DEFAULT   0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_SM_TIMEOUT_INTR_MASK             0x00000100
#define BCHP_MEMC_L2_1_0_SCPU_SET_SM_TIMEOUT_INTR_SHIFT            8
#define BCHP_MEMC_L2_1_0_SCPU_SET_SM_TIMEOUT_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_NO_REQ_INTR_MASK                 0x00000080
#define BCHP_MEMC_L2_1_0_SCPU_SET_NO_REQ_INTR_SHIFT                7
#define BCHP_MEMC_L2_1_0_SCPU_SET_NO_REQ_INTR_DEFAULT              0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_INVALID_CMD_INTR_MASK            0x00000040
#define BCHP_MEMC_L2_1_0_SCPU_SET_INVALID_CMD_INTR_SHIFT           6
#define BCHP_MEMC_L2_1_0_SCPU_SET_INVALID_CMD_INTR_DEFAULT         0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved1_MASK                   0x00000020
#define BCHP_MEMC_L2_1_0_SCPU_SET_reserved1_SHIFT                  5

/* MEMC_L2_1_0 :: SCPU_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_INVALID_MSTART_INTR_MASK         0x00000010
#define BCHP_MEMC_L2_1_0_SCPU_SET_INVALID_MSTART_INTR_SHIFT        4
#define BCHP_MEMC_L2_1_0_SCPU_SET_INVALID_MSTART_INTR_DEFAULT      0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_3_INTR_MASK                  0x00000008
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_3_INTR_SHIFT                 3
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_3_INTR_DEFAULT               0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_2_INTR_MASK                  0x00000004
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_2_INTR_SHIFT                 2
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_2_INTR_DEFAULT               0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_1_INTR_MASK                  0x00000002
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_1_INTR_SHIFT                 1
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_1_INTR_DEFAULT               0x00000000

/* MEMC_L2_1_0 :: SCPU_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_0_INTR_MASK                  0x00000001
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_0_INTR_SHIFT                 0
#define BCHP_MEMC_L2_1_0_SCPU_SET_ARC_0_INTR_DEFAULT               0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_RGR_BRIDGE_INTR_MASK           0x80000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_RGR_BRIDGE_INTR_SHIFT          31
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_RGR_BRIDGE_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: TRACELOG_DONE_INTR [30:30] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_TRACELOG_DONE_INTR_MASK        0x40000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_TRACELOG_DONE_INTR_SHIFT       30
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_TRACELOG_DONE_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: TRACELOG_TRIG_INTR [29:29] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_TRACELOG_TRIG_INTR_MASK        0x20000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_TRACELOG_TRIG_INTR_SHIFT       29
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_TRACELOG_TRIG_INTR_DEFAULT     0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: reserved0 [28:28] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved0_MASK                 0x10000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved0_SHIFT                28

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_LAST_WRITE_INTR_MASK   0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT  27
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_WRCH_INTR_MASK             0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_WRCH_INTR_SHIFT            26
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_WRCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_ARCH_INTR_MASK             0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_ARCH_INTR_SHIFT            25
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_BSP_ARCH_INTR_DEFAULT          0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK    0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT   24
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK   0x00800000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT  23
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK   0x00400000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT  22
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK    0x00200000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT   21
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK    0x00100000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT   20
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK   0x00080000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT  19
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK   0x00040000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT  18
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK    0x00020000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT   17
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK    0x00010000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT   16
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK   0x00008000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT  15
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK   0x00004000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT  14
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK    0x00002000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT   13
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK    0x00001000
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT   12
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK   0x00000800
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT  11
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK   0x00000400
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT  10
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK    0x00000200
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT   9
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_SM_TIMEOUT_INTR_MASK           0x00000100
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_SM_TIMEOUT_INTR_SHIFT          8
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_SM_TIMEOUT_INTR_DEFAULT        0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_NO_REQ_INTR_MASK               0x00000080
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_NO_REQ_INTR_SHIFT              7
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_NO_REQ_INTR_DEFAULT            0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_INVALID_CMD_INTR_MASK          0x00000040
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_INVALID_CMD_INTR_SHIFT         6
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_INVALID_CMD_INTR_DEFAULT       0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved1_MASK                 0x00000020
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_reserved1_SHIFT                5

/* MEMC_L2_1_0 :: SCPU_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_INVALID_MSTART_INTR_MASK       0x00000010
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_INVALID_MSTART_INTR_SHIFT      4
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_INVALID_MSTART_INTR_DEFAULT    0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_3_INTR_MASK                0x00000008
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_3_INTR_SHIFT               3
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_3_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_2_INTR_MASK                0x00000004
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_2_INTR_SHIFT               2
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_2_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_1_INTR_MASK                0x00000002
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_1_INTR_SHIFT               1
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_1_INTR_DEFAULT             0x00000000

/* MEMC_L2_1_0 :: SCPU_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_0_INTR_MASK                0x00000001
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_0_INTR_SHIFT               0
#define BCHP_MEMC_L2_1_0_SCPU_CLEAR_ARC_0_INTR_DEFAULT             0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_RGR_BRIDGE_INTR_MASK     0x80000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_RGR_BRIDGE_INTR_SHIFT    31
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_RGR_BRIDGE_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved0_MASK           0x70000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved0_SHIFT          28

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_WRCH_INTR_MASK       0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_WRCH_INTR_SHIFT      26
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_WRCH_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_ARCH_INTR_MASK       0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_ARCH_INTR_SHIFT      25
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_BSP_ARCH_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_SM_TIMEOUT_INTR_MASK     0x00000100
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_SM_TIMEOUT_INTR_SHIFT    8
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_SM_TIMEOUT_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_NO_REQ_INTR_MASK         0x00000080
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_NO_REQ_INTR_SHIFT        7
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_NO_REQ_INTR_DEFAULT      0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_INVALID_CMD_INTR_MASK    0x00000040
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_INVALID_CMD_INTR_SHIFT   6
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_INVALID_CMD_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved1_MASK           0x00000020
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_reserved1_SHIFT          5

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_INVALID_MSTART_INTR_MASK 0x00000010
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_INVALID_MSTART_INTR_SHIFT 4
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_3_INTR_MASK          0x00000008
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_3_INTR_SHIFT         3
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_3_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_2_INTR_MASK          0x00000004
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_2_INTR_SHIFT         2
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_2_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_1_INTR_MASK          0x00000002
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_1_INTR_SHIFT         1
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_1_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_STATUS :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_0_INTR_MASK          0x00000001
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_0_INTR_SHIFT         0
#define BCHP_MEMC_L2_1_0_SCPU_MASK_STATUS_ARC_0_INTR_DEFAULT       0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_MASK_SET :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_RGR_BRIDGE_INTR_MASK        0x80000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_RGR_BRIDGE_INTR_SHIFT       31
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_RGR_BRIDGE_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved0_MASK              0x70000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved0_SHIFT             28

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_WRCH_INTR_MASK          0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_WRCH_INTR_SHIFT         26
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_WRCH_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_ARCH_INTR_MASK          0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_ARCH_INTR_SHIFT         25
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_BSP_ARCH_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_SM_TIMEOUT_INTR_MASK        0x00000100
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_SM_TIMEOUT_INTR_SHIFT       8
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_SM_TIMEOUT_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_NO_REQ_INTR_MASK            0x00000080
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_NO_REQ_INTR_SHIFT           7
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_NO_REQ_INTR_DEFAULT         0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_INVALID_CMD_INTR_MASK       0x00000040
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_INVALID_CMD_INTR_SHIFT      6
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_INVALID_CMD_INTR_DEFAULT    0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved1_MASK              0x00000020
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_reserved1_SHIFT             5

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_INVALID_MSTART_INTR_MASK    0x00000010
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_INVALID_MSTART_INTR_SHIFT   4
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_3_INTR_MASK             0x00000008
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_3_INTR_SHIFT            3
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_3_INTR_DEFAULT          0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_2_INTR_MASK             0x00000004
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_2_INTR_SHIFT            2
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_2_INTR_DEFAULT          0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_1_INTR_MASK             0x00000002
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_1_INTR_SHIFT            1
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_1_INTR_DEFAULT          0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_SET :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_0_INTR_MASK             0x00000001
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_0_INTR_SHIFT            0
#define BCHP_MEMC_L2_1_0_SCPU_MASK_SET_ARC_0_INTR_DEFAULT          0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: RGR_BRIDGE_INTR [31:31] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_RGR_BRIDGE_INTR_MASK      0x80000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_RGR_BRIDGE_INTR_SHIFT     31
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_RGR_BRIDGE_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: reserved0 [30:28] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved0_MASK            0x70000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved0_SHIFT           28

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_LAST_WRITE_INTR [27:27] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_LAST_WRITE_INTR_MASK 0x08000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_LAST_WRITE_INTR_SHIFT 27
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_LAST_WRITE_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: BSP_WRCH_INTR [26:26] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_WRCH_INTR_MASK        0x04000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_WRCH_INTR_SHIFT       26
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_WRCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: BSP_ARCH_INTR [25:25] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_ARCH_INTR_MASK        0x02000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_ARCH_INTR_SHIFT       25
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_BSP_ARCH_INTR_DEFAULT     0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_3 [23:23] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_MASK 0x00800000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_SHIFT 23
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_3 [22:22] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_MASK 0x00400000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_SHIFT 22
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_3 [21:21] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_MASK 0x00200000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_SHIFT 21
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_3_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_2 [20:20] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_MASK 0x00100000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_SHIFT 20
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_2 [19:19] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_MASK 0x00080000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_SHIFT 19
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_2 [18:18] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_MASK 0x00040000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_SHIFT 18
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_2 [17:17] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_MASK 0x00020000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_SHIFT 17
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_2_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_1 [16:16] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_MASK 0x00010000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_SHIFT 16
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_1 [15:15] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_MASK 0x00008000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_SHIFT 15
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_1 [14:14] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_MASK 0x00004000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_SHIFT 14
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_1 [13:13] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_MASK 0x00002000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_SHIFT 13
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_1_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_0 [12:12] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_MASK 0x00001000
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_SHIFT 12
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_0 [11:11] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_MASK 0x00000800
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_SHIFT 11
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_0 [10:10] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_MASK 0x00000400
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_SHIFT 10
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_0 [09:09] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_MASK 0x00000200
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_SHIFT 9
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_0_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: SM_TIMEOUT_INTR [08:08] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_SM_TIMEOUT_INTR_MASK      0x00000100
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_SM_TIMEOUT_INTR_SHIFT     8
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_SM_TIMEOUT_INTR_DEFAULT   0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: NO_REQ_INTR [07:07] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_NO_REQ_INTR_MASK          0x00000080
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_NO_REQ_INTR_SHIFT         7
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_NO_REQ_INTR_DEFAULT       0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: INVALID_CMD_INTR [06:06] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_INVALID_CMD_INTR_MASK     0x00000040
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_INVALID_CMD_INTR_SHIFT    6
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_INVALID_CMD_INTR_DEFAULT  0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: reserved1 [05:05] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved1_MASK            0x00000020
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_reserved1_SHIFT           5

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: INVALID_MSTART_INTR [04:04] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_INVALID_MSTART_INTR_MASK  0x00000010
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_INVALID_MSTART_INTR_SHIFT 4
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_INVALID_MSTART_INTR_DEFAULT 0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: ARC_3_INTR [03:03] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_3_INTR_MASK           0x00000008
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_3_INTR_SHIFT          3
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_3_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: ARC_2_INTR [02:02] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_2_INTR_MASK           0x00000004
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_2_INTR_SHIFT          2
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_2_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: ARC_1_INTR [01:01] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_1_INTR_MASK           0x00000002
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_1_INTR_SHIFT          1
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_1_INTR_DEFAULT        0x00000001

/* MEMC_L2_1_0 :: SCPU_MASK_CLEAR :: ARC_0_INTR [00:00] */
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_0_INTR_MASK           0x00000001
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_0_INTR_SHIFT          0
#define BCHP_MEMC_L2_1_0_SCPU_MASK_CLEAR_ARC_0_INTR_DEFAULT        0x00000001

#endif /* #ifndef BCHP_MEMC_L2_1_0_H__ */

/* End of File */
