
---------- Begin Simulation Statistics ----------
final_tick                               159756492000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216898                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689888                       # Number of bytes of host memory used
host_op_rate                                   217323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   461.05                       # Real time elapsed on the host
host_tick_rate                              346507930                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.159756                       # Number of seconds simulated
sim_ticks                                159756492000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615232                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096289                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104386                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728872                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479319                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65369                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.597565                       # CPI: cycles per instruction
system.cpu.discardedOps                        190747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615364                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408443                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002265                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27324620                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.625953                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159756492                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132431872                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1446                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       723213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1447163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            240                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39983                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17911                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55025                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19460                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29303808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29303808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74485                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74485    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74485                       # Request fanout histogram
system.membus.respLayer1.occupancy         1291836000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           772107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            423820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       733488                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           81                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           47776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           300131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          300130                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           307                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       423513                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2170418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2171113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        99328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    362789888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              362889216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58133                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10235648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 780397     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1687      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6995851000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6512791995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2763000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               649423                       # number of demand (read+write) hits
system.l2.demand_hits::total                   649461                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  38                       # number of overall hits
system.l2.overall_hits::.cpu.data              649423                       # number of overall hits
system.l2.overall_hits::total                  649461                       # number of overall hits
system.l2.demand_misses::.cpu.inst                269                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74221                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               269                       # number of overall misses
system.l2.overall_misses::.cpu.data             74221                       # number of overall misses
system.l2.overall_misses::total                 74490                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9798257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9830367000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32110000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9798257000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9830367000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           723644                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               723951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          723644                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              723951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.876221                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.102566                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102894                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.876221                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.102566                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102894                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119368.029740                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132014.618504                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131968.948852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119368.029740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132014.618504                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131968.948852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               39983                       # number of writebacks
system.l2.writebacks::total                     39983                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74485                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74485                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8313451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8340181000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8313451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8340181000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.876221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.102559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102887                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.876221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.102559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102887                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99368.029740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112016.963997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111971.282809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99368.029740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112016.963997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111971.282809                       # average overall mshr miss latency
system.l2.replacements                          58133                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       693505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           693505                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       693505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       693505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           72                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               72                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           72                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           72                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            245106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                245106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7546964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7546964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        300131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            300131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.183337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.183337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137155.184007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137155.184007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6446464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6446464000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.183337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.183337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117155.184007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117155.184007                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.876221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.876221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119368.029740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119368.029740                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          269                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.876221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.876221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99368.029740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99368.029740                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        404317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            404317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2251293000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2251293000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       423513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        423513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.045326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 117279.276933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117279.276933                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19191                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1866987000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1866987000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.045314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97284.508363                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97284.508363                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16051.739570                       # Cycle average of tags in use
system.l2.tags.total_refs                     1445711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.401090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.430416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.229973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16007.079181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979720                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16276                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2965951                       # Number of tag accesses
system.l2.tags.data_accesses                  2965951                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18999296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19068160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10235648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10235648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39983                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39983                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            431056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         118926597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             119357653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       431056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           431056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64070310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64070310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64070310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           431056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        118926597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183427964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    159932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.045190284500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9625                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              435324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297940                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     29                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10004                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10117256500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1489555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15703087750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33960.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52710.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  142971                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297940                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               159932                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   65982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    606.989041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   480.952291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   362.328923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1410      2.92%      2.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1699      3.52%      6.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18329     37.97%     44.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          692      1.43%     45.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3723      7.71%     53.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          716      1.48%     55.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2874      5.95%     61.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          949      1.97%     62.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17879     37.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48271                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.950130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.706648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.873313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9612     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           11      0.11%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.613091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.550886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.554936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8030     83.43%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      0.53%     83.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              434      4.51%     88.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      0.23%     88.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              969     10.07%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.06%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.10%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.08%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.28%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.04%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               63      0.65%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9625                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19066304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10233664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19068160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10235648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       119.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    119.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  159606363000                       # Total gap between requests
system.mem_ctrls.avgGap                    1394331.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18997440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10233664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 431056.034956000396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 118914979.680450171232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64057891.306226231158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1076                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       159932                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     43563000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15659524750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3657843847000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40486.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52749.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22871244.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            172609500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             91744125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1064402640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417250260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12610568880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15786984480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      48052190400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78195750285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.468373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 124722999000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5334420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29699073000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            172045440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             91444320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1062681900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          417432960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12610568880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15375795030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48398455200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        78128423730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.046941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 125627706500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5334420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28794365500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019579                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019579                       # number of overall hits
system.cpu.icache.overall_hits::total         7019579                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          307                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            307                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          307                       # number of overall misses
system.cpu.icache.overall_misses::total           307                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34574000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34574000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34574000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34574000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 112618.892508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112618.892508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 112618.892508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112618.892508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           81                       # number of writebacks
system.cpu.icache.writebacks::total                81                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          307                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          307                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33960000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33960000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33960000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 110618.892508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110618.892508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 110618.892508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110618.892508                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019579                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019579                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          307                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           307                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 112618.892508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112618.892508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          307                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33960000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 110618.892508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110618.892508                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.711582                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019886                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22866.078176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.711582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.403734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.403734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.441406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7020193                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7020193                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51301699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51301699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51303517                       # number of overall hits
system.cpu.dcache.overall_hits::total        51303517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       743357                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         743357                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       749960                       # number of overall misses
system.cpu.dcache.overall_misses::total        749960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29675321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29675321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29675321000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29675321000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52045056                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52045056                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52053477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52053477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014407                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39920.685485                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39920.685485                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39569.205024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39569.205024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       693505                       # number of writebacks
system.cpu.dcache.writebacks::total            693505                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21701                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21701                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21701                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       721656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       721656                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       723644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       723644                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26129214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26129214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26326747000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26326747000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013866                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013866                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013902                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36207.298214                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36207.298214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36380.799122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36380.799122                       # average overall mshr miss latency
system.cpu.dcache.replacements                 723131                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40667452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40667452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       427518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        427518                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13570758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13570758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41094970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41094970                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010403                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31743.126605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31743.126605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       421871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       421871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12352722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12352722000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29280.803848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29280.803848                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10634247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10634247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       315839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       315839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16104563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16104563000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50989.785935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50989.785935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16054                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16054                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       299785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13776492000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13776492000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027377                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45954.574111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45954.574111                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6603                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6603                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.784111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.784111                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1988                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1988                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    197533000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    197533000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236076                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236076                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99362.676056                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99362.676056                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.080112                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            723643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             71.896275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.080112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988438                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52777196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52777196                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 159756492000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
