#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 29 16:00:22 2018
# Process ID: 2972
# Current directory: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/vivado_test/stream_test_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/juju/mem_test_rw_seperate/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_tools/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.316 ; gain = 127.453 ; free physical = 2311 ; free virtual = 21127
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2998 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.414 ; gain = 84.984 ; free physical = 2207 ; free virtual = 21014
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (1#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 61 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:574]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_1' (2#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_1' of module 'design_1_axi_dma_0_1' requires 64 connections, but only 61 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:636]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_1_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_1_0' (3#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_2' of module 'design_1_axi_dma_1_0' requires 64 connections, but only 61 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:698]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_2_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_2_0' (4#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_axi_dma_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_3' of module 'design_1_axi_dma_2_0' requires 64 connections, but only 61 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:760]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1833]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6008]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (5#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (6#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6008]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8719]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_0' (7#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_0' requires 34 connections, but only 33 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8846]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (8#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8719]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1F69D31' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9401]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_0' (9#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_0_stub.v:6]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_0' requires 40 connections, but only 39 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9552]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1F69D31' (10#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9401]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (11#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_1_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2416]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2433]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2434]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2436]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2437]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_1' requires 78 connections, but only 76 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2366]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (12#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1833]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_1_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3669]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1FDLJBY' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6413]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1FDLJBY' (13#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6413]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_NZRVUN' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7355]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_NZRVUN' (14#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7355]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1GFU8IL' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7480]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1GFU8IL' (15#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7480]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_N7UN3W' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7612]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_N7UN3W' (16#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7612]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1DJ53Q0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7737]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1DJ53Q0' (17#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7737]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_Q1492X' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7869]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_Q1492X' (18#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7869]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1EVCPEJ' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7994]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1EVCPEJ' (19#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:7994]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_OF7HQ2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8126]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_OF7HQ2' (20#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8126]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_HS4N6K' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8414]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (21#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_HS4N6K' (22#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8414]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (23#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (28) of port connection 'm_axi_wstrb' does not match port width (32) of module 'design_1_xbar_2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:4968]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 40 connections, but only 38 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:4950]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_1_0' (24#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3669]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2445]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_ZLTC2M' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6950]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (25#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_ZLTC2M' (26#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6950]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_XOWISC' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9045]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_1' (27#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_1_stub.v:6]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_1' requires 34 connections, but only 33 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9172]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_XOWISC' (28#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9045]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_15OSRGD' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9208]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_1' (29#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_1_stub.v:6]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_1' requires 40 connections, but only 39 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9359]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_15OSRGD' (30#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9208]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (31#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3028]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3045]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3046]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3048]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3049]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 78 connections, but only 76 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2978]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (32#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:2445]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3057]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1614QE6' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5603]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_3' (33#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1614QE6' (34#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5603]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_ULGAU4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8882]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_2' (35#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_2_stub.v:6]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_2' requires 34 connections, but only 33 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9009]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_ULGAU4' (36#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8882]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_ZTGWFX' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9787]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_2' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_2' (37#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_2_stub.v:6]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_2' requires 40 connections, but only 39 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9938]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_ZTGWFX' (38#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9787]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_3' (39#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3640]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3657]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3658]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3660]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3661]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_3' requires 78 connections, but only 76 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3590]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_2' (40#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:3057]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_3_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:4991]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1VBMHNI' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6545]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_4' (41#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1VBMHNI' (42#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:6545]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_37YZ6K' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8251]
INFO: [Synth 8-638] synthesizing module 'design_1_s00_data_fifo_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_data_fifo_3' (43#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s00_data_fifo_3_stub.v:6]
WARNING: [Synth 8-350] instance 's00_data_fifo' of module 'design_1_s00_data_fifo_3' requires 34 connections, but only 33 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8378]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_37YZ6K' (44#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:8251]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1RHHKL9' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9594]
INFO: [Synth 8-638] synthesizing module 'design_1_s01_data_fifo_3' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_s01_data_fifo_3' (45#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_s01_data_fifo_3_stub.v:6]
WARNING: [Synth 8-350] instance 's01_data_fifo' of module 'design_1_s01_data_fifo_3' requires 40 connections, but only 39 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9745]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1RHHKL9' (46#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:9594]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_4' (47#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xbar_4_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5574]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5591]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5592]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5594]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_4' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5595]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_4' requires 78 connections, but only 76 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:5524]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_3_0' (48#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:4991]
INFO: [Synth 8-638] synthesizing module 'design_1_mem_hw_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_hw_0_0' (49#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mem_hw_0' of module 'design_1_mem_hw_0_0' requires 38 connections, but only 34 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1317]
INFO: [Synth 8-638] synthesizing module 'design_1_mem_hw_0_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_hw_0_1' (50#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'mem_hw_1' of module 'design_1_mem_hw_0_1' requires 38 connections, but only 34 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1352]
INFO: [Synth 8-638] synthesizing module 'design_1_mem_hw_1_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_hw_1_0' (51#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mem_hw_2' of module 'design_1_mem_hw_1_0' requires 38 connections, but only 34 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1387]
INFO: [Synth 8-638] synthesizing module 'design_1_mem_hw_1_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mem_hw_1_1' (52#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_mem_hw_1_1_stub.v:6]
WARNING: [Synth 8-350] instance 'mem_hw_3' of module 'design_1_mem_hw_1_1' requires 38 connections, but only 34 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1422]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (53#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 249 connections, but only 228 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1457]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (54#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1686]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1694]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_0' (55#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_1' [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_1' (56#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/realtime/design_1_xlconcat_0_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_4'. This will prevent further optimization [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1241]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'processing_system7_0'. This will prevent further optimization [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1457]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1694]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_3'. This will prevent further optimization [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1165]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_2'. This will prevent further optimization [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:1089]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_interconnect_0'. This will prevent further optimization [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:822]
INFO: [Synth 8-256] done synthesizing module 'design_1' (57#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (58#1) [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s01_couplers_imp_1RHHKL9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1RHHKL9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_37YZ6K has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_37YZ6K has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1VBMHNI has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_ZTGWFX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_ZTGWFX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_ULGAU4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_ULGAU4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1614QE6 has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s01_couplers_imp_15OSRGD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_15OSRGD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_XOWISC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_XOWISC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_ZLTC2M has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_HS4N6K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_OF7HQ2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_OF7HQ2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_OF7HQ2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_OF7HQ2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1EVCPEJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1EVCPEJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1EVCPEJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1EVCPEJ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_Q1492X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_Q1492X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_Q1492X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_Q1492X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1DJ53Q0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1DJ53Q0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1DJ53Q0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1DJ53Q0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_N7UN3W has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1GFU8IL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_NZRVUN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FDLJBY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_AXI_rid[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.945 ; gain = 136.516 ; free physical = 2219 ; free virtual = 21016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.945 ; gain = 136.516 ; free physical = 2222 ; free virtual = 21019
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp31/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp31/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp32/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp32/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp33/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp33/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/xbar'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp34/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp34/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp35/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_0'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp35/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_0'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp36/design_1_axi_dma_0_2_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp36/design_1_axi_dma_0_2_in_context.xdc] for cell 'design_1_i/axi_dma_1'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp37/design_1_axi_dma_0_2_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp37/design_1_axi_dma_0_2_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp38/design_1_axi_dma_0_3_in_context.xdc] for cell 'design_1_i/axi_dma_3'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp38/design_1_axi_dma_0_3_in_context.xdc] for cell 'design_1_i/axi_dma_3'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp39/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_1'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp39/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_1'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp40/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_2'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp40/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_2'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp41/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_3'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp41/design_1_mem_hw_0_3_in_context.xdc] for cell 'design_1_i/mem_hw_3'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp42/design_1_xlconcat_0_1_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp42/design_1_xlconcat_0_1_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp43/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/xbar'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp43/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/xbar'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp44/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/xbar'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp44/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/xbar'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp45/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/xbar'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp45/design_1_xbar_5_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/xbar'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp46/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp46/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp47/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp47/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/m00_couplers/auto_pc'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp48/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp48/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp49/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_4/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp50/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp50/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/m00_couplers/auto_pc'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp51/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp51/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp52/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp52/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_3/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp53/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp53/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/m00_couplers/auto_pc'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp54/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp54/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp55/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp55/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_2/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp56/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp56/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_1/s00_couplers/auto_pc'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp57/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp57/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp58/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp58/design_1_s01_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/s01_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp59/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp59/design_1_s00_data_fifo_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/s00_data_fifo'
Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1832.992 ; gain = 0.000 ; free physical = 1887 ; free virtual = 20720
WARNING: [Timing 38-316] Clock period '800.000' specified during out-of-context synthesis of instance 'design_1_i/mem_hw_0' at clock pin 'ap_clk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '800.000' specified during out-of-context synthesis of instance 'design_1_i/mem_hw_1' at clock pin 'ap_clk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '800.000' specified during out-of-context synthesis of instance 'design_1_i/mem_hw_2' at clock pin 'ap_clk' is different from the actual clock period '20.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '800.000' specified during out-of-context synthesis of instance 'design_1_i/mem_hw_3' at clock pin 'ap_clk' is different from the actual clock period '20.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1982 ; free virtual = 20811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1982 ; free virtual = 20811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/.Xil/Vivado-2972-alex-HP-Compaq-Elite-8300-CMT/dcp30/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_2/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_3/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_3/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_3/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_3/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_4/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_4/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_4/s01_couplers/s01_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_4/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mem_hw_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mem_hw_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mem_hw_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mem_hw_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1983 ; free virtual = 20812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1983 ; free virtual = 20811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_interconnect_3_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_3_0 has unconnected port M00_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1971 ; free virtual = 20801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1837 ; free virtual = 20678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1836 ; free virtual = 20677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1834 ; free virtual = 20676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1833 ; free virtual = 20675
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1833 ; free virtual = 20675
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1832 ; free virtual = 20674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1832 ; free virtual = 20674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1832 ; free virtual = 20674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1832 ; free virtual = 20674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_1                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_s00_data_fifo_0        |         1|
|4     |design_1_s01_data_fifo_0        |         1|
|5     |design_1_xbar_2                 |         1|
|6     |design_1_auto_pc_1              |         1|
|7     |design_1_xbar_0                 |         1|
|8     |design_1_auto_pc_2              |         1|
|9     |design_1_s00_data_fifo_1        |         1|
|10    |design_1_s01_data_fifo_1        |         1|
|11    |design_1_xbar_3                 |         1|
|12    |design_1_auto_pc_3              |         1|
|13    |design_1_s00_data_fifo_2        |         1|
|14    |design_1_s01_data_fifo_2        |         1|
|15    |design_1_xbar_4                 |         1|
|16    |design_1_auto_pc_4              |         1|
|17    |design_1_s00_data_fifo_3        |         1|
|18    |design_1_s01_data_fifo_3        |         1|
|19    |design_1_axi_dma_0_0            |         1|
|20    |design_1_axi_dma_0_1            |         1|
|21    |design_1_axi_dma_1_0            |         1|
|22    |design_1_axi_dma_2_0            |         1|
|23    |design_1_mem_hw_0_0             |         1|
|24    |design_1_mem_hw_0_1             |         1|
|25    |design_1_mem_hw_1_0             |         1|
|26    |design_1_mem_hw_1_1             |         1|
|27    |design_1_processing_system7_0_0 |         1|
|28    |design_1_rst_ps7_0_100M_0       |         1|
|29    |design_1_system_ila_0_0         |         1|
|30    |design_1_xlconcat_0_1           |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_pc_0              |     1|
|2     |design_1_auto_pc_1              |     1|
|3     |design_1_auto_pc_2              |     1|
|4     |design_1_auto_pc_3              |     1|
|5     |design_1_auto_pc_4              |     1|
|6     |design_1_axi_dma_0_0            |     1|
|7     |design_1_axi_dma_0_1            |     1|
|8     |design_1_axi_dma_1_0            |     1|
|9     |design_1_axi_dma_2_0            |     1|
|10    |design_1_mem_hw_0_0             |     1|
|11    |design_1_mem_hw_0_1             |     1|
|12    |design_1_mem_hw_1_0             |     1|
|13    |design_1_mem_hw_1_1             |     1|
|14    |design_1_processing_system7_0_0 |     1|
|15    |design_1_rst_ps7_0_100M_0       |     1|
|16    |design_1_s00_data_fifo_0        |     1|
|17    |design_1_s00_data_fifo_1        |     1|
|18    |design_1_s00_data_fifo_2        |     1|
|19    |design_1_s00_data_fifo_3        |     1|
|20    |design_1_s01_data_fifo_0        |     1|
|21    |design_1_s01_data_fifo_1        |     1|
|22    |design_1_s01_data_fifo_2        |     1|
|23    |design_1_s01_data_fifo_3        |     1|
|24    |design_1_system_ila_0_0         |     1|
|25    |design_1_xbar_0                 |     1|
|26    |design_1_xbar_1                 |     1|
|27    |design_1_xbar_2                 |     1|
|28    |design_1_xbar_3                 |     1|
|29    |design_1_xbar_4                 |     1|
|30    |design_1_xlconcat_0_1           |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  7181|
|2     |  design_1_i           |design_1                      |  7181|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |   893|
|4     |      m00_couplers     |m00_couplers_imp_1CA5Z32      |   265|
|5     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   132|
|6     |      s01_couplers     |s01_couplers_imp_1F69D31      |   142|
|7     |    axi_interconnect_1 |design_1_axi_interconnect_1_0 |  1106|
|8     |      s00_couplers     |s00_couplers_imp_HS4N6K       |   177|
|9     |    axi_interconnect_2 |design_1_axi_interconnect_0_1 |   893|
|10    |      m00_couplers     |m00_couplers_imp_ZLTC2M       |   265|
|11    |      s00_couplers     |s00_couplers_imp_XOWISC       |   132|
|12    |      s01_couplers     |s01_couplers_imp_15OSRGD      |   142|
|13    |    axi_interconnect_3 |design_1_axi_interconnect_0_2 |   893|
|14    |      m00_couplers     |m00_couplers_imp_1614QE6      |   265|
|15    |      s00_couplers     |s00_couplers_imp_ULGAU4       |   132|
|16    |      s01_couplers     |s01_couplers_imp_ZTGWFX       |   142|
|17    |    axi_interconnect_4 |design_1_axi_interconnect_3_0 |   893|
|18    |      m00_couplers     |m00_couplers_imp_1VBMHNI      |   265|
|19    |      s00_couplers     |s00_couplers_imp_37YZ6K       |   132|
|20    |      s01_couplers     |s01_couplers_imp_1RHHKL9      |   142|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1832 ; free virtual = 20674
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1833.992 ; gain = 136.516 ; free physical = 1889 ; free virtual = 20731
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1833.992 ; gain = 509.562 ; free physical = 1896 ; free virtual = 20738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 1833.992 ; gain = 528.676 ; free physical = 1867 ; free virtual = 20709
INFO: [Common 17-1381] The checkpoint '/home/juju/mem_test_rw_seperate/mem_test_rw_seperate.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1833.992 ; gain = 0.000 ; free physical = 1866 ; free virtual = 20708
INFO: [Common 17-206] Exiting Vivado at Tue May 29 16:01:40 2018...
