/** ==================================================================
 *  @file   gpmc_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   GPMC
 *
 *  @Filename:    gpmc_cred.h
 *
 *  @Description: GPMC IP block 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __GPMC_CRED_H
#define __GPMC_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance GPMC of component GPMC mapped in MONICA at address 0x50000000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component GPMC
     *
     */

    /* 
     *  List of bundle arrays for component GPMC
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT                              0x240ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT__ELSIZE
 *
 * @BRIEF        GPMC_BCH_RESULT bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT__ELSIZE                      0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT__NELEMS
 *
 * @BRIEF        GPMC_BCH_RESULT bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT__NELEMS                      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_EXTENSION
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_EXTENSION                    0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_EXTENSION__ELSIZE
 *
 * @BRIEF        GPMC_BCH_RESULT_EXTENSION bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_EXTENSION__ELSIZE            0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_EXTENSION__NELEMS
 *
 * @BRIEF        GPMC_BCH_RESULT_EXTENSION bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_EXTENSION__NELEMS            8

    /* 
     *  List of bundles for component GPMC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_0__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_0 offset in bundle GPMC_BCH_RESULT 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_0__OFFSET                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_1__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_1 offset in bundle GPMC_BCH_RESULT 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_1__OFFSET                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_2__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_2 offset in bundle GPMC_BCH_RESULT 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_2__OFFSET                    0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_3__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_3 offset in bundle GPMC_BCH_RESULT 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_3__OFFSET                    0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_4__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_4 offset in bundle GPMC_BCH_RESULT_EXTENSION 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_4__OFFSET                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_5__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_5 offset in bundle GPMC_BCH_RESULT_EXTENSION 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_5__OFFSET                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_6__OFFSET
 *
 * @BRIEF        Register GPMC_BCH_RESULT_6 offset in bundle GPMC_BCH_RESULT_EXTENSION 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_6__OFFSET                    0x8ul

    /* 
     * List of registers for component GPMC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_REVISION
 *
 * @BRIEF        This register contains the IP revision code  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_REVISION                                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG
 *
 * @BRIEF        This register controls the various parameters of the OCP 
 *               interface  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG                               0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSSTATUS
 *
 * @BRIEF        This register provides status information about the module, 
 *               excluding the interrupt status information   
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSSTATUS                               0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS
 *
 * @BRIEF        This interrupt status register regroups all the status of 
 *               the module internal events that can generate an interrupt.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS                               0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE
 *
 * @BRIEF        The interrupt enable register allows to mask/unmask the 
 *               module internal sources of interrupt, on a event-by-event 
 *               basis.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE                               0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TIMEOUT_CONTROL
 *
 * @BRIEF        The GPMC_TIMEOUT_CONTROL register allows the user to set the 
 *               start value of the timeout counter   
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TIMEOUT_CONTROL                         0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_ADDRESS
 *
 * @BRIEF        The GPMC_ERR_ADDRESS register stores the address of the 
 *               illegal access when an error occurs  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_ADDRESS                             0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE
 *
 * @BRIEF        The GPMC_ERR_TYPE register stores the type of error when an 
 *               error occurs  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE                                0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG
 *
 * @BRIEF        The  configuration register allows global configuration of 
 *               the GPMC  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG                                  0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS
 *
 * @BRIEF        The  status register provides global status bits of the GPMC 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS                                  0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0
 *
 * @BRIEF        The  configuration 1 register sets signal control parameters 
 *               per chip select  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0                               0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0                               0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0                               0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0                               0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_0
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_0                               0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0                               0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_0
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_0                               0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_0
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_0                          0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_0
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_0                          0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_0
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_0                             0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1                               0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1                               0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1                               0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1                               0x9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_1
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_1                               0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1                               0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_1
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_1                               0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_1
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_1                          0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_1
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_1                          0xB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_1
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_1                             0xB4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2                               0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2                               0xC4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2                               0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2                               0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_2
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_2                               0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2                               0xD4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_2
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_2                               0xD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_2
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_2                          0xDCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_2
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_2                          0xE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_2
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_2                             0xE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3                               0xF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3                               0xF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3                               0xF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3                               0xFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_3
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_3                               0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3                               0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_3
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_3                               0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_3
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_3                          0x10Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_3
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_3                          0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_3
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_3                             0x114ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4                               0x120ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4                               0x124ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4                               0x128ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4                               0x12Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_4
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_4                               0x130ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4                               0x134ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_4
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_4                               0x138ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_4
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_4                          0x13Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_4
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_4                          0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_4
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_4                             0x144ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5                               0x150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5                               0x154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5                               0x158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5                               0x15Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_5
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_5                               0x160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5                               0x164ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_5
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_5                               0x168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_5
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_5                          0x16Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_5
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_5                          0x170ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_5
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_5                             0x174ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6                               0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6                               0x184ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6                               0x188ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6                               0x18Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_6
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_6                               0x190ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6                               0x194ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_6
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_6                               0x198ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_6
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_6                          0x19Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_6
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_6                          0x1A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_6
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_6                             0x1A4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7
 *
 * @BRIEF          
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7                               0x1B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7
 *
 * @BRIEF        Chip-select signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7                               0x1B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7
 *
 * @BRIEF        ADV# signal timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7                               0x1B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7
 *
 * @BRIEF        WE# and OE# signals timing parameter configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7                               0x1BCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_7
 *
 * @BRIEF        RdAccessTime and CycleTime timing parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_7                               0x1C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7
 *
 * @BRIEF        WrAccessTime, WrDataOnADmuxBus, Cycle2Cycle and 
 *               BusTurnAround parameters configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7                               0x1C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_7
 *
 * @BRIEF        Chip-select address mapping configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_7                               0x1C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_7
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_7                          0x1CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_7
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_7                          0x1D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_7
 *
 * @BRIEF        This Register is not a true register, just a address 
 *               location.  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_7                             0x1D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1
 *
 * @BRIEF        Prefetch engine configuration 1  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1                        0x1E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG2
 *
 * @BRIEF        Prefetch engine configuration 2  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG2                        0x1E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONTROL
 *
 * @BRIEF        Prefetch engine control  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONTROL                        0x1ECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_STATUS
 *
 * @BRIEF        Prefetch engine status  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_STATUS                         0x1F0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG
 *
 * @BRIEF        ECC configuration  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG                              0x1F4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL
 *
 * @BRIEF        ECC control  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL                             0x1F8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG
 *
 * @BRIEF        ECC size  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG                         0x1FCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT                             0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT                             0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT                             0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT                             0x20Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT                             0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT                             0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT                             0x218ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT                             0x21Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT
 *
 * @BRIEF        ECC result register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT                             0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TESTMODE_CTRL
 *
 * @BRIEF        TestMode Control Register  
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TESTMODE_CTRL                           0x230ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_0
 *
 * @BRIEF        BCH ECC result, bits 0 to 31 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_0                            0x240ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_1
 *
 * @BRIEF        BCH ECC result, bits 32 to 63 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_1                            0x244ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_2
 *
 * @BRIEF        BCH ECC result, bits 64 to 95 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_2                            0x248ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_3
 *
 * @BRIEF        BCH ECC result, bits 96 to 127 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_3                            0x24Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_SWDATA
 *
 * @BRIEF        This register is used to directly pass data to the BCH ECC 
 *               calculator without accessing the actual NAND flash 
 *               interface. 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_SWDATA                              0x2D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_4
 *
 * @BRIEF        BCH ECC result, bits 128 to 159 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_4                            0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_5
 *
 * @BRIEF        BCH ECC result, bits 160 to 191 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_5                            0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_6
 *
 * @BRIEF        BCH ECC result, bits 192 to 207 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_6                            0x308ul

    /* 
     * List of register bitfields for component GPMC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_REVISION__REV   
 *
 * @BRIEF        IP revision 
 *               [7:4] 
 *               Major revision 
 *               [3:0] 
 *               Minor revision 
 *               Examples: 0x10 for 1.0, 0x21 for 2.1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_REVISION__REV                      BITFIELD(7, 0)
#define GPMC__GPMC_REVISION__REV__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__IDLEMODE                BITFIELD(4, 3)
#define GPMC__GPMC_SYSCONFIG__IDLEMODE__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset (Set 1 to this bit triggers a module reset. 
 *               This bit is automatically reset by hardware. During reads, 
 *               it always returns 0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__SOFTRESET               BITFIELD(1, 1)
#define GPMC__GPMC_SYSCONFIG__SOFTRESET__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__AUTOIDLE   
 *
 * @BRIEF        Internal OCP clock gating strategy - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__AUTOIDLE                BITFIELD(0, 0)
#define GPMC__GPMC_SYSCONFIG__AUTOIDLE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSSTATUS__RESETDONE   
 *
 * @BRIEF        Internal reset monitoring - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSSTATUS__RESETDONE               BITFIELD(0, 0)
#define GPMC__GPMC_SYSSTATUS__RESETDONE__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS   
 *
 * @BRIEF        Status of the Wait3 Edge Detection interrupt  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS BITFIELD(11, 11)
#define GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS   
 *
 * @BRIEF        Status of the Wait2 Edge Detection interrupt  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS BITFIELD(10, 10)
#define GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS   
 *
 * @BRIEF        Status of the Wait1 Edge Detection interrupt  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS BITFIELD(9, 9)
#define GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS   
 *
 * @BRIEF        Status of the Wait0 Edge Detection interrupt  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS BITFIELD(8, 8)
#define GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS   
 *
 * @BRIEF        Status of the TerminalCountEvent interrupt  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS     BITFIELD(1, 1)
#define GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS   
 *
 * @BRIEF        Status of the FIFOEvent interrupt  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS         BITFIELD(0, 0)
#define GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE   
 *
 * @BRIEF        Enables the Wait3 Edge Detection interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE BITFIELD(11, 11)
#define GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE   
 *
 * @BRIEF        Enables the Wait2 Edge Detection interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE BITFIELD(10, 10)
#define GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE   
 *
 * @BRIEF        Enables the Wait1 Edge Detection interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE BITFIELD(9, 9)
#define GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE   
 *
 * @BRIEF        Enables the Wait0 Edge Detection interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE BITFIELD(8, 8)
#define GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE   
 *
 * @BRIEF        Enables TerminalCountEvent interrupt issuing in pre-fetch or 
 *               write posting mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE BITFIELD(1, 1)
#define GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE   
 *
 * @BRIEF        Enables the FIFOEvent interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE         BITFIELD(0, 0)
#define GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTSTARTVALUE   
 *
 * @BRIEF        Start value of the time-out counter (0x000 corresponds to 0 
 *               GPMC.FCLK cycle, 0x001 corresponds to 1 GmpcClk cycle,  &, 
 *               0x1FF corresponds to 511  GPMC.FCLK cyles.) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTSTARTVALUE BITFIELD(12, 4)
#define GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTSTARTVALUE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE   
 *
 * @BRIEF        Enable bit of the TimeOut feature - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE     BITFIELD(0, 0)
#define GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_ADDRESS__ILLEGALADD   
 *
 * @BRIEF        Address of illegal access : A30(0 for memory region, 1 for 
 *               GPMC register region) and A29-A0(1 GBytes maximum) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_ADDRESS__ILLEGALADD            BITFIELD(30, 0)
#define GPMC__GPMC_ERR_ADDRESS__ILLEGALADD__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ILLEGALMCMD   
 *
 * @BRIEF        System Command of the transaction that caused the error - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ILLEGALMCMD              BITFIELD(10, 8)
#define GPMC__GPMC_ERR_TYPE__ILLEGALMCMD__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD   
 *
 * @BRIEF        Not supported Address error - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD          BITFIELD(4, 4)
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD   
 *
 * @BRIEF        Not supported Command error - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD         BITFIELD(3, 3)
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD__POS    3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT   
 *
 * @BRIEF        Time-out error - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT             BITFIELD(2, 2)
#define GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT__POS        2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORVALID   
 *
 * @BRIEF        Error validity status - Must be explicitely cleared with a 
 *               write 1 transaction - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORVALID               BITFIELD(0, 0)
#define GPMC__GPMC_ERR_TYPE__ERRORVALID__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT3PINPOLARITY   
 *
 * @BRIEF        Selects the polarity of input pin WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT3PINPOLARITY           BITFIELD(11, 11)
#define GPMC__GPMC_CONFIG__WAIT3PINPOLARITY__POS      11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT2PINPOLARITY   
 *
 * @BRIEF        Selects the polarity of input pin WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT2PINPOLARITY           BITFIELD(10, 10)
#define GPMC__GPMC_CONFIG__WAIT2PINPOLARITY__POS      10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT1PINPOLARITY   
 *
 * @BRIEF        Selects the polarity of input pin WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT1PINPOLARITY           BITFIELD(9, 9)
#define GPMC__GPMC_CONFIG__WAIT1PINPOLARITY__POS      9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT0PINPOLARITY   
 *
 * @BRIEF        Selects the polarity of input pin WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT0PINPOLARITY           BITFIELD(8, 8)
#define GPMC__GPMC_CONFIG__WAIT0PINPOLARITY__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WRITEPROTECT   
 *
 * @BRIEF        Controls the WP output pin level - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WRITEPROTECT               BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG__WRITEPROTECT__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__LIMITEDADDRESS   
 *
 * @BRIEF        Limited Address device support - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__LIMITEDADDRESS             BITFIELD(1, 1)
#define GPMC__GPMC_CONFIG__LIMITEDADDRESS__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE   
 *
 * @BRIEF        Enables the Force Posted Write feature to NAND Cmd/Add/Data 
 *               location - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE       BITFIELD(0, 0)
#define GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT3STATUS   
 *
 * @BRIEF        Is a copy of input pin WAIT3. (Reset value is WAIT3 input 
 *               pin sampled at IC reset) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT3STATUS                BITFIELD(11, 11)
#define GPMC__GPMC_STATUS__WAIT3STATUS__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT2STATUS   
 *
 * @BRIEF        Is a copy of input pin WAIT2. (Reset value is WAIT2 input 
 *               pin sampled at IC reset) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT2STATUS                BITFIELD(10, 10)
#define GPMC__GPMC_STATUS__WAIT2STATUS__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT1STATUS   
 *
 * @BRIEF        Is a copy of input pin WAIT1. (Reset value is WAIT1 input 
 *               pin sampled at IC reset) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT1STATUS                BITFIELD(9, 9)
#define GPMC__GPMC_STATUS__WAIT1STATUS__POS           9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT0STATUS   
 *
 * @BRIEF        Is a copy of input pin WAIT0. (Reset value is WAIT0 input 
 *               pin sampled at IC reset) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT0STATUS                BITFIELD(8, 8)
#define GPMC__GPMC_STATUS__WAIT0STATUS__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS   
 *
 * @BRIEF        Stores the empty status of the write buffer - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS     BITFIELD(0, 0)
#define GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_0__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_0__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_0__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_0__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_0__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_0__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_0__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_0__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_0__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_0__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_0__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_0__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_0__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_0__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_0__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_0__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_0__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_0__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_0__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_0__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_0__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_0__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_0__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_0__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_0__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_0__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_0__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_0__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_0__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_0__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_0__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_0__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_0__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_0__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_0__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_0__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_0__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_0__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_0__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_0__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_0__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_0__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_0__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_0__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_0__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_0__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_0__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_0__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_0__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_0__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_0__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_0__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_0__GPMC_NAND_COMMAND_0   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_0__GPMC_NAND_COMMAND_0 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_0__GPMC_NAND_COMMAND_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_0__GPMC_NAND_ADDRESS_0   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_0__GPMC_NAND_ADDRESS_0 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_0__GPMC_NAND_ADDRESS_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_0__GPMC_NAND_DATA_0   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_0__GPMC_NAND_DATA_0      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_0__GPMC_NAND_DATA_0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_1__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_1__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_1__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_1__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_1__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_1__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_1__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_1__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_1__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_1__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_1__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_1__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_1__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_1__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_1__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_1__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_1__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_1__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_1__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_1__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_1__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_1__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_1__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_1__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_1__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_1__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_1__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_1__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_1__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_1__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_1__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_1__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_1__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_1__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_1__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_1__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_1__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_1__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_1__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_1__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_1__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_1__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_1__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_1__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_1__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_1__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_1__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_1__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_1__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_1__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_1__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_1__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_1__GPMC_NAND_COMMAND_1   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_1__GPMC_NAND_COMMAND_1 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_1__GPMC_NAND_COMMAND_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_1__GPMC_NAND_ADDRESS_1   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_1__GPMC_NAND_ADDRESS_1 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_1__GPMC_NAND_ADDRESS_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_1__GPMC_NAND_DATA_1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_1__GPMC_NAND_DATA_1      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_1__GPMC_NAND_DATA_1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_2__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_2__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_2__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_2__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_2__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_2__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_2__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_2__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_2__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_2__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_2__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_2__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_2__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_2__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_2__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_2__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_2__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_2__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_2__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_2__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_2__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_2__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_2__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_2__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_2__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_2__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_2__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_2__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_2__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_2__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_2__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_2__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_2__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_2__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_2__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_2__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_2__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_2__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_2__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_2__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_2__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_2__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_2__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_2__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_2__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_2__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_2__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_2__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_2__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_2__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_2__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_2__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_2__GPMC_NAND_COMMAND_2   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_2__GPMC_NAND_COMMAND_2 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_2__GPMC_NAND_COMMAND_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_2__GPMC_NAND_ADDRESS_2   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_2__GPMC_NAND_ADDRESS_2 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_2__GPMC_NAND_ADDRESS_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_2__GPMC_NAND_DATA_2   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_2__GPMC_NAND_DATA_2      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_2__GPMC_NAND_DATA_2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_3__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_3__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_3__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_3__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_3__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_3__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_3__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_3__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_3__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_3__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_3__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_3__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_3__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_3__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_3__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_3__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_3__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_3__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_3__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_3__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_3__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_3__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_3__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_3__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_3__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_3__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_3__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_3__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_3__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_3__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_3__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_3__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_3__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_3__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_3__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_3__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_3__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_3__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_3__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_3__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_3__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_3__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_3__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_3__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_3__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_3__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_3__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_3__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_3__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_3__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_3__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_3__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_3__GPMC_NAND_COMMAND_3   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_3__GPMC_NAND_COMMAND_3 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_3__GPMC_NAND_COMMAND_3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_3__GPMC_NAND_ADDRESS_3   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_3__GPMC_NAND_ADDRESS_3 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_3__GPMC_NAND_ADDRESS_3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_3__GPMC_NAND_DATA_3   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_3__GPMC_NAND_DATA_3      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_3__GPMC_NAND_DATA_3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_4__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_4__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_4__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_4__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_4__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_4__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_4__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_4__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_4__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_4__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_4__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_4__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_4__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_4__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_4__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_4__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_4__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_4__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_4__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_4__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_4__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_4__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_4__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_4__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_4__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_4__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_4__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_4__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_4__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_4__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_4__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_4__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_4__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_4__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_4__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_4__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_4__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_4__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_4__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_4__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_4__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_4__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_4__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_4__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_4__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_4__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_4__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_4__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_4__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_4__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_4__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_4__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_4__GPMC_NAND_COMMAND_4   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_4__GPMC_NAND_COMMAND_4 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_4__GPMC_NAND_COMMAND_4__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_4__GPMC_NAND_ADDRESS_4   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_4__GPMC_NAND_ADDRESS_4 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_4__GPMC_NAND_ADDRESS_4__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_4__GPMC_NAND_DATA_4   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_4__GPMC_NAND_DATA_4      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_4__GPMC_NAND_DATA_4__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_5__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_5__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_5__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_5__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_5__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_5__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_5__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_5__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_5__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_5__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_5__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_5__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_5__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_5__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_5__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_5__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_5__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_5__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_5__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_5__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_5__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_5__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_5__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_5__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_5__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_5__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_5__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_5__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_5__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_5__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_5__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_5__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_5__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_5__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_5__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_5__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_5__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_5__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_5__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_5__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_5__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_5__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_5__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_5__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_5__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_5__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_5__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_5__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_5__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_5__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_5__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_5__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_5__GPMC_NAND_COMMAND_5   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_5__GPMC_NAND_COMMAND_5 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_5__GPMC_NAND_COMMAND_5__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_5__GPMC_NAND_ADDRESS_5   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_5__GPMC_NAND_ADDRESS_5 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_5__GPMC_NAND_ADDRESS_5__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_5__GPMC_NAND_DATA_5   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_5__GPMC_NAND_DATA_5      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_5__GPMC_NAND_DATA_5__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_6__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_6__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_6__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_6__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_6__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_6__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_6__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_6__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_6__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_6__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_6__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_6__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_6__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_6__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_6__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_6__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_6__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_6__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_6__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_6__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_6__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_6__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_6__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_6__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_6__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_6__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_6__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_6__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_6__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_6__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_6__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_6__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_6__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_6__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_6__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_6__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_6__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_6__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_6__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_6__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_6__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_6__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_6__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_6__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_6__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_6__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_6__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_6__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_6__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_6__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_6__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_6__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_6__GPMC_NAND_COMMAND_6   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_6__GPMC_NAND_COMMAND_6 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_6__GPMC_NAND_COMMAND_6__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_6__GPMC_NAND_ADDRESS_6   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_6__GPMC_NAND_ADDRESS_6 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_6__GPMC_NAND_ADDRESS_6__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_6__GPMC_NAND_DATA_6   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_6__GPMC_NAND_DATA_6      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_6__GPMC_NAND_DATA_6__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRAPBURST   
 *
 * @BRIEF        Enables the wrapping burst capability. Must be set if the 
 *               attached device is configured in wrapping burst - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRAPBURST               BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG1_7__WRAPBURST__POS          31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__READMULTIPLE   
 *
 * @BRIEF        Selects the read single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__READMULTIPLE            BITFIELD(30, 30)
#define GPMC__GPMC_CONFIG1_7__READMULTIPLE__POS       30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__READTYPE   
 *
 * @BRIEF        Selects the read mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__READTYPE                BITFIELD(29, 29)
#define GPMC__GPMC_CONFIG1_7__READTYPE__POS           29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE   
 *
 * @BRIEF        Selects the write single or multiple access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE           BITFIELD(28, 28)
#define GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRITETYPE   
 *
 * @BRIEF        Selects the write mode operation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRITETYPE               BITFIELD(27, 27)
#define GPMC__GPMC_CONFIG1_7__WRITETYPE__POS          27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME   
 *
 * @BRIEF        Output GPMC.CLK activation time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME       BITFIELD(26, 25)
#define GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH   
 *
 * @BRIEF        Specifies the attached device page (burst) length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH BITFIELD(24, 23)
#define GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITREADMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Read accesses 
 *               (Reset value is BOOTWAITEN input pin sampled at IC reset) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITREADMONITORING      BITFIELD(22, 22)
#define GPMC__GPMC_CONFIG1_7__WAITREADMONITORING__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING   
 *
 * @BRIEF        Selects the Wait monitoring configuration for Write accesses 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING     BITFIELD(21, 21)
#define GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME   
 *
 * @BRIEF        Selects input pin Wait monitoring time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME      BITFIELD(19, 18)
#define GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITPINSELECT   
 *
 * @BRIEF        Selects the input WAIT pin for this chip select (Reset value 
 *               is BOOTWAITSELECT input pin sampled at IC reset for CS0 and 
 *               0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITPINSELECT           BITFIELD(17, 16)
#define GPMC__GPMC_CONFIG1_7__WAITPINSELECT__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICESIZE   
 *
 * @BRIEF        Selects the device size attached (Reset value is 
 *               BOOTDEVICESIZE input pin sampled at IC reset for CS0 and 01 
 *               for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICESIZE              BITFIELD(13, 12)
#define GPMC__GPMC_CONFIG1_7__DEVICESIZE__POS         12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICETYPE   
 *
 * @BRIEF        Selects the attached device type - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICETYPE              BITFIELD(11, 10)
#define GPMC__GPMC_CONFIG1_7__DEVICETYPE__POS         10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__MUXADDDATA   
 *
 * @BRIEF        Enables the Address and data multiplexed protocol   (Reset 
 *               value is CS0MUXDEVICE input pin sampled at IC reset for CS0 
 *               and 0 for CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__MUXADDDATA              BITFIELD(9, 8)
#define GPMC__GPMC_CONFIG1_7__MUXADDDATA__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY   
 *
 * @BRIEF        Signals timing latencies scalar factor (Rd/WRCycleTime, 
 *               AccessTime, PageBurstAccessTime, CSOnTime, CSRd/WrOffTime, 
 *               ADVOnTime, ADVRd/WrOffTime, OEOnTime, OEOffTime, WEOnTime, 
 *               WEOffTime, Cycle2CycleDelay, BusTurnAround, 
 *               TimeOutStartValue) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY     BITFIELD(4, 4)
#define GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER   
 *
 * @BRIEF        Divides the GPMC.FCLK clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER         BITFIELD(1, 0)
#define GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7__CSWROFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7__CSWROFFTIME             BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG2_7__CSWROFFTIME__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7__CSRDOFFTIME   
 *
 * @BRIEF        CS# de-assertion time from start cycle time for read 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7__CSRDOFFTIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG2_7__CSRDOFFTIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7__CSEXTRADELAY   
 *
 * @BRIEF        CS# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7__CSEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG2_7__CSEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7__CSONTIME   
 *
 * @BRIEF        CS# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7__CSONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG2_7__CSONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVAADMUXWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVAADMUXWROFFTIME      BITFIELD(30, 28)
#define GPMC__GPMC_CONFIG3_7__ADVAADMUXWROFFTIME__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVAADMUXRDOFFTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVAADMUXRDOFFTIME      BITFIELD(26, 24)
#define GPMC__GPMC_CONFIG3_7__ADVAADMUXRDOFFTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVWROFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for write 
 *               accesses (0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVWROFFTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG3_7__ADVWROFFTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVRDOFFTIME   
 *
 * @BRIEF        ADV# de-assertion time from start cycle time for read 
 *               accesses(0x00 corresponds to 0 GPMC.FCLK cycle, 0x01 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x1F corresponds to 31 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVRDOFFTIME            BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG3_7__ADVRDOFFTIME__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY   
 *
 * @BRIEF        ADV# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY           BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVAADMUXONTIME   
 *
 * @BRIEF        ADV# assertion for first address phase when using the 
 *               AAD-Mux protocol - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVAADMUXONTIME         BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG3_7__ADVAADMUXONTIME__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVONTIME   
 *
 * @BRIEF        ADV# assertion time from start cycle time (0x0 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  
 *               &, 0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVONTIME               BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG3_7__ADVONTIME__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__WEOFFTIME   
 *
 * @BRIEF        WE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__WEOFFTIME               BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG4_7__WEOFFTIME__POS          24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__WEEXTRADELAY   
 *
 * @BRIEF        WE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__WEEXTRADELAY            BITFIELD(23, 23)
#define GPMC__GPMC_CONFIG4_7__WEEXTRADELAY__POS       23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__WEONTIME   
 *
 * @BRIEF        WE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__WEONTIME                BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG4_7__WEONTIME__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEAADMUXOFFTIME   
 *
 * @BRIEF        OE# de-assertion time for the first address phase in an 
 *               AAD-Mux access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEAADMUXOFFTIME         BITFIELD(15, 13)
#define GPMC__GPMC_CONFIG4_7__OEAADMUXOFFTIME__POS    13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEOFFTIME   
 *
 * @BRIEF        OE# de-assertion time from start cycle time (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEOFFTIME               BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG4_7__OEOFFTIME__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEEXTRADELAY   
 *
 * @BRIEF        OE# Add Extra Half GPMC.FCLK cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEEXTRADELAY            BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG4_7__OEEXTRADELAY__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEAADMUXONTIME   
 *
 * @BRIEF        OE# assertion time for the first address phase in an AAD-Mux 
 *               access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEAADMUXONTIME          BITFIELD(6, 4)
#define GPMC__GPMC_CONFIG4_7__OEAADMUXONTIME__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEONTIME   
 *
 * @BRIEF        OE# assertion time from start cycle time (0x0 corresponds to 
 *               0 GPMC.FCLK cycle, 0x1 corresponds to 1 GPMC.FCLK cycle,  &, 
 *               0xF corresponds to 15 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEONTIME                BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG4_7__OEONTIME__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_7__PAGEBURSTACCESSTIME   
 *
 * @BRIEF        Delay between successive words in a multiple access (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_7__PAGEBURSTACCESSTIME     BITFIELD(27, 24)
#define GPMC__GPMC_CONFIG5_7__PAGEBURSTACCESSTIME__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_7__RDACCESSTIME   
 *
 * @BRIEF        Delay between start cycle time and first data valid  (0x00 
 *               corresponds to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0x1F corresponds to 31 GPMC.FCLK 
 *               cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_7__RDACCESSTIME            BITFIELD(20, 16)
#define GPMC__GPMC_CONFIG5_7__RDACCESSTIME__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_7__WRCYCLETIME   
 *
 * @BRIEF        Total write cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_7__WRCYCLETIME             BITFIELD(12, 8)
#define GPMC__GPMC_CONFIG5_7__WRCYCLETIME__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG5_7__RDCYCLETIME   
 *
 * @BRIEF        Total read cycle time (0x00 corresponds to 0 GPMC.FCLK 
 *               cycle, 0x01 corresponds to 1 GPMC.FCLK cycle,  &, 0x1F 
 *               corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG5_7__RDCYCLETIME             BITFIELD(4, 0)
#define GPMC__GPMC_CONFIG5_7__RDCYCLETIME__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__RESERVED   
 *
 * @BRIEF        TI Internal use - Do not modify - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__RESERVED                BITFIELD(31, 31)
#define GPMC__GPMC_CONFIG6_7__RESERVED__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__WRACCESSTIME   
 *
 * @BRIEF        Delay from StartAccessTime to the GPMC.FCLK rising edge 
 *               corresponding the the GPMC.CLK rising edge used by the 
 *               attached memory for the first data capture (0x00 corresponds 
 *               to 0 GPMC.FCLK cycle, 0x01 corresponds to 1 GPMC.FCLK cycle, 
 *                &, 0x1F corresponds to 31 GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__WRACCESSTIME            BITFIELD(28, 24)
#define GPMC__GPMC_CONFIG6_7__WRACCESSTIME__POS       24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__WRDATAONADMUXBUS   
 *
 * @BRIEF        Specifies on which GPMC.FCLK rising edge the first data of 
 *               the synchronous burst write is driven in the add/data mux 
 *               bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__WRDATAONADMUXBUS        BITFIELD(19, 16)
#define GPMC__GPMC_CONFIG6_7__WRDATAONADMUXBUS__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDELAY   
 *
 * @BRIEF        Chip select high pulse delay between two successive accesses 
 *               (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDELAY        BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDELAY__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to the 
 *               same chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN     BITFIELD(7, 7)
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN   
 *
 * @BRIEF        Add Cycle2CycleDelay between two successive accesses to a 
 *               different chip-select (any access type) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN     BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__BUSTURNAROUND   
 *
 * @BRIEF        Bus turn around latency between two successive accesses to 
 *               the same chip-select (rd to wr) or to a different 
 *               chip-select (read to read and read to write) (0x0 
 *               corresponds to 0 GPMC.FCLK cycle, 0x1 corresponds to 1 
 *               GPMC.FCLK cycle,  &, 0xF corresponds to 15 GPMC.FCLK cycles) 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__BUSTURNAROUND           BITFIELD(3, 0)
#define GPMC__GPMC_CONFIG6_7__BUSTURNAROUND__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_7__MASKADDRESS   
 *
 * @BRIEF        Chip-select mask address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_7__MASKADDRESS             BITFIELD(11, 8)
#define GPMC__GPMC_CONFIG7_7__MASKADDRESS__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_7__CSVALID   
 *
 * @BRIEF        Chip-select enable (reset value is 1 for CS0 and 0 for 
 *               CS1-7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_7__CSVALID                 BITFIELD(6, 6)
#define GPMC__GPMC_CONFIG7_7__CSVALID__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_7__BASEADDRESS   
 *
 * @BRIEF        Chip-select base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_7__BASEADDRESS             BITFIELD(5, 0)
#define GPMC__GPMC_CONFIG7_7__BASEADDRESS__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_COMMAND_7__GPMC_NAND_COMMAND_7   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_COMMAND_7__GPMC_NAND_COMMAND_7 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_COMMAND_7__GPMC_NAND_COMMAND_7__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_ADDRESS_7__GPMC_NAND_ADDRESS_7   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_ADDRESS_7__GPMC_NAND_ADDRESS_7 BITFIELD(31, 0)
#define GPMC__GPMC_NAND_ADDRESS_7__GPMC_NAND_ADDRESS_7__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_NAND_DATA_7__GPMC_NAND_DATA_7   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_NAND_DATA_7__GPMC_NAND_DATA_7      BITFIELD(31, 0)
#define GPMC__GPMC_NAND_DATA_7__GPMC_NAND_DATA_7__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__CYCLEOPTIMIZATION   
 *
 * @BRIEF        Define the number of GPMC.FCLK cycles to be substracted from 
 *               RdCycleTime, WrCycleTime,  AccessTime, CSRdOffTime, 
 *               CSWrOffTime, ADVRdOffTime, ADVWrOffTime, OEOffTime, 
 *               WEOffTime (0x0 corresponds to 0 GPMC.FCLK cycle, 0x1 
 *               corresponds to 1 GPMC.FCLK cycle,  &, 0x7 corresponds to 7 
 *               GPMC.FCLK cycles) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__CYCLEOPTIMIZATION BITFIELD(30, 28)
#define GPMC__GPMC_PREFETCH_CONFIG1__CYCLEOPTIMIZATION__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS   
 *
 * @BRIEF        Enables access cycle optimization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS BITFIELD(27, 27)
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENGINECSSELECTOR   
 *
 * @BRIEF        Selects the CS where Prefetch Postwrite engine is active 
 *               (0x0 corresponds toCS0, 0x1 corresponds to CS1,  &, 0x7 
 *               corresponds to CS7) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENGINECSSELECTOR BITFIELD(26, 24)
#define GPMC__GPMC_PREFETCH_CONFIG1__ENGINECSSELECTOR__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN   
 *
 * @BRIEF        Enables the PFPW RoundRobin arbitration - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN BITFIELD(23, 23)
#define GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__PFPWWEIGHTEDPRIO   
 *
 * @BRIEF        When an arbitration occurs between a direct memory access 
 *               and a PFPW engine access, the direct memory access is always 
 *               serviced. If the PFPWEnRoundRobin is enabled, 0x0 means : 
 *               the next access is granted to the PFPW engine, 0x1 means : 
 *               the two next accesses are granted to the PFPW engine, ..., 
 *               0xF means : the 16 next accesses are granted to the PFPW 
 *               engine. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__PFPWWEIGHTEDPRIO BITFIELD(19, 16)
#define GPMC__GPMC_PREFETCH_CONFIG1__PFPWWEIGHTEDPRIO__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__FIFOTHRESHOLD   
 *
 * @BRIEF        Selects the maximum number of bytes read from the FIFO or 
 *               written to the FIFO by the host on a DMA or interrupt 
 *               request (0x00 corresponds to 0 byte, 0x01 corresponds to 1 
 *               byte,  &, 0x40 corresponds to 64 bytes) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__FIFOTHRESHOLD    BITFIELD(14, 8)
#define GPMC__GPMC_PREFETCH_CONFIG1__FIFOTHRESHOLD__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE   
 *
 * @BRIEF        Enables the Prefetch Postwite engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE     BITFIELD(7, 7)
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR   
 *
 * @BRIEF        Select which wait pin edge detector should start the engine 
 *               in synchronized mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR  BITFIELD(5, 4)
#define GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE   
 *
 * @BRIEF        Selects when the engine starts the access to CS - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE      BITFIELD(3, 3)
#define GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE   
 *
 * @BRIEF        Selects interrupt synchronization or DMA request 
 *               synchronization - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE          BITFIELD(2, 2)
#define GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE   
 *
 * @BRIEF        Selects pre-fetch read or write posting accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE       BITFIELD(0, 0)
#define GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG2__TRANSFERCOUNT   
 *
 * @BRIEF        Selects the number of bytes to be read or written by the 
 *               engine to the selected CS  (0x0000 corresponds to 0 byte, 
 *               0x0001 corresponds to 1 byte,  &, 0x2000 corresponds to 8 
 *               Kbytes) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG2__TRANSFERCOUNT    BITFIELD(13, 0)
#define GPMC__GPMC_PREFETCH_CONFIG2__TRANSFERCOUNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE   
 *
 * @BRIEF        Resets the FIFO pointer and starts the engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE      BITFIELD(0, 0)
#define GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_STATUS__FIFOPOINTER   
 *
 * @BRIEF        Number of available bytes to be read or number of free empty 
 *               byte places to be written (0x00 corresponds to 0 byte 
 *               available to be read or 0 free empty place to be written,  
 *               &, 0x40 corresponds to 64 bytes available to be read or 64 
 *               empty places to be written) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_STATUS__FIFOPOINTER       BITFIELD(30, 24)
#define GPMC__GPMC_PREFETCH_STATUS__FIFOPOINTER__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS   
 *
 * @BRIEF        Set when FIFOPointer exceeds FIFOThreshold value - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS BITFIELD(16, 16)
#define GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_STATUS__COUNTVALUE   
 *
 * @BRIEF        Number of remaining bytes to be read or to be written by the 
 *               engine according to the TransferCount value (0x0000 
 *               corresponds to 0 byte remaining to be read or to be written, 
 *               0x0001 corresponds to 1 byte remaining to be read or to be 
 *               written,  &, 0x2000 corresponds to 8 Kbytes remaining to be 
 *               read or to be written) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_STATUS__COUNTVALUE        BITFIELD(13, 0)
#define GPMC__GPMC_PREFETCH_STATUS__COUNTVALUE__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCALGORITHM   
 *
 * @BRIEF        ECC algorithm used 
 *               0x0: Hamming code 
 *               0x1: BCH code - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCALGORITHM           BITFIELD(16, 16)
#define GPMC__GPMC_ECC_CONFIG__ECCALGORITHM__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCBCHTSEL   
 *
 * @BRIEF        Error correction capability used for BCH 
 *               0x0: up to 4 bits error correction (t = 4) 
 *               0x1: up to 8 bits error correction (t=8) 
 *               0x2: up to 16 bits error correction (t=16) 
 *               0x3: reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCBCHTSEL             BITFIELD(13, 12)
#define GPMC__GPMC_ECC_CONFIG__ECCBCHTSEL__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCWRAPMODE   
 *
 * @BRIEF        Spare area organization definition for the BCH algorithm. 
 *               See the BCH syndrome/parity calculator module functional 
 *               specification for more details - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCWRAPMODE            BITFIELD(11, 8)
#define GPMC__GPMC_ECC_CONFIG__ECCWRAPMODE__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECC16B   
 *
 * @BRIEF        Selects an ECC calculated on 16 columns - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECC16B                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC_CONFIG__ECC16B__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCTOPSECTOR   
 *
 * @BRIEF        Number of sectors to process with the BCH algorithm 
 *               0x0: 1 sector (512kB page) 
 *               0x1: 2 sectors 
 *               ... 
 *               0x3: 4 sectors (2kB page) 
 *               ... 
 *               0x7: 8 sectors (4kB page) 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCTOPSECTOR           BITFIELD(6, 4)
#define GPMC__GPMC_ECC_CONFIG__ECCTOPSECTOR__POS      4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS   
 *
 * @BRIEF        Selects the CS where ECC is computed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS                  BITFIELD(3, 1)
#define GPMC__GPMC_ECC_CONFIG__ECCCS__POS             1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCENABLE   
 *
 * @BRIEF        Enables the ECC feature - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCENABLE              BITFIELD(0, 0)
#define GPMC__GPMC_ECC_CONFIG__ECCENABLE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCCLEAR   
 *
 * @BRIEF        Clear all ECC result registers (Reads returns 0 - Writes 1 
 *               to this field clear all ECC result registers - Writes 0 are 
 *               ignored)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCCLEAR              BITFIELD(8, 8)
#define GPMC__GPMC_ECC_CONTROL__ECCCLEAR__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER   
 *
 * @BRIEF        Selects ECC result register (Reads to this field give the 
 *               dynamic position of the ECC pointer - Writes to this field 
 *               select the ECC result register where the first ECC 
 *               computation will be stored); Other enums: writing other 
 *               values disables the ECC engine (ECCEnable bit of 
 *               GPMC_ECC_CONFIG set to 0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER            BITFIELD(3, 0)
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECCSIZE1   
 *
 * @BRIEF        Defines ECC size 1 (0x00 corresponds to 2 Bytes, 0x01 
 *               corresponds to 4 Bytes, 0x02 corresponds to 6 Bytes, 0x03 
 *               corresponds to 8 Bytes,  &, 0xFF corresponds to 512 Bytes) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECCSIZE1          BITFIELD(29, 22)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECCSIZE1__POS     22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECCSIZE0   
 *
 * @BRIEF        Defines ECC size 0 (0x00 corresponds to 2 Bytes, 0x01 
 *               corresponds to 4 Bytes, 0x02 corresponds to 6 Bytes, 0x03 
 *               corresponds to 8 Bytes,  &, 0xFF corresponds to 512 Bytes) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECCSIZE0          BITFIELD(19, 12)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECCSIZE0__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 9 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE    BITFIELD(8, 8)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 8 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE    BITFIELD(7, 7)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 7 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE    BITFIELD(6, 6)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 6 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE    BITFIELD(5, 5)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 5 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE    BITFIELD(4, 4)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 4 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE    BITFIELD(3, 3)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 3 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE    BITFIELD(2, 2)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 2 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE    BITFIELD(1, 1)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE   
 *
 * @BRIEF        Selects ECC size for ECC 1 result register - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE    BITFIELD(0, 0)
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC1_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC1_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC1_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC1_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC1_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC1_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC1_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC1_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC1_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC1_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC1_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC1_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC1_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC1_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC1_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC1_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC1_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC1_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC1_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC1_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC1_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC1_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC1_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC1_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC1_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC1_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC2_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC2_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC2_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC2_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC2_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC2_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC2_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC2_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC2_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC2_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC2_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC2_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC2_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC2_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC2_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC2_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC2_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC2_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC2_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC2_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC2_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC2_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC2_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC2_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC2_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC2_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC3_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC3_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC3_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC3_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC3_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC3_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC3_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC3_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC3_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC3_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC3_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC3_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC3_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC3_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC3_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC3_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC3_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC3_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC3_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC3_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC3_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC3_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC3_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC3_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC3_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC3_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC4_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC4_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC4_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC4_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC4_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC4_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC4_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC4_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC4_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC4_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC4_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC4_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC4_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC4_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC4_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC4_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC4_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC4_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC4_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC4_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC4_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC4_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC4_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC4_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC4_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC4_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC5_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC5_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC5_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC5_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC5_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC5_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC5_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC5_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC5_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC5_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC5_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC5_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC5_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC5_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC5_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC5_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC5_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC5_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC5_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC5_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC5_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC5_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC5_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC5_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC5_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC5_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC6_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC6_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC6_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC6_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC6_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC6_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC6_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC6_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC6_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC6_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC6_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC6_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC6_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC6_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC6_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC6_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC6_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC6_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC6_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC6_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC6_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC6_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC6_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC6_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC6_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC6_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC7_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC7_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC7_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC7_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC7_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC7_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC7_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC7_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC7_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC7_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC7_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC7_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC7_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC7_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC7_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC7_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC7_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC7_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC7_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC7_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC7_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC7_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC7_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC7_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC7_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC7_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC8_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC8_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC8_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC8_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC8_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC8_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC8_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC8_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC8_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC8_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC8_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC8_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC8_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC8_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC8_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC8_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC8_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC8_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC8_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC8_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC8_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC8_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC8_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC8_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC8_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC8_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P2048O   
 *
 * @BRIEF        Odd Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P2048O                BITFIELD(27, 27)
#define GPMC__GPMC_ECC9_RESULT__P2048O__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P1024O   
 *
 * @BRIEF        Odd Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P1024O                BITFIELD(26, 26)
#define GPMC__GPMC_ECC9_RESULT__P1024O__POS           26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P512O   
 *
 * @BRIEF        Odd Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P512O                 BITFIELD(25, 25)
#define GPMC__GPMC_ECC9_RESULT__P512O__POS            25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P256O   
 *
 * @BRIEF        Odd Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P256O                 BITFIELD(24, 24)
#define GPMC__GPMC_ECC9_RESULT__P256O__POS            24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P128O   
 *
 * @BRIEF        Odd Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P128O                 BITFIELD(23, 23)
#define GPMC__GPMC_ECC9_RESULT__P128O__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P64O   
 *
 * @BRIEF        Odd Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P64O                  BITFIELD(22, 22)
#define GPMC__GPMC_ECC9_RESULT__P64O__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P32O   
 *
 * @BRIEF        Odd Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P32O                  BITFIELD(21, 21)
#define GPMC__GPMC_ECC9_RESULT__P32O__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P16O   
 *
 * @BRIEF        Odd Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P16O                  BITFIELD(20, 20)
#define GPMC__GPMC_ECC9_RESULT__P16O__POS             20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P8O   
 *
 * @BRIEF        Odd Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P8O                   BITFIELD(19, 19)
#define GPMC__GPMC_ECC9_RESULT__P8O__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P4O   
 *
 * @BRIEF        Odd Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P4O                   BITFIELD(18, 18)
#define GPMC__GPMC_ECC9_RESULT__P4O__POS              18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P2O   
 *
 * @BRIEF        Odd Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P2O                   BITFIELD(17, 17)
#define GPMC__GPMC_ECC9_RESULT__P2O__POS              17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P1O   
 *
 * @BRIEF        Odd Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P1O                   BITFIELD(16, 16)
#define GPMC__GPMC_ECC9_RESULT__P1O__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P2048E   
 *
 * @BRIEF        Even Row Parity bit 2048, only used for ECC computed on 512 
 *               Bytes  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P2048E                BITFIELD(11, 11)
#define GPMC__GPMC_ECC9_RESULT__P2048E__POS           11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P1024E   
 *
 * @BRIEF        Even Row Parity bit 1024 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P1024E                BITFIELD(10, 10)
#define GPMC__GPMC_ECC9_RESULT__P1024E__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P512E   
 *
 * @BRIEF        Even Row Parity bit 512 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P512E                 BITFIELD(9, 9)
#define GPMC__GPMC_ECC9_RESULT__P512E__POS            9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P256E   
 *
 * @BRIEF        Even Row Parity bit 256 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P256E                 BITFIELD(8, 8)
#define GPMC__GPMC_ECC9_RESULT__P256E__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P128E   
 *
 * @BRIEF        Even Row Parity bit 128 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P128E                 BITFIELD(7, 7)
#define GPMC__GPMC_ECC9_RESULT__P128E__POS            7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P64E   
 *
 * @BRIEF        Even Row Parity bit 64 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P64E                  BITFIELD(6, 6)
#define GPMC__GPMC_ECC9_RESULT__P64E__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P32E   
 *
 * @BRIEF        Even Row Parity bit 32 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P32E                  BITFIELD(5, 5)
#define GPMC__GPMC_ECC9_RESULT__P32E__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P16E   
 *
 * @BRIEF        Even Row Parity bit 16 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P16E                  BITFIELD(4, 4)
#define GPMC__GPMC_ECC9_RESULT__P16E__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P8E   
 *
 * @BRIEF        Even Row Parity bit 8 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P8E                   BITFIELD(3, 3)
#define GPMC__GPMC_ECC9_RESULT__P8E__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P4E   
 *
 * @BRIEF        Even Column Parity bit 4 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P4E                   BITFIELD(2, 2)
#define GPMC__GPMC_ECC9_RESULT__P4E__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P2E   
 *
 * @BRIEF        Even Column Parity bit 2 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P2E                   BITFIELD(1, 1)
#define GPMC__GPMC_ECC9_RESULT__P2E__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC9_RESULT__P1E   
 *
 * @BRIEF        Even Column Parity bit 1 - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC9_RESULT__P1E                   BITFIELD(0, 0)
#define GPMC__GPMC_ECC9_RESULT__P1E__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN   
 *
 * @BRIEF        GPMC input data bus feedback mode Enable  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN          BITFIELD(0, 0)
#define GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_0__BCH_RESULT_0   
 *
 * @BRIEF        BCH ECC result, bits 0 to 31 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_0__BCH_RESULT_0         BITFIELD(31, 0)
#define GPMC__GPMC_BCH_RESULT_0__BCH_RESULT_0__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_1__BCH_RESULT_1   
 *
 * @BRIEF        BCH ECC result, bits 32 to 63 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_1__BCH_RESULT_1         BITFIELD(31, 0)
#define GPMC__GPMC_BCH_RESULT_1__BCH_RESULT_1__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_2__BCH_RESULT_2   
 *
 * @BRIEF        BCH ECC result, bits 64 to 95 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_2__BCH_RESULT_2         BITFIELD(31, 0)
#define GPMC__GPMC_BCH_RESULT_2__BCH_RESULT_2__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_3__BCH_RESULT_3   
 *
 * @BRIEF        BCH ECC result, bits 96 to 127 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_3__BCH_RESULT_3         BITFIELD(31, 0)
#define GPMC__GPMC_BCH_RESULT_3__BCH_RESULT_3__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_SWDATA__BCH_DATA   
 *
 * @BRIEF        Data to be included in the BCH calculation. Only bits 0 to 7 
 *               are taken into account if the calculator is configured to 
 *               use 8 bits data (ECC16B = 0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_SWDATA__BCH_DATA               BITFIELD(15, 0)
#define GPMC__GPMC_BCH_SWDATA__BCH_DATA__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_4__BCH_RESULT_4   
 *
 * @BRIEF        BCH ECC result, bits 128 to 159 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_4__BCH_RESULT_4         BITFIELD(31, 0)
#define GPMC__GPMC_BCH_RESULT_4__BCH_RESULT_4__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_5__BCH_RESULT_5   
 *
 * @BRIEF        BCH ECC result, bits 160 to 191 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_5__BCH_RESULT_5         BITFIELD(31, 0)
#define GPMC__GPMC_BCH_RESULT_5__BCH_RESULT_5__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_BCH_RESULT_6__BCH_RESULT_6   
 *
 * @BRIEF        BCH ECC result, bits 192 to 207 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_BCH_RESULT_6__BCH_RESULT_6         BITFIELD(15, 0)
#define GPMC__GPMC_BCH_RESULT_6__BCH_RESULT_6__POS    0

    /* 
     * List of register bitfields values for component GPMC
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__IDLEMODE__FORCEIDLE
 *
 * @BRIEF        Force-idle. An idle request is acknowledged unconditionally 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__IDLEMODE__FORCEIDLE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__IDLEMODE__NOIDLE
 *
 * @BRIEF        No-idle. An idle request is never acknowledged - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__IDLEMODE__NOIDLE        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__IDLEMODE__SMARTIDLE
 *
 * @BRIEF        Smart-idle. Acknowledgement to an idle request is given 
 *               based on the internal activity of the module - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__IDLEMODE__SMARTIDLE     0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__IDLEMODE__RESERVED
 *
 * @BRIEF        reserved   do not use - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__IDLEMODE__RESERVED      0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__SOFTRESET__NORMAL
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__SOFTRESET__NORMAL       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        The module is reset - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__SOFTRESET__RESET        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__AUTOIDLE__FREERUN
 *
 * @BRIEF        OCP clock is free-running - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__AUTOIDLE__FREERUN       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSCONFIG__AUTOIDLE__AUTORUN
 *
 * @BRIEF        Automatic OCP clock gating strategy is applied, based on the 
 *               OCP interface activity - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSCONFIG__AUTOIDLE__AUTORUN       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSSTATUS__RESETDONE__RSTONGOING
 *
 * @BRIEF        Internal module reset in on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSSTATUS__RESETDONE__RSTONGOING   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_SYSSTATUS__RESETDONE__RSTDONE
 *
 * @BRIEF        Reset completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_SYSSTATUS__RESETDONE__RSTDONE      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET0_W
 *
 * @BRIEF        Write 0: Wait3EdgeDetection status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET0_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET0_R
 *
 * @BRIEF        Read 0: A transition on WAIT3 input pin has not been 
 *               detected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET0_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET1_W
 *
 * @BRIEF        Write 1: Wait3EdgeDetection status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET1_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET1_R
 *
 * @BRIEF        Read 1: A transition on WAIT3 input pin has been detected - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT3EDGEDETECTIONSTATUS__W3DET1_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET0_W
 *
 * @BRIEF        Write 0: Wait2EdgeDetection status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET0_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET0_R
 *
 * @BRIEF        Read 0: A transition on WAIT2 input pin has not been 
 *               detected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET0_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET1_W
 *
 * @BRIEF        Write 1: Wait2EdgeDetection status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET1_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET1_R
 *
 * @BRIEF        Read 1: A transition on WAIT2 input pin has  been detected - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT2EDGEDETECTIONSTATUS__W2DET1_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET0_W
 *
 * @BRIEF        Write 0: Wait1EdgeDetection status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET0_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET0_R
 *
 * @BRIEF        Read 0: A transition on WAIT1 input pin has not been 
 *               detected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET0_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET1_W
 *
 * @BRIEF        Write 1: Wait1EdgeDetection status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET1_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET1_R
 *
 * @BRIEF        Read 1: A transition on WAIT1 input pin has been detected - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT1EDGEDETECTIONSTATUS__W1DET1_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET0_W
 *
 * @BRIEF        Write 0: Wait0EdgeDetection status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET0_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET0_R
 *
 * @BRIEF        Read 0: A transition on WAIT0 input pin has not been 
 *               detected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET0_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET1_W
 *
 * @BRIEF        Write 1: Wait0EdgeDetection status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET1_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET1_R
 *
 * @BRIEF        Read 1: A transition on WAIT0 input pin has been detected - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__WAIT0EDGEDETECTIONSTATUS__W0DET1_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT0_W
 *
 * @BRIEF        Write 0: TerminalCountEvent status bit unchanged   - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT0_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT0_R
 *
 * @BRIEF        Read 0: Indicates that CountValue is greater than 0   - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT0_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT1_W
 *
 * @BRIEF        Write 1: TerminalCountEvent status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT1_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT1_R
 *
 * @BRIEF        Read 1: Indicates that CountValue is equal to 0 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__TERMINALCOUNTSTATUS__TCSTAT1_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT0_W
 *
 * @BRIEF        Write 0: FIFOEvent status bit unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT0_W 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT0_R
 *
 * @BRIEF        Read 0: Indicates than less than FIFOThreshold bytes are 
 *               available in prefetch mode and less than FIFOThreshold bytes 
 *               free places are available in write posting mode. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT0_R 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT1_W
 *
 * @BRIEF        Write 1: FIFOEvent status bit is reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT1_W 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT1_R
 *
 * @BRIEF        Read 1: Indicates than at least FIFOThreshold bytes are 
 *               available in prefetch mode and at least FIFOThreshold bytes 
 *               free places are available in write posting mode. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQSTATUS__FIFOEVENTSTATUS__FIFOSTAT1_R 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE__W3MASKED
 *
 * @BRIEF        Wait3EdgeDetection interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE__W3MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE__W3ENABLED
 *
 * @BRIEF        Wait3EdgeDetection event generates an interrupt if occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT3EDGEDETECTIONENABLE__W3ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE__W2MASKED
 *
 * @BRIEF        Wait2EdgeDetection interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE__W2MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE__W2ENABLED
 *
 * @BRIEF        Wait2EdgeDetection event generates an interrupt if occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT2EDGEDETECTIONENABLE__W2ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE__W1MASKED
 *
 * @BRIEF        Wait1EdgeDetection interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE__W1MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE__W1ENABLED
 *
 * @BRIEF        Wait1EdgeDetection event generates an interrupt if occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT1EDGEDETECTIONENABLE__W1ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE__W0MASKED
 *
 * @BRIEF        Wait0EdgeDetection interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE__W0MASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE__W0ENABLED
 *
 * @BRIEF        Wait0EdgeDetection event generates an interrupt if occurs - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__WAIT0EDGEDETECTIONENABLE__W0ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE__TCMASKED
 *
 * @BRIEF        TerminalCountEvent interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE__TCMASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE__TCENABLED
 *
 * @BRIEF        TerminalCountEvent interrupt is not masked  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__TERMINALCOUNTEVENTENABLE__TCENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE__FIFOMASKED
 *
 * @BRIEF        FIFOEvent interrupt is masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE__FIFOMASKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE__FIFOENABLED
 *
 * @BRIEF        FIFOEvent interrupt is not masked - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_IRQENABLE__FIFOEVENTENABLE__FIFOENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE__TODISABLED
 *
 * @BRIEF        TimeOut feature is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE__TODISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE__TOENABLED
 *
 * @BRIEF        TimeOut feature is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TIMEOUT_CONTROL__TIMEOUTENABLE__TOENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD__NOERR
 *
 * @BRIEF        No error occurs - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD__NOERR   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD__ERR
 *
 * @BRIEF        The error is due to a non supported Address - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPADD__ERR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD__NOERR
 *
 * @BRIEF        No error occurs - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD__NOERR  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD__ERR
 *
 * @BRIEF        The error is due to a non supported Command - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORNOTSUPPMCMD__ERR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT__NOERR
 *
 * @BRIEF        No error occurs - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT__NOERR      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT__ERR
 *
 * @BRIEF        The error is due to a time out - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORTIMEOUT__ERR        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORVALID__NOTVALID
 *
 * @BRIEF        All error fields no longer valid - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORVALID__NOTVALID     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ERR_TYPE__ERRORVALID__ERRDETECT
 *
 * @BRIEF        Error detected and logged in the other error fields - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ERR_TYPE__ERRORVALID__ERRDETECT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT3PINPOLARITY__W3ACTIVEL
 *
 * @BRIEF        WAIT3 active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT3PINPOLARITY__W3ACTIVEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT3PINPOLARITY__W3ACTIVEH
 *
 * @BRIEF        WAIT3 active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT3PINPOLARITY__W3ACTIVEH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT2PINPOLARITY__W2ACTIVEL
 *
 * @BRIEF        WAIT2 active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT2PINPOLARITY__W2ACTIVEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT2PINPOLARITY__W2ACTIVEH
 *
 * @BRIEF        WAIT2 active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT2PINPOLARITY__W2ACTIVEH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT1PINPOLARITY__W1ACTIVEL
 *
 * @BRIEF        WAIT1 active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT1PINPOLARITY__W1ACTIVEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT1PINPOLARITY__W1ACTIVEH
 *
 * @BRIEF        WAIT1 active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT1PINPOLARITY__W1ACTIVEH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT0PINPOLARITY__W0ACTIVEL
 *
 * @BRIEF        WAIT0 active low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT0PINPOLARITY__W0ACTIVEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WAIT0PINPOLARITY__W0ACTIVEH
 *
 * @BRIEF        WAIT0 active high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WAIT0PINPOLARITY__W0ACTIVEH 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WRITEPROTECT__WPLOW
 *
 * @BRIEF        WP output pin is low - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WRITEPROTECT__WPLOW        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__WRITEPROTECT__WPHIGH
 *
 * @BRIEF        WP output pin is high - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__WRITEPROTECT__WPHIGH       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__LIMITEDADDRESS__NOLIMITED
 *
 * @BRIEF        No effect - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__LIMITEDADDRESS__NOLIMITED  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__LIMITEDADDRESS__LIMITED
 *
 * @BRIEF        A26-A11 are not modified during an external memory access. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__LIMITEDADDRESS__LIMITED    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE__NOFORCEPWR
 *
 * @BRIEF        Disables  Force Posted Write - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE__NOFORCEPWR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE__FORCEPWR
 *
 * @BRIEF        Enables Force Posted Write  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG__NANDFORCEPOSTEDWRITE__FORCEPWR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT3STATUS__W3ACTIVEL
 *
 * @BRIEF        WAIT3 de-asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT3STATUS__W3ACTIVEL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT3STATUS__W3ACTIVEH
 *
 * @BRIEF        WAIT3 asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT3STATUS__W3ACTIVEH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT2STATUS__W2ACTIVEL
 *
 * @BRIEF        WAIT2 de-asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT2STATUS__W2ACTIVEL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT2STATUS__W2ACTIVEH
 *
 * @BRIEF        WAIT2 asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT2STATUS__W2ACTIVEH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT1STATUS__W1ACTIVEL
 *
 * @BRIEF        WAIT1 de-asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT1STATUS__W1ACTIVEL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT1STATUS__W1ACTIVEH
 *
 * @BRIEF        WAIT1 asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT1STATUS__W1ACTIVEH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT0STATUS__W0ACTIVEL
 *
 * @BRIEF        WAIT0 de-asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT0STATUS__W0ACTIVEL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__WAIT0STATUS__W0ACTIVEH
 *
 * @BRIEF        WAIT0 asserted - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__WAIT0STATUS__W0ACTIVEH     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS__B0
 *
 * @BRIEF        Write Buffer is not empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS__B0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS__B1
 *
 * @BRIEF        Write Buffer is empty - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_STATUS__EMPTYWRITEBUFFERSTATUS__B1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_0__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_0__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_0__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_0__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_0__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_0__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_0__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_0__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_0__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_0__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_0__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_1__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_1__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_1__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_1__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_1__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_1__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_1__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_1__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_1__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_1__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_1__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_2__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_2__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_2__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_2__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_2__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_2__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_2__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_2__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_2__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_2__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_2__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_3__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_3__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_3__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_3__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_3__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_3__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_3__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_3__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_3__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_3__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_3__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_4__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_4__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_4__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_4__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_4__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_4__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_4__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_4__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_4__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_4__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_4__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_5__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_5__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_5__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_5__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_5__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_5__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_5__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_5__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_5__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_5__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_5__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_6__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_6__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_6__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_6__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_6__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_6__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_6__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_6__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_6__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_6__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_6__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRAPBURST__WRAPNOTSUPP
 *
 * @BRIEF        Synchronous wrapping burst not supported  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRAPBURST__WRAPNOTSUPP  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRAPBURST__WRAPSUPP
 *
 * @BRIEF        Synchronous wrapping burst supported - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRAPBURST__WRAPSUPP     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__READMULTIPLE__RDSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__READMULTIPLE__RDSINGLE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__READMULTIPLE__RDMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, page if asynchronous)  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__READMULTIPLE__RDMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__READTYPE__RDASYNC
 *
 * @BRIEF        Read Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__READTYPE__RDASYNC       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__READTYPE__RDSYNC
 *
 * @BRIEF        Read Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__READTYPE__RDSYNC        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE__WRSINGLE
 *
 * @BRIEF        single access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE__WRSINGLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE__WRMULTIPLE
 *
 * @BRIEF        multiple access (burst if synchonous, considered as single 
 *               if asynchronous)  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRITEMULTIPLE__WRMULTIPLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRITETYPE__WRASYNC
 *
 * @BRIEF        Write Asynchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRITETYPE__WRASYNC      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WRITETYPE__WRSYNC
 *
 * @BRIEF        Write Synchronous - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WRITETYPE__WRSYNC       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__ATSTART
 *
 * @BRIEF        First rising edge of GPMC.CLK at Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__ONECLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK one GPMC.FCLK cycle after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__ONECLKB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__TWOCLKB4
 *
 * @BRIEF        First rising edge of GPMC.CLK two GPMC.FCLK cycles after 
 *               Start Access Time - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__TWOCLKB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__CLKACTIVATIONTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__FOUR
 *
 * @BRIEF        4 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__FOUR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__EIGHT
 *
 * @BRIEF        8 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__EIGHT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__SIXTEEN
 *
 * @BRIEF        16 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__SIXTEEN 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO
 *
 * @BRIEF        32 Words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__ATTACHEDDEVICEPAGELENGTH__THIRTYTWO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITREADMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITREADMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITREADMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for read accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITREADMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING__WNOTMONIT
 *
 * @BRIEF        Wait pin is not monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING__WNOTMONIT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING__WMONIT
 *
 * @BRIEF        Wait pin is monitored for write accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITWRITEMONITORING__WMONIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__ATVALID
 *
 * @BRIEF        Wait pin is monitored with valid data  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__ATVALID 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__ONEDEVICEB4
 *
 * @BRIEF        Wait pin is monitored one GPMC.CLK cycle before valid data - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__ONEDEVICEB4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__TWODEVICEB4
 *
 * @BRIEF        Wait pin is monitored two GPMC.CLK cycle before valid data  
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__TWODEVICEB4 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__NOTDEFINED
 *
 * @BRIEF        not defined - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITMONITORINGTIME__NOTDEFINED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W0
 *
 * @BRIEF        Wait input pin is WAIT0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W1
 *
 * @BRIEF        Wait input pin is WAIT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W2
 *
 * @BRIEF        Wait input pin is WAIT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W2       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W3
 *
 * @BRIEF        Wait input pin is WAIT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__WAITPINSELECT__W3       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICESIZE__EIGHTBITS
 *
 * @BRIEF        8 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICESIZE__EIGHTBITS   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICESIZE__SIXTEENBITS
 *
 * @BRIEF        16 bit  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICESIZE__SIXTEENBITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICESIZE__THIRTYTWOBITS
 *
 * @BRIEF        32 bit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICESIZE__THIRTYTWOBITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICESIZE__RES
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICESIZE__RES         0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICETYPE__NORLIKE
 *
 * @BRIEF        NOR Flash, pSRAM, asynchronous devices - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICETYPE__NORLIKE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICETYPE__RES1
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICETYPE__RES1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICETYPE__NANDLIKE
 *
 * @BRIEF        NAND Flash stream mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICETYPE__NANDLIKE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__DEVICETYPE__RES2
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__DEVICETYPE__RES2        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__MUXADDDATA__NONMUX
 *
 * @BRIEF        Non Multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__MUXADDDATA__NONMUX      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__MUXADDDATA__AADMUX
 *
 * @BRIEF        AAD-Mux protocol device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__MUXADDDATA__AADMUX      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__MUXADDDATA__MUX
 *
 * @BRIEF        Address and data multiplexed attached device - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__MUXADDDATA__MUX         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__MUXADDDATA__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__MUXADDDATA__RESERVED    0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY__X1
 *
 * @BRIEF        x1 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY__X1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY__X2
 *
 * @BRIEF        x2 latencies - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__TIMEPARAGRANULARITY__X2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY1
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY2
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 2  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY3
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency / 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY3 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY4
 *
 * @BRIEF        GPMC.CLK frequency = GPMC.FCLK frequency /4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG1_7__GPMCFCLKDIVIDER__DIVBY4 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7__CSEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        CS# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7__CSEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG2_7__CSEXTRADELAY__DELAYED
 *
 * @BRIEF        CS# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG2_7__CSEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        ADV# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY__DELAYED
 *
 * @BRIEF        ADV# Timing control signal is delayed of half GPMC.FCLK 
 *               clock cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG3_7__ADVEXTRADELAY__DELAYED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__WEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        WE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__WEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__WEEXTRADELAY__DELAYED
 *
 * @BRIEF        WE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__WEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEEXTRADELAY__NOTDELAYED
 *
 * @BRIEF        OE# Timing control signal is not delayed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEEXTRADELAY__NOTDELAYED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG4_7__OEEXTRADELAY__DELAYED
 *
 * @BRIEF        OE# Timing control signal is delayed of half GPMC.FCLK clock 
 *               cycle - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG4_7__OEEXTRADELAY__DELAYED   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLESAMECSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY
 *
 * @BRIEF        No delay between the two accesses - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN__NOC2CDELAY 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN__C2CDELAY
 *
 * @BRIEF        Add Cycle2CycleDelay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG6_7__CYCLE2CYCLEDIFFCSEN__C2CDELAY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_7__CSVALID__CSDISABLED
 *
 * @BRIEF        Chip-select disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_7__CSVALID__CSDISABLED     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_CONFIG7_7__CSVALID__CSENABLED
 *
 * @BRIEF        Chip-select enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_CONFIG7_7__CSVALID__CSENABLED      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS__OPTDISABLED
 *
 * @BRIEF        Access cycle optimization is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS__OPTDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS__OPTENABLED
 *
 * @BRIEF        Access cycle optimization is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEOPTIMIZEDACCESS__OPTENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN__RRDISABLED
 *
 * @BRIEF        Prefetch Postwrite engine round robin arbitration  is 
 *               disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN__RRDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN__RRENABLED
 *
 * @BRIEF        Prefetch Postwrite engine round robin arbitration is enabled 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__PFPWENROUNDROBIN__RRENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE__PPDISABLED
 *
 * @BRIEF        Prefetch Postwrite engine is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE__PPDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE__PPENABLED
 *
 * @BRIEF        Prefetch Postwrite engine is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ENABLEENGINE__PPENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W0
 *
 * @BRIEF        Selects Wait0EdgeDetection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W1
 *
 * @BRIEF        Selects Wait1EdgeDetection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W2
 *
 * @BRIEF        Selects Wait2EdgeDetection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W3
 *
 * @BRIEF        Selects Wait3EdgeDetection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__WAITPINSELECTOR__W3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE__ATSTART
 *
 * @BRIEF        Engine starts the access to CS as soon as StartEngine is set 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE__ATSTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE__ATSTARTANDWAIT
 *
 * @BRIEF        Engine starts the access to CS as soon as StartEngine is set 
 *               AND wait to non wait edge detection on the selected wait pin 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__SYNCHROMODE__ATSTARTANDWAIT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE__INTERRUPTSYNC
 *
 * @BRIEF        Interrupt synchronization is enabled. Only interrupt line 
 *               will be activated on FIFO threshold crossing.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE__INTERRUPTSYNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE__DMAREQSYNC
 *
 * @BRIEF        DMA request synchronization is enabled.A DMA request 
 *               protocol is used.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__DMAMODE__DMAREQSYNC 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE__PREFETCHREAD
 *
 * @BRIEF        Pre-fetch read mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE__PREFETCHREAD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE__WRITEPOSTING
 *
 * @BRIEF        Write posting mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONFIG1__ACCESSMODE__WRITEPOSTING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE__STOP
 *
 * @BRIEF        Write 0 stops the engine 
 *               Read 0: engine is stopped - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE__STOP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE__START
 *
 * @BRIEF        Write 1 resets the FIFO pointer to 0x0 in prefetch mode and 
 *               0x40 in postwrite mode and starts the engine. 
 *               Read 1: engine is running - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_CONTROL__STARTENGINE__START 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS__SMALLERTHANTHRES
 *
 * @BRIEF        FIFOPointer smaller or equal to FIFOThreshold. Writing to 
 *               this bit has no effect - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS__SMALLERTHANTHRES 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS__GREATERTHANTHRES
 *
 * @BRIEF        FIFOPointer greater than FIFOThreshold. Writing to this bit 
 *               has no effect - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_PREFETCH_STATUS__FIFOTHRESHOLDSTATUS__GREATERTHANTHRES 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECC16B__EIGHTCOL
 *
 * @BRIEF        ECC calculated on 8 columns - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECC16B__EIGHTCOL       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECC16B__SIXTEENCOL
 *
 * @BRIEF        ECC calculated on 16 columns - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECC16B__SIXTEENCOL     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS0
 *
 * @BRIEF        Chip select 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS0             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS1
 *
 * @BRIEF        Chip select 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS1             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS2
 *
 * @BRIEF        Chip select 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS2             0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS3
 *
 * @BRIEF        Chip select 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS3             0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS4
 *
 * @BRIEF        Chip select 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS4             0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS5
 *
 * @BRIEF        Chip select 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS5             0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS6
 *
 * @BRIEF        Chip select 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS6             0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCCS__CS7
 *
 * @BRIEF        Chip select 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCCS__CS7             0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCENABLE__ECCDISABLED
 *
 * @BRIEF        ECC disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCENABLE__ECCDISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONFIG__ECCENABLE__ECCENABLED
 *
 * @BRIEF        ECC enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONFIG__ECCENABLE__ECCENABLED  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__NOEFFECT1
 *
 * @BRIEF        writing 0000 disables the ECC engine (ECCEnable bit of 
 *               GPMC_ECC_CONFIG set to 0) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__NOEFFECT1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES1
 *
 * @BRIEF        ECC result register 1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES1   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES2
 *
 * @BRIEF        ECC result register 2 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES2   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES3
 *
 * @BRIEF        ECC result register 3 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES3   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES4
 *
 * @BRIEF        ECC result register 4 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES4   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES5
 *
 * @BRIEF        ECC result register 5 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES5   0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES6
 *
 * @BRIEF        ECC result register 6 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES6   0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES7
 *
 * @BRIEF        ECC result register 7 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES7   0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES8
 *
 * @BRIEF        ECC result register 8 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES8   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES9
 *
 * @BRIEF        ECC result register 9 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_CONTROL__ECCPOINTER__ECCRES9   0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC9RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC8RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC7RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC6RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC5RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC4RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC3RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC2RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE__SIZE0SEL
 *
 * @BRIEF        ECCSize0 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE__SIZE0SEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE__SIZE1SEL
 *
 * @BRIEF        ECCSize1 is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_ECC_SIZE_CONFIG__ECC1RESULTSIZE__SIZE1SEL 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN__NOEFFECT
 *
 * @BRIEF        No effect - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN__NOEFFECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN__FBMODE
 *
 * @BRIEF        Put Gpmc Data bus in feedback mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define GPMC__GPMC_TESTMODE_CTRL__GPMCFDBKEN__FBMODE  0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __GPMC_CRED_H */
