{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682762078830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682762078831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 17:54:37 2023 " "Processing started: Sat Apr 29 17:54:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682762078831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762078831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762078831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682762079006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682762079006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_rx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dht11.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/dht11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dht11 " "Found entity 1: dht11" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083399 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_busy uart_top.sv(95) " "Verilog HDL Implicit Net warning at uart_top.sv(95): created implicit net for \"send_busy\"" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083400 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.sv(14) " "Verilog HDL Parameter Declaration warning at uart_tx.sv(14): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_tx.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682762083400 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.sv(26) " "Verilog HDL Parameter Declaration warning at uart_top.sv(26): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682762083400 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.sv(27) " "Verilog HDL Parameter Declaration warning at uart_top.sv(27): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682762083400 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_top uart_top.sv(28) " "Verilog HDL Parameter Declaration warning at uart_top.sv(28): Parameter Declaration in module \"uart_top\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682762083400 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.sv(14) " "Verilog HDL Parameter Declaration warning at uart_rx.sv(14): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_rx.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682762083400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682762083410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11 dht11:dht11_m0 " "Elaborating entity \"dht11\" for hierarchy \"dht11:dht11_m0\"" {  } { { "src/top.sv" "dht11_m0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 dht11.sv(129) " "Verilog HDL assignment warning at dht11.sv(129): truncated value with size 4 to match size of target (2)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083415 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 dht11.sv(135) " "Verilog HDL assignment warning at dht11.sv(135): truncated value with size 4 to match size of target (2)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083415 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dht11.sv(139) " "Verilog HDL assignment warning at dht11.sv(139): truncated value with size 32 to match size of target (8)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083415 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 dht11.sv(142) " "Verilog HDL assignment warning at dht11.sv(142): truncated value with size 4 to match size of target (2)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083415 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 dht11.sv(144) " "Verilog HDL assignment warning at dht11.sv(144): truncated value with size 4 to match size of target (2)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083415 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11.sv(163) " "Verilog HDL assignment warning at dht11.sv(163): truncated value with size 32 to match size of target (4)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083416 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11.sv(164) " "Verilog HDL assignment warning at dht11.sv(164): truncated value with size 32 to match size of target (4)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083416 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11.sv(166) " "Verilog HDL assignment warning at dht11.sv(166): truncated value with size 32 to match size of target (4)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083416 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11.sv(167) " "Verilog HDL assignment warning at dht11.sv(167): truncated value with size 32 to match size of target (4)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083416 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11.sv(169) " "Verilog HDL assignment warning at dht11.sv(169): truncated value with size 32 to match size of target (4)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083416 "|top|dht11:dht11_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11.sv(170) " "Verilog HDL assignment warning at dht11.sv(170): truncated value with size 32 to match size of target (4)" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083416 "|top|dht11:dht11_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_m0 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_m0\"" {  } { { "src/top.sv" "uart_top_m0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(50) " "Verilog HDL assignment warning at uart_top.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083431 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(51) " "Verilog HDL assignment warning at uart_top.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083431 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(54) " "Verilog HDL assignment warning at uart_top.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083432 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(79) " "Verilog HDL assignment warning at uart_top.sv(79): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083432 "|top|uart_top:uart_top_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_top.sv(80) " "Verilog HDL assignment warning at uart_top.sv(80): truncated value with size 32 to match size of target (8)" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083432 "|top|uart_top:uart_top_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_top:uart_top_m0\|uart_tx:uart_tx_m0 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_top:uart_top_m0\|uart_tx:uart_tx_m0\"" {  } { { "src/uart/uart_top.sv" "uart_tx_m0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx.sv(43) " "Verilog HDL assignment warning at uart_tx.sv(43): truncated value with size 32 to match size of target (21)" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083443 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(51) " "Verilog HDL assignment warning at uart_tx.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_tx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083443 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx.sv(55) " "Verilog HDL assignment warning at uart_tx.sv(55): truncated value with size 32 to match size of target (21)" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_tx.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083443 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_tx.sv(66) " "Verilog HDL assignment warning at uart_tx.sv(66): truncated value with size 32 to match size of target (21)" {  } { { "src/uart/uart_tx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_tx.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083443 "|top|uart_top:uart_top_m0|uart_tx:uart_tx_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_top:uart_top_m0\|uart_rx:uart_rx_m0 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_top:uart_top_m0\|uart_rx:uart_rx_m0\"" {  } { { "src/uart/uart_top.sv" "uart_rx_m0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_rx.sv(40) " "Verilog HDL assignment warning at uart_rx.sv(40): truncated value with size 32 to match size of target (21)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_rx.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083448 "|top|uart_top:uart_top_m0|uart_rx:uart_rx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(47) " "Verilog HDL assignment warning at uart_rx.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_rx.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083448 "|top|uart_top:uart_top_m0|uart_rx:uart_rx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_rx.sv(51) " "Verilog HDL assignment warning at uart_rx.sv(51): truncated value with size 32 to match size of target (21)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_rx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083448 "|top|uart_top:uart_top_m0|uart_rx:uart_rx_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 uart_rx.sv(62) " "Verilog HDL assignment warning at uart_rx.sv(62): truncated value with size 32 to match size of target (21)" {  } { { "src/uart/uart_rx.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_rx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682762083449 "|top|uart_top:uart_top_m0|uart_rx:uart_rx_m0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dht11:dht11_m0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dht11:dht11_m0\|Mod2\"" {  } { { "src/dht11.sv" "Mod2" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dht11:dht11_m0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dht11:dht11_m0\|Div2\"" {  } { { "src/dht11.sv" "Div2" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Div0\"" {  } { { "src/uart/uart_top.sv" "Div0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dht11:dht11_m0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dht11:dht11_m0\|Div0\"" {  } { { "src/dht11.sv" "Div0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dht11:dht11_m0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dht11:dht11_m0\|Div1\"" {  } { { "src/dht11.sv" "Div1" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_top:uart_top_m0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_top:uart_top_m0\|Mod0\"" {  } { { "src/uart/uart_top.sv" "Mod0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dht11:dht11_m0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dht11:dht11_m0\|Mod1\"" {  } { { "src/dht11.sv" "Mod1" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dht11:dht11_m0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dht11:dht11_m0\|Mod0\"" {  } { { "src/dht11.sv" "Mod0" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682762083851 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682762083851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dht11:dht11_m0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"dht11:dht11_m0\|lpm_divide:Mod2\"" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dht11:dht11_m0\|lpm_divide:Mod2 " "Instantiated megafunction \"dht11:dht11_m0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083883 ""}  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682762083883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dht11:dht11_m0\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"dht11:dht11_m0\|lpm_divide:Div2\"" {  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dht11:dht11_m0\|lpm_divide:Div2 " "Instantiated megafunction \"dht11:dht11_m0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083928 ""}  } { { "src/dht11.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/dht11.sv" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682762083928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/db/lpm_divide_5am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682762083949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762083949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_top:uart_top_m0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"uart_top:uart_top_m0\|lpm_divide:Div0\"" {  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762083955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_top:uart_top_m0\|lpm_divide:Div0 " "Instantiated megafunction \"uart_top:uart_top_m0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682762083955 ""}  } { { "src/uart/uart_top.sv" "" { Text "D:/Users/HUIP/Desktop/uart_dht11/src/uart/uart_top.sv" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682762083955 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682762084057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682762084345 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682762084628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682762084720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682762084720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "882 " "Implemented 882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682762084763 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682762084763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682762084763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682762084763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682762084763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682762084772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 17:54:44 2023 " "Processing ended: Sat Apr 29 17:54:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682762084772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682762084772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682762084772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682762084772 ""}
