;redcode
;assert 1
	SPL 0, <702
	CMP -507, <-127
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	CMP -7, <-120
	SLT 270, 60
	JMP 710, #100
	SUB @0, 0
	SUB 1, -700
	SUB 1, -700
	CMP 270, 60
	SUB 0, 20
	SUB #72, @200
	CMP #72, @200
	CMP 12, @10
	SUB @0, 0
	SUB @0, @2
	ADD 270, 60
	MOV -1, <-30
	JMN @12, #300
	JMN @12, #300
	SLT @-0, @0
	JMP 710, #100
	SUB 70, 322
	CMP 0, <-0
	SPL -101
	SUB 0, 20
	SUB -101, 0
	SUB -12, @10
	ADD 270, 60
	JMP @12, #300
	CMP <121, 106
	CMP -507, <-127
	ADD -30, 9
	SLT 280, 60
	SUB 901, <-1
	SUB 12, @10
	SUB 12, @10
	JMP @12, #300
	JMP @12, #300
	JMP @12, #300
	SPL 0, <702
	SPL 0, <702
	MOV <-10, -0
	MOV -7, <-20
	MOV -1, <-30
	SPL 0, <702
	SPL 0, <702
	CMP -507, <-127
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-120
	CMP 70, 322
	CMP -12, @10
	JMN 121, 106
	SUB <121, 106
	SUB #10, @300
	CMP 270, 60
	MOV @-127, -103
	SUB @121, 103
	CMP 12, @10
	SLT 280, 60
	CMP 12, @10
	SUB @0, 0
	ADD 280, 60
	ADD 270, 60
	SUB @0, @2
	CMP @0, @2
	SLT @-0, @0
	JMP 710, #100
	JMP 710, #100
	CMP 0, <-0
	SPL -101
	SUB 0, 20
	SUB -101, 0
	SUB 0, 20
	ADD 270, 60
	ADD 270, 60
	JMP @12, #300
	CMP <121, 106
	ADD 270, 60
	SPL @300, 90
	JMP @10, #300
	SUB 12, @10
	MOV -1, <-30
	SUB <-121, 106
	MOV -101, 0
	JMP @12, #300
	SPL 0, <702
	ADD 270, 60
	MOV <-10, -0
	MOV -7, <-20
	MOV -1, <-30
