Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 27 14:48:15 2024
| Host         : Sravan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_controller_timing_summary_routed.rpt -pb UART_controller_timing_summary_routed.pb -rpx UART_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.367        0.000                      0                  124        0.150        0.000                      0                  124        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.367        0.000                      0                  124        0.150        0.000                      0                  124        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.836ns (50.428%)  route 1.805ns (49.572%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.997     8.422    tx_button_controller/count0_carry__0_n_3
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.373     8.795 r  tx_button_controller/flipflop_3_i_1/O
                         net (fo=1, routed)           0.000     8.795    tx_button_controller/flipflop_3_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.858    tx_button_controller/CLK
    SLICE_X2Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.079    15.162    tx_button_controller/flipflop_3_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 1.062ns (30.599%)  route 2.409ns (69.401%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X3Y17          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/Q
                         net (fo=7, routed)           0.879     6.485    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[1]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_3/O
                         net (fo=4, routed)           0.724     7.333    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I3_O)        0.150     7.483 r  UART_transceiver/receiver/rx_stored_data[3]_i_2/O
                         net (fo=4, routed)           0.806     8.289    UART_transceiver/receiver/rx_stored_data[3]_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.332     8.621 r  UART_transceiver/receiver/rx_stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     8.621    UART_transceiver/receiver/rx_stored_data[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512    14.853    UART_transceiver/receiver/CLK
    SLICE_X0Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.029    15.121    UART_transceiver/receiver/rx_stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.463ns (49.940%)  route 1.466ns (50.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.463ns (49.940%)  route 1.466ns (50.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.463ns (49.940%)  route 1.466ns (50.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.463ns (49.940%)  route 1.466ns (50.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.090ns (32.514%)  route 2.262ns (67.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X3Y17          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/Q
                         net (fo=7, routed)           0.879     6.485    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.153     6.638 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6/O
                         net (fo=1, routed)           0.692     7.331    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.331     7.662 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.691     8.353    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.150     8.503 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.503    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    UART_transceiver/receiver/CLK
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.092    15.185    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.064ns (32.083%)  route 2.252ns (67.917%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X3Y17          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/Q
                         net (fo=7, routed)           0.879     6.485    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.153     6.638 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6/O
                         net (fo=1, routed)           0.692     7.331    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.331     7.662 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.681     8.343    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     8.467 r  UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.467    UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    UART_transceiver/receiver/CLK
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.081    15.174    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.463ns (52.444%)  route 1.327ns (47.556%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     7.944    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/pause_counter.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.463ns (52.444%)  route 1.327ns (47.556%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     7.944    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/pause_counter.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  6.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_stored_data_reg[3]/Q
                         net (fo=2, routed)           0.069     1.683    UART_transceiver/receiver/rx_stored_data_reg_n_0_[3]
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.047     1.532    UART_transceiver/receiver/rx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X3Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/Q
                         net (fo=5, routed)           0.110     1.727    UART_transceiver/transmitter/baud_count[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.048     1.775 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UART_transceiver/transmitter/baud_count_1[8]
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDSE (Hold_fdse_C_D)         0.131     1.620    UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X3Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/Q
                         net (fo=5, routed)           0.114     1.731    UART_transceiver/transmitter/baud_count[7]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  UART_transceiver/transmitter/baud_rate_clk_i_1/O
                         net (fo=1, routed)           0.000     1.776    UART_transceiver/transmitter/baud_rate_clk
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.610    UART_transceiver/transmitter/baud_rate_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  UART_transceiver/receiver/rx_stored_data_reg[7]/Q
                         net (fo=2, routed)           0.124     1.736    UART_transceiver/receiver/rx_stored_data_reg_n_0_[7]
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.076     1.562    UART_transceiver/receiver/rx_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    UART_transceiver/receiver/CLK
    SLICE_X1Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_transceiver/receiver/rx_stored_data_reg[0]/Q
                         net (fo=2, routed)           0.121     1.735    UART_transceiver/receiver/rx_stored_data_reg_n_0_[0]
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.070     1.558    UART_transceiver/receiver/rx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tx_button_controller/flipflop_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.657%)  route 0.111ns (40.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    tx_button_controller/CLK
    SLICE_X2Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tx_button_controller/flipflop_3_reg/Q
                         net (fo=4, routed)           0.111     1.751    tx_button_controller/flipflop_3
    SLICE_X1Y10          FDRE                                         r  tx_button_controller/flipflop_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    tx_button_controller/CLK
    SLICE_X1Y10          FDRE                                         r  tx_button_controller/flipflop_4_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.071     1.563    tx_button_controller/flipflop_4_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.632%)  route 0.151ns (44.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.151     1.768    UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.048     1.816 r  UART_transceiver/transmitter/data_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    UART_transceiver/transmitter/data_index[1]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131     1.624    UART_transceiver/transmitter/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.151     1.768    UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.045     1.813 r  UART_transceiver/transmitter/data_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    UART_transceiver/transmitter/data_index[0]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.613    UART_transceiver/transmitter/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.588%)  route 0.155ns (45.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.155     1.772    UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  UART_transceiver/transmitter/data_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    UART_transceiver/transmitter/data_index[2]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.121     1.614    UART_transceiver/transmitter/data_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X0Y11          FDRE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/Q
                         net (fo=4, routed)           0.133     1.750    UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[3]
    SLICE_X0Y11          FDSE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X0Y11          FDSE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDSE (Hold_fdse_C_D)         0.070     1.546    UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_transceiver/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.974ns (50.647%)  route 3.872ns (49.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.636     5.157    UART_transceiver/transmitter/CLK
    SLICE_X1Y9           FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.456     5.613 r  UART_transceiver/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           3.872     9.486    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.003 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.003    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 3.986ns (60.133%)  route 2.642ns (39.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/rx_data_out_reg[1]/Q
                         net (fo=1, routed)           2.642     8.249    data_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.778 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.778    data_out[1]
    E19                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.375ns  (logic 4.097ns (64.274%)  route 2.277ns (35.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  UART_transceiver/receiver/rx_data_out_reg[6]/Q
                         net (fo=1, routed)           2.277     7.847    data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.678    11.525 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.525    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.373ns  (logic 4.093ns (64.219%)  route 2.280ns (35.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  UART_transceiver/receiver/rx_data_out_reg[7]/Q
                         net (fo=1, routed)           2.280     7.850    data_out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.674    11.523 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.523    data_out[7]
    V14                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.108ns (66.358%)  route 2.083ns (33.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.419     5.569 r  UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=1, routed)           2.083     7.652    data_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    11.342 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.342    data_out[5]
    U15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.961ns (67.132%)  route 1.939ns (32.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.631     5.152    UART_transceiver/receiver/CLK
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  UART_transceiver/receiver/rx_data_out_reg[0]/Q
                         net (fo=1, routed)           1.939     7.547    data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.052 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.052    data_out[0]
    U16                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.784ns  (logic 3.957ns (68.417%)  route 1.827ns (31.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/rx_data_out_reg[2]/Q
                         net (fo=1, routed)           1.827     7.433    data_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.934 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.934    data_out[2]
    U19                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.777ns  (logic 3.965ns (68.629%)  route 1.812ns (31.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/rx_data_out_reg[3]/Q
                         net (fo=1, routed)           1.812     7.419    data_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.928 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.928    data_out[3]
    V19                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.965ns (70.417%)  route 1.666ns (29.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/rx_data_out_reg[4]/Q
                         net (fo=1, routed)           1.666     7.272    data_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.780 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.780    data_out[4]
    W18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.351ns (80.290%)  route 0.332ns (19.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_data_out_reg[4]/Q
                         net (fo=1, routed)           0.332     1.945    data_out_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.154 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.154    data_out[4]
    W18                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.343ns (77.337%)  route 0.394ns (22.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_data_out_reg[2]/Q
                         net (fo=1, routed)           0.394     2.007    data_out_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.209 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.209    data_out[2]
    U19                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.351ns (77.446%)  route 0.393ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_data_out_reg[3]/Q
                         net (fo=1, routed)           0.393     2.007    data_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.217 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.217    data_out[3]
    V19                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.347ns (74.783%)  route 0.454ns (25.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_transceiver/receiver/rx_data_out_reg[0]/Q
                         net (fo=1, routed)           0.454     2.069    data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.275 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.275    data_out[0]
    U16                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.398ns (73.537%)  route 0.503ns (26.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  UART_transceiver/receiver/rx_data_out_reg[5]/Q
                         net (fo=1, routed)           0.503     2.103    data_out_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.270     3.373 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.373    data_out[5]
    U15                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.383ns (70.366%)  route 0.582ns (29.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  UART_transceiver/receiver/rx_data_out_reg[7]/Q
                         net (fo=1, routed)           0.582     2.182    data_out_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.437 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.437    data_out[7]
    V14                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.388ns (69.916%)  route 0.597ns (30.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  UART_transceiver/receiver/rx_data_out_reg[6]/Q
                         net (fo=1, routed)           0.597     2.198    data_out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.260     3.458 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.458    data_out[6]
    U14                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/receiver/rx_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.372ns (63.705%)  route 0.781ns (36.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_data_out_reg[1]/Q
                         net (fo=1, routed)           0.781     2.395    data_out_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.625 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.625    data_out[1]
    E19                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_transceiver/transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.360ns (53.979%)  route 1.159ns (46.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.477    UART_transceiver/transmitter/CLK
    SLICE_X1Y9           FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDSE (Prop_fdse_C_Q)         0.141     1.618 r  UART_transceiver/transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           1.159     2.777    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.996 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.996    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.066ns  (logic 1.854ns (26.241%)  route 5.212ns (73.759%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.852     5.308    UART_transceiver/receiver/rx_IBUF
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.124     5.432 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.669     6.101    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.225 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.691     6.916    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.150     7.066 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.066    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     4.852    UART_transceiver/receiver/CLK
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.030ns  (logic 1.828ns (26.005%)  route 5.202ns (73.995%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.852     5.308    UART_transceiver/receiver/rx_IBUF
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.124     5.432 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.669     6.101    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I3_O)        0.124     6.225 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.681     6.906    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     7.030 r  UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.030    UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     4.852    UART_transceiver/receiver/CLK
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.523ns  (logic 1.704ns (26.124%)  route 4.819ns (73.876%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           1.137     6.399    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  UART_transceiver/receiver/rx_stored_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.523    UART_transceiver/receiver/rx_stored_data[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512     4.853    UART_transceiver/receiver/CLK
    SLICE_X1Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.704ns (27.115%)  route 4.581ns (72.885%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.899     6.161    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.285 r  UART_transceiver/receiver/rx_stored_data[4]_i_1/O
                         net (fo=1, routed)           0.000     6.285    UART_transceiver/receiver/rx_stored_data[4]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[4]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.278ns  (logic 1.704ns (27.146%)  route 4.574ns (72.854%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.892     6.154    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.278 r  UART_transceiver/receiver/rx_stored_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.278    UART_transceiver/receiver/rx_stored_data[6]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.150ns  (logic 1.704ns (27.709%)  route 4.446ns (72.291%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.764     6.026    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124     6.150 r  UART_transceiver/receiver/rx_stored_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.150    UART_transceiver/receiver/rx_stored_data[2]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     4.852    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.057ns  (logic 1.704ns (28.134%)  route 4.353ns (71.866%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.671     5.933    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124     6.057 r  UART_transceiver/receiver/rx_stored_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.057    UART_transceiver/receiver/rx_stored_data[5]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     4.852    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[5]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.704ns (28.267%)  route 4.325ns (71.733%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.643     5.905    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     6.029 r  UART_transceiver/receiver/rx_stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.029    UART_transceiver/receiver/rx_stored_data[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512     4.853    UART_transceiver/receiver/CLK
    SLICE_X0Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.982ns  (logic 1.704ns (28.487%)  route 4.278ns (71.513%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.596     5.858    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  UART_transceiver/receiver/rx_stored_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.982    UART_transceiver/receiver/rx_stored_data[3]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511     4.852    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.891ns  (logic 1.704ns (28.931%)  route 4.186ns (71.069%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.682     5.138    UART_transceiver/receiver/rx_IBUF
    SLICE_X1Y18          LUT2 (Prop_lut2_I1_O)        0.124     5.262 r  UART_transceiver/receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.504     5.767    UART_transceiver/receiver/rx_stored_data[7]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     5.891 r  UART_transceiver/receiver/rx_stored_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.891    UART_transceiver/receiver/rx_stored_data[7]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     4.850    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.217ns (38.383%)  route 0.348ns (61.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  data_in_IBUF[3]_inst/O
                         net (fo=1, routed)           0.348     0.564    UART_transceiver/transmitter/D[3]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[3]/C

Slack:                    inf
  Source:                 data_in[5]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.234ns (41.297%)  route 0.333ns (58.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  data_in[5] (IN)
                         net (fo=0)                   0.000     0.000    data_in[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  data_in_IBUF[5]_inst/O
                         net (fo=1, routed)           0.333     0.567    UART_transceiver/transmitter/D[5]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[5]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.232ns (40.442%)  route 0.341ns (59.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  data_in_IBUF[2]_inst/O
                         net (fo=1, routed)           0.341     0.573    UART_transceiver/transmitter/D[2]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[2]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.219ns (37.831%)  route 0.360ns (62.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  data_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.360     0.579    UART_transceiver/transmitter/D[4]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[4]/C

Slack:                    inf
  Source:                 tx_enable
                            (input port)
  Destination:            tx_button_controller/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.210ns (36.045%)  route 0.372ns (63.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  tx_enable (IN)
                         net (fo=0)                   0.000     0.000    tx_enable
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  tx_enable_IBUF_inst/O
                         net (fo=1, routed)           0.372     0.581    tx_button_controller/tx_enable_IBUF
    SLICE_X1Y10          FDRE                                         r  tx_button_controller/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    tx_button_controller/CLK
    SLICE_X1Y10          FDRE                                         r  tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 data_in[6]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.218ns (37.141%)  route 0.369ns (62.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    data_in[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  data_in_IBUF[6]_inst/O
                         net (fo=1, routed)           0.369     0.587    UART_transceiver/transmitter/D[6]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            UART_transceiver/receiver/rx_data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.222ns (37.234%)  route 0.374ns (62.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=60, routed)          0.374     0.596    UART_transceiver/receiver/reset_IBUF
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.227ns (37.274%)  route 0.382ns (62.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  data_in_IBUF[7]_inst/O
                         net (fo=1, routed)           0.382     0.609    UART_transceiver/transmitter/D[7]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[7]/C

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.221ns (35.829%)  route 0.396ns (64.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  data_in_IBUF[0]_inst/O
                         net (fo=1, routed)           0.396     0.617    UART_transceiver/transmitter/D[0]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[0]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            UART_transceiver/transmitter/stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.229ns (35.778%)  route 0.412ns (64.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.412     0.641    UART_transceiver/transmitter/D[1]
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X0Y9           FDRE                                         r  UART_transceiver/transmitter/stored_data_reg[1]/C





