{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1448016916953 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "zxgate EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"zxgate\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1448016916969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448016917021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448016917021 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1448016917249 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1448016917261 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448016917431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448016917431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1448016917431 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1448016917431 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4369 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448016917440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4370 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448016917440 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 4371 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1448016917440 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1448016917440 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448016917445 ""}
{ "Info" "ISTA_SDC_FOUND" "zxgate.sdc " "Reading SDC File: 'zxgate.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1448016917881 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "T80s:c_Z80\|IORQ_n " "Node: T80s:c_Z80\|IORQ_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1448016917899 "|zx01xr|T80s:c_Z80|IORQ_n"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1448016917910 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448016917910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448016917910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448016917910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 140.000        clock " " 140.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448016917910 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 280.000          phi " " 280.000          phi" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1448016917910 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1448016917910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50 (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk50 (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448016918134 ""}  } { { "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/ssd/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk50 } } } { "/ssd/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/ssd/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 17 0 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448016918134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:c_top\|res_clk:c_res_clk\|i_phi  " "Automatically promoted node top:c_top\|res_clk:c_res_clk\|i_phi " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:c_Z80\|WR_n " "Destination node T80s:c_Z80\|WR_n" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 90 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { T80s:c_Z80|WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:c_Z80\|RD_n " "Destination node T80s:c_Z80\|RD_n" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 89 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { T80s:c_Z80|RD_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T80s:c_Z80\|IORQ_n " "Destination node T80s:c_Z80\|IORQ_n" {  } { { "Z80/T80s.vhd" "" { Text "/ssd/altera/projects/zxgate/Z80/T80s.vhd" 88 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { T80s:c_Z80|IORQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:c_top\|res_clk:c_res_clk\|i_phi~0 " "Destination node top:c_top\|res_clk:c_res_clk\|i_phi~0" {  } { { "zx97/res_clk.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/res_clk.vhd" 59 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|res_clk:c_res_clk|i_phi~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 3975 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } { { "zx97/res_clk.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/res_clk.vhd" 59 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|res_clk:c_res_clk|i_phi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448016918135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div50\[2\]  " "Automatically promoted node div50\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50\[2\] " "Destination node div50\[2\]" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 287 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50~1 " "Destination node div50~1" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 178 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 2991 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div50~2 " "Destination node div50~2" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 178 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 2992 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal2~1 " "Destination node Equal2~1" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 303 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Equal2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 3548 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 287 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { div50[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448016918135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_n_reset  " "Automatically promoted node s_n_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 176 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { s_n_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448016918135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:c_top\|io81:c_io81\|vsync  " "Automatically promoted node top:c_top\|io81:c_io81\|vsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:c_top\|video81:c_video81\|hsync2 " "Destination node top:c_top\|video81:c_video81\|hsync2" {  } { { "zx97/video81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/video81.vhd" 56 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|video81:c_video81|hsync2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:c_top\|io81:c_io81\|vsync~0 " "Destination node top:c_top\|io81:c_io81\|vsync~0" {  } { { "zx97/io81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/io81.vhd" 22 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|io81:c_io81|vsync~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 2747 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel~0 " "Destination node pixel~0" {  } { { "zx01/zx01xr.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/zx01xr.vhd" 181 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pixel~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 2990 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBLSCAN:scan2x\|ovs " "Destination node DBLSCAN:scan2x\|ovs" {  } { { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 95 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DBLSCAN:scan2x|ovs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBLSCAN:scan2x\|vsync_in_t1 " "Destination node DBLSCAN:scan2x\|vsync_in_t1" {  } { { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 83 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DBLSCAN:scan2x|vsync_in_t1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DBLSCAN:scan2x\|ibank~0 " "Destination node DBLSCAN:scan2x\|ibank~0" {  } { { "zx01/scandbl.vhd" "" { Text "/ssd/altera/projects/zxgate/zx01/scandbl.vhd" 119 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DBLSCAN:scan2x|ibank~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 3547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1448016918135 ""}  } { { "zx97/io81.vhd" "" { Text "/ssd/altera/projects/zxgate/zx97/io81.vhd" 22 -1 0 } } { "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/ssd/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { top:c_top|io81:c_io81|vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1448016918135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1448016918459 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448016918462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1448016918462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448016918468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448016918472 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1448016918475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1448016918475 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1448016918478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1448016918581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1448016918584 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1448016918584 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1448016918622 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1448016919048 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1448016919187 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1448016919191 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1448016919239 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1448016919577 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448016919608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1448016920114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448016921180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1448016921203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1448016922004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448016922004 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1448016922011 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1448016922303 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1448016922721 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1448016922724 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1448016922785 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic replication " "Starting physical synthesis algorithm logic replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1448016922785 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic replication 0 " "Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1448016922869 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1448016922870 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1448016922995 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1448016923227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1448016923630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/ssd/altera/projects/zxgate/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1448016925829 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1448016925829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448016926127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1448016926129 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1448016926129 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1448016926129 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.60 " "Total time spent on timing analysis during the Fitter is 1.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1448016926212 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448016926221 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "31 " "Found 31 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe_n 0 " "Pin \"oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we_n 0 " "Pin \"we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ramcs_n 0 " "Pin \"ramcs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[0\] 0 " "Pin \"a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[1\] 0 " "Pin \"a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[2\] 0 " "Pin \"a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[3\] 0 " "Pin \"a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[4\] 0 " "Pin \"a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[5\] 0 " "Pin \"a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[6\] 0 " "Pin \"a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[7\] 0 " "Pin \"a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[8\] 0 " "Pin \"a\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[9\] 0 " "Pin \"a\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[10\] 0 " "Pin \"a\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[11\] 0 " "Pin \"a\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[12\] 0 " "Pin \"a\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[13\] 0 " "Pin \"a\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a\[14\] 0 " "Pin \"a\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaR 0 " "Pin \"vgaR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaG 0 " "Pin \"vgaG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaB 0 " "Pin \"vgaB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaHS 0 " "Pin \"vgaHS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vgaVS 0 " "Pin \"vgaVS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1448016926308 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1448016926308 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448016927393 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448016927543 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448016928740 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448016928953 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448016928996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/ssd/altera/projects/zxgate/output_files/zxgate.fit.smsg " "Generated suppressed messages file /ssd/altera/projects/zxgate/output_files/zxgate.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1448016929268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448016929826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 11:55:29 2015 " "Processing ended: Fri Nov 20 11:55:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448016929826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448016929826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448016929826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1448016929826 ""}
