
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.85 seconds, memory usage 1510776kB, peak memory usage 1510776kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
go compile
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.75 seconds, memory usage 1445864kB, peak memory usage 1445864kB (SOL-9)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
Source file analysis completed (CIN-68)
Pragma 'hls_design<>' detected on routine 'modulo' (CIN-6)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.65 seconds, memory usage 1445864kB, peak memory usage 1445864kB (SOL-9)
# Error: identifier "modulo" is undefined (CRD-20)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go compile
# Error: identifier "modulo" is undefined (CRD-20)
go analyze
# Error: identifier "twiddle" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
solution file add ./src/ntt_tb.cpp -exclude true
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIF' (CIN-6)
solution file add ./src/ntt.cpp
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/src/ntt.cpp (CIN-69)
# Error: go analyze: Failed analyze
/INPUTFILES/1
# Warning: last line of file ends without a newline (CRD-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.71 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/catapult.log"
/INPUTFILES/2

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 63, Real ops = 23, Vars = 27 (SOL-21)
# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIF.v2': elapsed time 2.19 seconds, memory usage 1510776kB, peak memory usage 1510776kB (SOL-9)
Inlining routine 'operator>=<64, true>' (CIN-14)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v2/CDesignChecker/design_checker.sh'
Found top design routine 'inPlaceNTT_DIF' specified by directive (CIN-52)
Found design routine 'modulo' specified by directive (CIN-52)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' iterated at most 1025 times. (LOOP-2)
Inlining routine 'inPlaceNTT_DIF' (CIN-14)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' iterated at most 10 times. (LOOP-2)
Synthesizing routine 'inPlaceNTT_DIF' (CIN-13)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIF.v2' (SOL-8)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
INOUT port 'twiddle' is only used as an input. (OPT-10)
Optimizing block '/inPlaceNTT_DIF' ... (CIN-4)
Inlining routine 'modulo' (CIN-14)
Synthesizing routine 'modulo' (CIN-13)
Design 'inPlaceNTT_DIF' was read (SOL-1)
Optimizing block '/inPlaceNTT_DIF/modulo' ... (CIN-4)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 63, Real ops = 23, Vars = 27 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.77 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
# Info: Branching solution 'inPlaceNTT_DIF.v3' at state 'compile' (PRJ-2)
go libraries
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
solution library add Xilinx_RAMS
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v3/CDesignChecker/design_checker.sh'
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
# Info: Design complexity at end of 'libraries': Total ops = 63, Real ops = 23, Vars = 27 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIF.v2': elapsed time 0.26 seconds, memory usage 1510776kB, peak memory usage 1510776kB (SOL-9)
go libraries
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIF.v2' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 64, Real ops = 23, Vars = 28 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.24 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
go extract

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 359, Real ops = 96, Vars = 93 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v6': elapsed time 1.09 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
N_UNROLL parameter 8 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 8
directive set /inPlaceNTT_DIF/core/COMP_LOOP -UNROLL 8
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v6/CDesignChecker/design_checker.sh'
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
# Info: Branching solution 'inPlaceNTT_DIF.v6' at state 'assembly' (PRJ-2)
go extract
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 8
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 8
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 128
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 128
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 8
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 128
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 128
# Info: Design complexity at end of 'loops': Total ops = 198, Real ops = 55, Vars = 60 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v5': elapsed time 1.11 seconds, memory usage 1452036kB, peak memory usage 1452036kB (SOL-9)
N_UNROLL parameter 4 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 4
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 4
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v5/CDesignChecker/design_checker.sh'
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 4
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 4
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v5' (SOL-8)
go extract
# Info: Branching solution 'inPlaceNTT_DIF.v5' at state 'assembly' (PRJ-2)
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 256
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 256
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 256
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 256
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 4
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
# Info: Design complexity at end of 'loops': Total ops = 118, Real ops = 34, Vars = 43 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v4': elapsed time 0.60 seconds, memory usage 1386500kB, peak memory usage 1386500kB (SOL-9)
/inPlaceNTT_DIF/vec:rsc/INTERLEAVE 2
directive set /inPlaceNTT_DIF/vec:rsc -INTERLEAVE 2
# Info: Branching solution 'inPlaceNTT_DIF.v4' at state 'assembly' (PRJ-2)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v4/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/twiddle:rsc/BLOCK_SIZE 512
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
directive set /inPlaceNTT_DIF/twiddle:rsc -BLOCK_SIZE 512
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v4' (SOL-8)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
go extract
N_UNROLL parameter 2 not an exact divisor of 1025, the total number of loop iterations. (LOOP-8)
/inPlaceNTT_DIF/vec:rsc/BLOCK_SIZE 512
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
directive set /inPlaceNTT_DIF/vec:rsc -BLOCK_SIZE 512
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIF/twiddle:rsc/INTERLEAVE 2
directive set /inPlaceNTT_DIF/twiddle:rsc -INTERLEAVE 2
/inPlaceNTT_DIF/core/COMP_LOOP/UNROLL 2
# Info: Design complexity at end of 'loops': Total ops = 73, Real ops = 23, Vars = 34 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIF.v3': elapsed time 0.04 seconds, memory usage 1380324kB, peak memory usage 1380324kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIF.v3' (SOL-8)
Loop '/inPlaceNTT_DIF/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIF/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 964, Real ops = 96, Vars = 127 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIF.v6': elapsed time 2.69 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(7)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Resource '/inPlaceNTT_DIF/vec:rsc' split into 1 x 8 blocks (MEM-11)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(4)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(3)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(6)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(5)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(0)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Resource '/inPlaceNTT_DIF/twiddle:rsc' split into 1 x 8 blocks (MEM-11)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(2)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/twiddle:rsc(0)(1)' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIF/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 128 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIF/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIF/modulo/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 952, Real ops = 94, Vars = 118 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIF.v6': elapsed time 0.70 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
Module 'modulo_7c916ad59326b02df02b1a80099f3e2761bb_0' in the cache is valid & accepted for CCORE 'modulo_7c916ad59326b02df02b1a80099f3e2761bb' (TD-3)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
Module for CCORE 'modulo_7c916ad59326b02df02b1a80099f3e2761bb' has been successfully synthesized (TD-4)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/td_ccore_solutions/modulo_7c916ad59326b02df02b1a80099f3e2761bb_0/.sif/solIndex_2_ff84c70c-29d0-4b21-96a7-5db870353fd9.xml' ... (LIB-129)
# Info: Design complexity at end of 'architect': Total ops = 2056, Real ops = 409, Vars = 285 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIF.v6': elapsed time 2.37 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
Design 'inPlaceNTT_DIF' contains '409' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIF.v6' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 2056, Real ops = 409, Vars = 285 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIF.v6': elapsed time 73.39 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF.v6': elapsed time 53.49 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-15)
# Info: Optimized LOOP '/inPlaceNTT_DIF/core/COMP_LOOP': Latency = 321237, Area (Datapath, Register, Total) = 92631.62, 0.00, 92631.62 (CRAAS-18)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIF/core' (total length 310922 c-steps) (SCHD-8)
Prescheduled LOOP '/inPlaceNTT_DIF/core/core:rlp' (0 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIF/core': Latency = 321237, Area (Datapath, Register, Total) = 176710.55, 0.00, 176710.55 (CRAAS-11)
Prescheduled LOOP '/inPlaceNTT_DIF/core/VEC_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF/core/COMP_LOOP' (241 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIF/core/main' (2 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
Prescheduled LOOP '/inPlaceNTT_DIF/core/STAGE_LOOP' (2 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Select qualified components for data operations ... (CRAAS-3)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIF.v6': elapsed time 23.61 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-15)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIF/core': Latency = 321237, Area (Datapath, Register, Total) = 92631.62, 0.00, 92631.62 (CRAAS-12)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 25306, Real ops = 314, Vars = 623 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIF.v6': elapsed time 30.74 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
Global signal 'twiddle:rsc(0)(1).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(7).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'twiddle:rsc(0)(6).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(7).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(6).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(6)i' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIF' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIF' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIF' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(2):obj' (LIB-3)
Global signal 'vec:rsc(0)(0).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIF' for component 'r:rsci' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'vec:rsc(0)(0).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'vec:rsc(0)(0).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'twiddle:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc.triosy(0)(4):obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
Report written to file 'cycle.rpt'
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIF' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIF/core' (CRAAS-1)
Global signal 'vec:rsc(0)(1).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
# Warning: Input port 'r:rsc.dat' is never used. (OPT-4)
Global signal 'vec:rsc(0)(2).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(1).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIF.v6': elapsed time 23.93 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-15)
Global signal 'vec:rsc(0)(0).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(1).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(3).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(2).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(4).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(4).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(5).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(5).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(4).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(3).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(4).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(4).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(6).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(6).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(6).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(6).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(5).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(5).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(6).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(5).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(7).wadr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(1).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(1)i' (LIB-3)
Global signal 'twiddle:rsc(0)(0).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(7).radr' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(7).q' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(7).d' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(7).we' added to design 'inPlaceNTT_DIF' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(3).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(3)i' (LIB-3)
Global signal 'twiddle:rsc(0)(5).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(5)i' (LIB-3)
Global signal 'twiddle:rsc(0)(4).radr' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(4)i' (LIB-3)
Global signal 'twiddle:rsc(0)(2).q' added to design 'inPlaceNTT_DIF' for component 'twiddle:rsc(0)(2)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 6304, Real ops = 2642, Vars = 587 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIF.v6': elapsed time 15.98 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
Creating shared register 'tmp#21.sva#3' for variables 'tmp#21.sva#3, tmp#23.sva#3, COMP_LOOP:tmp:mux1h#5.itm, tmp#22.sva#3' (3 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)
Creating shared register 'COMP_LOOP-2:tmp:mul.idiv.sva' for variables 'COMP_LOOP-2:tmp:mul.idiv.sva, COMP_LOOP-4:tmp:mul.idiv.sva, COMP_LOOP-6:tmp:mul.idiv.sva' (2 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:nor#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#3.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor#5.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:nor.itm' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#16.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#23.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#33.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#6.itm' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#12.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#19.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#2.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#29.itm' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#15.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#15.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#22.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#32.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#5.itm' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#14.itm' for variables 'COMP_LOOP:tmp:COMP_LOOP:tmp:and#14.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#21.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#31.itm, COMP_LOOP:tmp:COMP_LOOP:tmp:and#4.itm' (3 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:tmp:mux1h#3.itm' for variables 'COMP_LOOP:tmp:mux1h#3.itm, tmp#21.sva#1, tmp#21.sva#2' (2 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP-1:acc#8.itm' for variables 'COMP_LOOP-1:acc#8.itm, COMP_LOOP-2:acc#8.itm, COMP_LOOP-3:acc#8.itm, COMP_LOOP-4:acc#8.itm, COMP_LOOP-5:acc#8.itm, COMP_LOOP-6:acc#8.itm, COMP_LOOP-7:acc#8.itm, COMP_LOOP-8:acc#8.itm, COMP_LOOP:modulo(return)#17.sva, COMP_LOOP:modulo(return)#18.sva, COMP_LOOP:modulo(return)#19.sva, COMP_LOOP:modulo(return)#2.sva, COMP_LOOP:modulo(return)#20.sva, COMP_LOOP:modulo(return)#21.sva, COMP_LOOP:modulo(return)#22.sva, COMP_LOOP:modulo(return)#23.sva, COMP_LOOP-1:mul.itm, COMP_LOOP-2:mul.itm, COMP_LOOP-3:mul.itm, COMP_LOOP-4:mul.itm, COMP_LOOP-5:mul.itm, COMP_LOOP-6:mul.itm, COMP_LOOP-7:mul.itm, COMP_LOOP-8:mul.itm, tmp#1.lpi#4.dfm, tmp#10.lpi#4.dfm, tmp#12.lpi#4.dfm, tmp#14.lpi#4.dfm, tmp#2.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp#8.lpi#4.dfm, tmp#21.sva#5, tmp#23.sva#5' (33 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 5548, Real ops = 2200, Vars = 5033 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIF.v6': elapsed time 7.90 seconds, memory usage 1585156kB, peak memory usage 1585156kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Design complexity at end of 'extract': Total ops = 5462, Real ops = 2142, Vars = 558 (SOL-21)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIF.v6': elapsed time 26.59 seconds, memory usage 1781764kB, peak memory usage 1781764kB (SOL-9)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIF.v6': elapsed time 23.60 seconds, memory usage 1781764kB, peak memory usage 1781764kB (SOL-15)
Add dependent file: ../td_ccore_solutions/modulo_7c916ad59326b02df02b1a80099f3e2761bb_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
order file name is: rtl.vhdl_order_sim.txt
Report written to file 'rtl.rpt'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Generating scverify_top.cpp ()
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v6/concat_sim_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v6/concat_sim_rtl.v
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ../td_ccore_solutions/modulo_7c916ad59326b02df02b1a80099f3e2761bb_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIF.v6' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v6/concat_rtl.vhdl
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: ./rtl.vhdl
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: ../td_ccore_solutions/modulo_7c916ad59326b02df02b1a80099f3e2761bb_0/rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
order file name is: rtl.v_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Netlist written to file 'rtl.v' (NET-4)
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIF_precomp/Catapult_1/inPlaceNTT_DIF.v6/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ../td_ccore_solutions/modulo_7c916ad59326b02df02b1a80099f3e2761bb_0/rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
