01:03:25 INFO  : Registering command handlers for SDK TCF services
01:03:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\kyle\Desktop\dev\main\rtl\verilog\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
01:03:28 INFO  : XSCT server has started successfully.
01:03:28 INFO  : Successfully done setting XSCT server connection channel  
01:03:28 INFO  : Successfully done setting SDK workspace  
01:03:28 INFO  : Processing command line option -hwspec C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/design_1_wrapper.hdf.
01:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA" && level==0} -index 0' command is executed.
01:06:00 INFO  : FPGA configured successfully with bitstream "C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/download.bit"
01:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA" && level==0} -index 0' command is executed.
01:06:19 INFO  : 'fpga -state' command is executed.
01:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:19 INFO  : Jtag cable 'Digilent Cmod A7 - 35T 210328A4168CA' is selected.
01:06:19 INFO  : 'jtag frequency' command is executed.
01:06:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:06:19 INFO  : Context for processor 'microblaze_0' is selected.
01:06:19 INFO  : Processor reset is completed for 'microblaze_0'.
01:06:19 INFO  : Context for processor 'microblaze_0' is selected.
01:06:19 INFO  : The application 'C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/proj-code/Debug/proj-code.elf' is downloaded to processor 'microblaze_0'.
01:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
dow C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/proj-code/Debug/proj-code.elf
----------------End of Script----------------

01:06:19 INFO  : Memory regions updated for context PA
01:06:19 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
01:06:19 INFO  : Context for processor 'microblaze_0' is selected.
01:06:19 INFO  : 'con' command is executed.
01:06:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
con
----------------End of Script----------------

01:06:20 INFO  : Launch script is exported to file 'C:\Users\kyle\Desktop\dev\main\rtl\verilog\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_proj-code.elf_on_local.tcl'
01:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA" && level==0} -index 0' command is executed.
01:07:28 INFO  : FPGA configured successfully with bitstream "C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/download.bit"
01:07:36 INFO  : Disconnected from the channel tcfchan#1.
01:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA" && level==0} -index 0' command is executed.
01:07:37 INFO  : 'fpga -state' command is executed.
01:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:38 INFO  : Jtag cable 'Digilent Cmod A7 - 35T 210328A4168CA' is selected.
01:07:38 INFO  : 'jtag frequency' command is executed.
01:07:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:07:38 INFO  : Context for processor 'microblaze_0' is selected.
01:07:38 INFO  : Processor reset is completed for 'microblaze_0'.
01:07:38 INFO  : Context for processor 'microblaze_0' is selected.
01:07:38 INFO  : The application 'C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/proj-code/Debug/proj-code.elf' is downloaded to processor 'microblaze_0'.
01:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
dow C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/proj-code/Debug/proj-code.elf
----------------End of Script----------------

01:07:38 INFO  : Memory regions updated for context PA
01:07:38 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
01:07:38 INFO  : Context for processor 'microblaze_0' is selected.
01:07:38 INFO  : 'con' command is executed.
01:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
con
----------------End of Script----------------

01:07:38 INFO  : Launch script is exported to file 'C:\Users\kyle\Desktop\dev\main\rtl\verilog\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_proj-code.elf_on_local.tcl'
01:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA" && level==0} -index 0' command is executed.
01:08:15 INFO  : FPGA configured successfully with bitstream "C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/download.bit"
01:08:27 INFO  : Disconnected from the channel tcfchan#2.
01:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA" && level==0} -index 0' command is executed.
01:08:28 INFO  : 'fpga -state' command is executed.
01:08:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:28 INFO  : Jtag cable 'Digilent Cmod A7 - 35T 210328A4168CA' is selected.
01:08:28 INFO  : 'jtag frequency' command is executed.
01:08:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:08:28 INFO  : Context for processor 'microblaze_0' is selected.
01:08:28 INFO  : Processor reset is completed for 'microblaze_0'.
01:08:28 INFO  : Context for processor 'microblaze_0' is selected.
01:08:28 INFO  : The application 'C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/proj-code/Debug/proj-code.elf' is downloaded to processor 'microblaze_0'.
01:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
dow C:/Users/kyle/Desktop/dev/main/rtl/verilog/project_1/project_1.sdk/proj-code/Debug/proj-code.elf
----------------End of Script----------------

01:08:28 INFO  : Memory regions updated for context PA
01:08:28 INFO  : Memory regions updated for context MicroBlaze Debug Module at USER2
01:08:28 INFO  : Context for processor 'microblaze_0' is selected.
01:08:28 INFO  : 'con' command is executed.
01:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Cmod A7 - 35T 210328A4168CA"} -index 0
con
----------------End of Script----------------

01:08:28 INFO  : Launch script is exported to file 'C:\Users\kyle\Desktop\dev\main\rtl\verilog\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_proj-code.elf_on_local.tcl'
01:09:11 INFO  : Disconnected from the channel tcfchan#3.
