#           time             counts unit events
     0.050073372         47,188,056      mem_inst_retired.any                                          (39.38%)
     0.050073372             19,659      branch-misses                                                 (43.44%)
     0.050073372        106,918,566      instructions              #    0.84  insn per cycle           (51.51%)
     0.050073372        127,984,128      cycles                                                        (51.52%)
     0.050073372            823,053      L1-icache-load-misses                                         (51.52%)
     0.050073372         24,287,390      L1-dcache-loads                                               (44.47%)
     0.050073372          2,167,985      L1-dcache-load-misses     #    8.93% of all L1-dcache accesses  (40.39%)
     0.050073372             49,882      L2-loads                                                      (32.32%)
     0.050073372             22,706      L2-load-misses            #   47.15% of all LL-cache accesses  (32.32%)
     0.050073372             46,436      LLC-loads                                                     (32.32%)
     0.050073372             18,752      LLC-load-misses           #   38.94% of all LL-cache accesses  (32.32%)
     0.100555611         62,301,358      mem_inst_retired.any                                          (31.68%)
     0.100555611             14,089      branch-misses                                                 (35.66%)
     0.100555611        126,343,192      instructions              #    0.97  insn per cycle           (51.51%)
     0.100555611        130,564,398      cycles                                                        (52.47%)
     0.100555611            631,041      L1-icache-load-misses                                         (52.46%)
     0.100555611         24,887,341      L1-dcache-loads                                               (52.46%)
     0.100555611          2,204,618      L1-dcache-load-misses     #    8.86% of all L1-dcache accesses  (48.53%)
     0.100555611             49,235      L2-loads                                                      (31.70%)
     0.100555611             19,924      L2-load-misses            #   40.61% of all LL-cache accesses  (31.68%)
     0.100555611             48,897      LLC-loads                                                     (31.69%)
     0.100555611             20,685      LLC-load-misses           #   42.16% of all LL-cache accesses  (31.69%)
     0.151009736         55,737,032      mem_inst_retired.any                                          (31.71%)
     0.151009736             15,621      branch-misses                                                 (31.71%)
     0.151009736        111,154,046      instructions              #    0.85  insn per cycle           (39.63%)
     0.151009736        130,507,545      cycles                                                        (46.60%)
     0.151009736          1,711,675      L1-icache-load-misses                                         (52.43%)
     0.151009736         25,918,224      L1-dcache-loads                                               (52.43%)
     0.151009736          2,401,133      L1-dcache-load-misses     #    9.26% of all L1-dcache accesses  (52.44%)
     0.151009736             33,751      L2-loads                                                      (37.56%)
     0.151009736              4,486      L2-load-misses            #   15.28% of all LL-cache accesses  (31.72%)
     0.151009736             24,953      LLC-loads                                                     (31.72%)
     0.151009736              7,416      LLC-load-misses           #   25.27% of all LL-cache accesses  (31.71%)
     0.201322235         47,094,911      mem_inst_retired.any                                          (31.79%)
     0.201322235             15,234      branch-misses                                                 (31.79%)
     0.201322235        109,154,438      instructions              #    0.84  insn per cycle           (39.74%)
     0.201322235        130,070,385      cycles                                                        (39.74%)
     0.201322235            814,939      L1-icache-load-misses                                         (41.84%)
     0.201322235         43,069,352      L1-dcache-loads                                               (49.81%)
     0.201322235          2,154,788      L1-dcache-load-misses     #    5.00% of all L1-dcache accesses  (52.30%)
     0.201322235            385,143      L2-loads                                                      (44.35%)
     0.201322235            193,798      L2-load-misses            #   77.06% of all LL-cache accesses  (42.27%)
     0.201322235            117,805      LLC-loads                                                     (34.32%)
     0.201322235             10,770      LLC-load-misses           #    4.28% of all LL-cache accesses  (31.81%)
     0.251633064         83,924,695      mem_inst_retired.any                                          (31.80%)
     0.251633064            217,075      branch-misses                                                 (31.80%)
     0.251633064        190,591,540      instructions              #    1.46  insn per cycle           (39.75%)
     0.251633064        130,245,410      cycles                                                        (39.75%)
     0.251633064             14,410      L1-icache-load-misses                                         (39.75%)
     0.251633064         59,595,068      L1-dcache-loads                                               (39.75%)
     0.251633064          5,944,120      L1-dcache-load-misses     #    9.97% of all L1-dcache accesses  (45.20%)
     0.251633064            371,046      L2-loads                                                      (44.35%)
     0.251633064            427,235      L2-load-misses            #   92.04% of all LL-cache accesses  (44.35%)
     0.251633064            557,336      LLC-loads                                                     (44.35%)
     0.251633064            575,139      LLC-load-misses           #  123.90% of all LL-cache accesses  (38.91%)
     0.301947228         85,781,083      mem_inst_retired.any                                          (43.50%)
     0.301947228             37,782      branch-misses                                                 (35.55%)
     0.301947228        175,611,532      instructions              #    1.35  insn per cycle           (43.48%)
     0.301947228        130,073,018      cycles                                                        (39.73%)
     0.301947228             24,837      L1-icache-load-misses                                         (39.73%)
     0.301947228         40,606,197      L1-dcache-loads                                               (39.73%)
     0.301947228         10,446,476      L1-dcache-load-misses     #   25.73% of all L1-dcache accesses  (39.72%)
     0.301947228            109,390      L2-loads                                                      (32.66%)
     0.301947228             94,703      L2-load-misses            #   86.38% of all LL-cache accesses  (40.60%)
     0.301947228            109,879      LLC-loads                                                     (44.37%)
     0.301947228             79,641      LLC-load-misses           #   72.64% of all LL-cache accesses  (44.37%)
     0.352378487         83,055,821      mem_inst_retired.any                                          (44.48%)
     0.352378487             31,552      branch-misses                                                 (44.47%)
     0.352378487        160,949,568      instructions              #    1.24  insn per cycle           (52.40%)
     0.352378487        130,317,374      cycles                                                        (48.20%)
     0.352378487             23,721      L1-icache-load-misses                                         (40.28%)
     0.352378487         46,192,984      L1-dcache-loads                                               (39.66%)
     0.352378487         12,015,256      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (39.66%)
     0.352378487            103,449      L2-loads                                                      (31.73%)
     0.352378487             66,185      L2-load-misses            #   71.91% of all LL-cache accesses  (31.73%)
     0.352378487             80,618      LLC-loads                                                     (35.91%)
     0.352378487             60,760      LLC-load-misses           #   66.02% of all LL-cache accesses  (43.84%)
     0.402801769         81,035,186      mem_inst_retired.any                                          (39.06%)
     0.402801769             42,405      branch-misses                                                 (44.48%)
     0.402801769        184,000,290      instructions              #    1.41  insn per cycle           (52.41%)
     0.402801769        130,445,268      cycles                                                        (52.41%)
     0.402801769             14,215      L1-icache-load-misses                                         (52.42%)
     0.402801769         53,843,753      L1-dcache-loads                                               (45.11%)
     0.402801769         12,406,934      L1-dcache-load-misses     #   23.04% of all L1-dcache accesses  (39.66%)
     0.402801769            135,412      L2-loads                                                      (31.72%)
     0.402801769             94,857      L2-load-misses            #   71.61% of all LL-cache accesses  (31.72%)
     0.402801769            129,504      LLC-loads                                                     (31.71%)
     0.402801769             95,171      LLC-load-misses           #   71.85% of all LL-cache accesses  (31.73%)
     0.453246375        101,345,335      mem_inst_retired.any                                          (31.72%)
     0.453246375             10,154      branch-misses                                                 (34.23%)
     0.453246375        206,980,441      instructions              #    1.59  insn per cycle           (50.08%)
     0.453246375        130,460,230      cycles                                                        (52.42%)
     0.453246375             14,887      L1-icache-load-misses                                         (52.43%)
     0.453246375         52,120,049      L1-dcache-loads                                               (52.43%)
     0.453246375         12,030,328      L1-dcache-load-misses     #   23.08% of all L1-dcache accesses  (49.94%)
     0.453246375            114,495      L2-loads                                                      (31.71%)
     0.453246375             72,202      L2-load-misses            #   72.62% of all LL-cache accesses  (31.71%)
     0.453246375             84,359      LLC-loads                                                     (31.71%)
     0.453246375             54,657      LLC-load-misses           #   54.97% of all LL-cache accesses  (31.71%)
     0.503591325         77,097,180      mem_inst_retired.any                                          (31.77%)
     0.503591325             57,678      branch-misses                                                 (31.76%)
     0.503591325        162,411,042      instructions              #    1.25  insn per cycle           (39.71%)
     0.503591325        130,200,466      cycles                                                        (45.35%)
     0.503591325             14,786      L1-icache-load-misses                                         (52.34%)
     0.503591325         46,778,457      L1-dcache-loads                                               (52.34%)
     0.503591325         11,555,335      L1-dcache-load-misses     #   24.70% of all L1-dcache accesses  (52.33%)
     0.503591325            128,751      L2-loads                                                      (38.80%)
     0.503591325             98,680      L2-load-misses            #   75.85% of all LL-cache accesses  (31.80%)
     0.503591325            131,431      LLC-loads                                                     (31.77%)
     0.503591325             93,825      LLC-load-misses           #   72.12% of all LL-cache accesses  (31.77%)
     0.553926818        100,869,306      mem_inst_retired.any                                          (31.79%)
     0.553926818              9,450      branch-misses                                                 (31.79%)
     0.553926818        227,478,953      instructions              #    1.75  insn per cycle           (39.73%)
     0.553926818        130,232,171      cycles                                                        (39.73%)
     0.553926818             15,227      L1-icache-load-misses                                         (40.68%)
     0.553926818         59,603,600      L1-dcache-loads                                               (48.62%)
     0.553926818         12,237,446      L1-dcache-load-misses     #   20.53% of all L1-dcache accesses  (52.32%)
     0.553926818            121,294      L2-loads                                                      (44.37%)
     0.553926818             92,149      L2-load-misses            #   78.74% of all LL-cache accesses  (43.45%)
     0.553926818            112,759      LLC-loads                                                     (35.50%)
     0.553926818             69,412      LLC-load-misses           #   59.31% of all LL-cache accesses  (31.79%)
     0.604231069         82,694,211      mem_inst_retired.any                                          (32.13%)
     0.604231069             60,070      branch-misses                                                 (31.80%)
     0.604231069        168,658,031      instructions              #    1.30  insn per cycle           (39.75%)
     0.604231069        130,146,065      cycles                                                        (39.75%)
     0.604231069             11,440      L1-icache-load-misses                                         (39.76%)
     0.604231069         50,843,770      L1-dcache-loads                                               (39.75%)
     0.604231069         13,288,389      L1-dcache-load-misses     #   26.14% of all L1-dcache accesses  (44.01%)
     0.604231069            135,735      L2-loads                                                      (44.01%)
     0.604231069             98,281      L2-load-misses            #   72.69% of all LL-cache accesses  (44.33%)
     0.604231069            134,662      LLC-loads                                                     (44.34%)
     0.604231069             95,851      LLC-load-misses           #   70.90% of all LL-cache accesses  (40.11%)
     0.654583466         95,225,655      mem_inst_retired.any                                          (44.39%)
     0.654583466             16,176      branch-misses                                                 (36.77%)
     0.654583466        218,221,090      instructions              #    1.68  insn per cycle           (44.71%)
     0.654583466        130,252,596      cycles                                                        (39.71%)
     0.654583466             16,157      L1-icache-load-misses                                         (39.71%)
     0.654583466         62,939,624      L1-dcache-loads                                               (39.72%)
     0.654583466         12,229,977      L1-dcache-load-misses     #   19.43% of all L1-dcache accesses  (39.71%)
     0.654583466            129,936      L2-loads                                                      (31.77%)
     0.654583466             96,172      L2-load-misses            #   76.00% of all LL-cache accesses  (39.39%)
     0.654583466            123,156      LLC-loads                                                     (44.40%)
     0.654583466             78,187      LLC-load-misses           #   61.79% of all LL-cache accesses  (44.40%)
     0.704893355         90,909,808      mem_inst_retired.any                                          (44.34%)
     0.704893355             41,826      branch-misses                                                 (44.35%)
     0.704893355        188,046,612      instructions              #    1.44  insn per cycle           (52.30%)
     0.704893355        130,138,245      cycles                                                        (49.36%)
     0.704893355             10,510      L1-icache-load-misses                                         (41.40%)
     0.704893355         49,800,137      L1-dcache-loads                                               (39.75%)
     0.704893355         12,929,014      L1-dcache-load-misses     #   25.96% of all L1-dcache accesses  (39.75%)
     0.704893355            128,225      L2-loads                                                      (31.79%)
     0.704893355             88,511      L2-load-misses            #   74.15% of all LL-cache accesses  (31.80%)
     0.704893355            110,519      LLC-loads                                                     (34.74%)
     0.704893355             77,771      LLC-load-misses           #   65.15% of all LL-cache accesses  (42.68%)
     0.755218823         83,441,408      mem_inst_retired.any                                          (38.11%)
     0.755218823             42,031      branch-misses                                                 (44.36%)
     0.755218823        185,495,496      instructions              #    1.42  insn per cycle           (52.31%)
     0.755218823        130,194,964      cycles                                                        (52.31%)
     0.755218823             16,910      L1-icache-load-misses                                         (52.31%)
     0.755218823         60,718,119      L1-dcache-loads                                               (46.02%)
     0.755218823         12,039,237      L1-dcache-load-misses     #   19.83% of all L1-dcache accesses  (39.74%)
     0.755218823            122,690      L2-loads                                                      (31.79%)
     0.755218823             98,311      L2-load-misses            #   75.12% of all LL-cache accesses  (31.79%)
     0.755218823            139,061      LLC-loads                                                     (31.79%)
     0.755218823             95,534      LLC-load-misses           #   73.00% of all LL-cache accesses  (31.79%)
     0.805535153         93,524,692      mem_inst_retired.any                                          (31.80%)
     0.805535153             15,186      branch-misses                                                 (33.48%)
     0.805535153        207,574,249      instructions              #    1.60  insn per cycle           (49.38%)
     0.805535153        130,111,430      cycles                                                        (52.30%)
     0.805535153             19,150      L1-icache-load-misses                                         (52.31%)
     0.805535153         53,749,504      L1-dcache-loads                                               (52.31%)
     0.805535153         12,188,762      L1-dcache-load-misses     #   22.68% of all L1-dcache accesses  (50.65%)
     0.805535153            126,802      L2-loads                                                      (31.79%)
     0.805535153             89,190      L2-load-misses            #   75.02% of all LL-cache accesses  (31.79%)
     0.805535153            110,968      LLC-loads                                                     (31.79%)
     0.805535153             71,994      LLC-load-misses           #   60.56% of all LL-cache accesses  (31.78%)
     0.855851736         73,975,724      mem_inst_retired.any                                          (31.80%)
     0.855851736             55,252      branch-misses                                                 (31.80%)
     0.855851736        155,778,534      instructions              #    1.20  insn per cycle           (39.75%)
     0.855851736        130,118,651      cycles                                                        (44.77%)
     0.855851736             18,095      L1-icache-load-misses                                         (52.31%)
     0.855851736         51,360,164      L1-dcache-loads                                               (52.30%)
     0.855851736         11,156,218      L1-dcache-load-misses     #   21.72% of all L1-dcache accesses  (52.30%)
     0.855851736            104,575      L2-loads                                                      (39.35%)
     0.855851736             86,140      L2-load-misses            #   73.95% of all LL-cache accesses  (31.79%)
     0.855851736            128,385      LLC-loads                                                     (31.79%)
     0.855851736             92,611      LLC-load-misses           #   79.51% of all LL-cache accesses  (31.80%)
     0.906225857         66,251,274      mem_inst_retired.any                                          (31.76%)
     0.906225857             29,194      branch-misses                                                 (31.76%)
     0.906225857        160,748,678      instructions              #    1.23  insn per cycle           (39.70%)
     0.906225857        130,204,221      cycles                                                        (39.68%)
     0.906225857             18,899      L1-icache-load-misses                                         (40.12%)
     0.906225857         52,247,470      L1-dcache-loads                                               (48.06%)
     0.906225857          9,854,562      L1-dcache-load-misses     #   18.86% of all L1-dcache accesses  (52.36%)
     0.906225857            102,529      L2-loads                                                      (44.42%)
     0.906225857             80,614      L2-load-misses            #   74.10% of all LL-cache accesses  (44.02%)
     0.906225857            115,043      LLC-loads                                                     (36.11%)
     0.906225857             83,560      LLC-load-misses           #   76.81% of all LL-cache accesses  (31.76%)
     0.956581631         68,047,014      mem_inst_retired.any                                          (32.79%)
     0.956581631             39,932      branch-misses                                                 (31.77%)
     0.956581631        127,985,455      instructions              #    0.98  insn per cycle           (39.72%)
     0.956581631        130,100,315      cycles                                                        (39.71%)
     0.956581631             12,119      L1-icache-load-misses                                         (39.71%)
     0.956581631         38,779,246      L1-dcache-loads                                               (39.71%)
     0.956581631          9,694,186      L1-dcache-load-misses     #   25.00% of all L1-dcache accesses  (43.35%)
     0.956581631            116,964      L2-loads                                                      (43.35%)
     0.956581631             83,765      L2-load-misses            #   76.86% of all LL-cache accesses  (44.40%)
     0.956581631            101,001      LLC-loads                                                     (44.40%)
     0.956581631             75,947      LLC-load-misses           #   69.69% of all LL-cache accesses  (40.79%)
     1.007033071         64,622,479      mem_inst_retired.any                                          (44.51%)
     1.007033071             38,800      branch-misses                                                 (37.62%)
     1.007033071        133,032,136      instructions              #    1.02  insn per cycle           (45.54%)
     1.007033071        130,410,962      cycles                                                        (39.64%)
     1.007033071             15,454      L1-icache-load-misses                                         (39.64%)
     1.007033071         38,992,266      L1-dcache-loads                                               (39.64%)
     1.007033071         10,167,228      L1-dcache-load-misses     #   26.07% of all L1-dcache accesses  (39.63%)
     1.007033071            114,700      L2-loads                                                      (31.71%)
     1.007033071             82,126      L2-load-misses            #   76.44% of all LL-cache accesses  (38.58%)
     1.007033071            100,172      LLC-loads                                                     (44.50%)
     1.007033071             81,394      LLC-load-misses           #   75.76% of all LL-cache accesses  (44.50%)
     1.057423799         72,070,951      mem_inst_retired.any                                          (44.42%)
     1.057423799             26,073      branch-misses                                                 (44.42%)
     1.057423799        158,119,080      instructions              #    1.22  insn per cycle           (52.36%)
     1.057423799        130,118,604      cycles                                                        (50.33%)
     1.057423799             21,517      L1-icache-load-misses                                         (42.39%)
     1.057423799         44,760,809      L1-dcache-loads                                               (39.70%)
     1.057423799          8,120,210      L1-dcache-load-misses     #   18.14% of all L1-dcache accesses  (39.70%)
     1.057423799             79,193      L2-loads                                                      (31.76%)
     1.057423799             73,748      L2-load-misses            #   77.99% of all LL-cache accesses  (31.76%)
     1.057423799            109,919      LLC-loads                                                     (33.77%)
     1.057423799             78,026      LLC-load-misses           #   82.52% of all LL-cache accesses  (41.71%)
     1.107754751         63,778,896      mem_inst_retired.any                                          (37.05%)
     1.107754751             46,618      branch-misses                                                 (44.37%)
     1.107754751        130,337,305      instructions              #    1.00  insn per cycle           (52.32%)
     1.107754751        130,082,180      cycles                                                        (52.32%)
     1.107754751             22,452      L1-icache-load-misses                                         (52.33%)
     1.107754751         39,733,149      L1-dcache-loads                                               (47.09%)
     1.107754751         10,197,412      L1-dcache-load-misses     #   25.66% of all L1-dcache accesses  (39.73%)
     1.107754751            112,132      L2-loads                                                      (31.78%)
     1.107754751             77,777      L2-load-misses            #   70.37% of all LL-cache accesses  (31.78%)
     1.107754751            108,930      LLC-loads                                                     (31.78%)
     1.107754751             79,543      LLC-load-misses           #   71.96% of all LL-cache accesses  (31.78%)
     1.158103184         70,102,738      mem_inst_retired.any                                          (31.78%)
     1.158103184              5,565      branch-misses                                                 (32.40%)
     1.158103184        158,197,121      instructions              #    1.22  insn per cycle           (48.29%)
     1.158103184        130,097,006      cycles                                                        (52.33%)
     1.158103184             13,639      L1-icache-load-misses                                         (52.32%)
     1.158103184         45,649,579      L1-dcache-loads                                               (52.32%)
     1.158103184          8,360,586      L1-dcache-load-misses     #   18.31% of all L1-dcache accesses  (51.74%)
     1.158103184             50,657      L2-loads                                                      (31.79%)
     1.158103184             37,550      L2-load-misses            #   76.54% of all LL-cache accesses  (31.79%)
     1.158103184             47,463      LLC-loads                                                     (31.79%)
     1.158103184             41,068      LLC-load-misses           #   83.71% of all LL-cache accesses  (31.79%)
     1.208441255         67,697,269      mem_inst_retired.any                                          (31.77%)
     1.208441255             52,203      branch-misses                                                 (31.78%)
     1.208441255        141,789,145      instructions              #    1.09  insn per cycle           (39.73%)
     1.208441255        130,208,445      cycles                                                        (43.62%)
     1.208441255             11,615      L1-icache-load-misses                                         (51.57%)
     1.208441255         41,567,463      L1-dcache-loads                                               (52.33%)
     1.208441255         11,230,097      L1-dcache-load-misses     #   27.02% of all L1-dcache accesses  (52.33%)
     1.208441255            129,623      L2-loads                                                      (40.52%)
     1.208441255             97,087      L2-load-misses            #   77.22% of all LL-cache accesses  (32.57%)
     1.208441255            121,827      LLC-loads                                                     (31.78%)
     1.208441255             96,670      LLC-load-misses           #   76.89% of all LL-cache accesses  (31.77%)
     1.258926720         84,669,695      mem_inst_retired.any                                          (31.70%)
     1.258926720             14,616      branch-misses                                                 (31.70%)
     1.258926720        206,000,174      instructions              #    1.58  insn per cycle           (39.62%)
     1.258926720        130,596,993      cycles                                                        (39.62%)
     1.258926720             10,394      L1-icache-load-misses                                         (39.62%)
     1.258926720         57,056,866      L1-dcache-loads                                               (46.78%)
     1.258926720         10,209,295      L1-dcache-load-misses     #   17.89% of all L1-dcache accesses  (52.46%)
     1.258926720            103,323      L2-loads                                                      (44.53%)
     1.258926720             82,389      L2-load-misses            #   78.44% of all LL-cache accesses  (44.52%)
     1.258926720            106,739      LLC-loads                                                     (37.39%)
     1.258926720             79,302      LLC-load-misses           #   75.50% of all LL-cache accesses  (31.69%)
#           time             counts unit events
     1.309371303         71,598,442      mem_inst_retired.any                                          (34.28%)
     1.309371303             55,861      branch-misses                                                 (31.72%)
     1.309371303        151,035,034      instructions              #    1.16  insn per cycle           (39.65%)
     1.309371303        130,403,304      cycles                                                        (39.65%)
     1.309371303             12,945      L1-icache-load-misses                                         (39.65%)
     1.309371303         45,284,316      L1-dcache-loads                                               (39.65%)
     1.309371303         11,727,842      L1-dcache-load-misses     #   25.90% of all L1-dcache accesses  (41.89%)
     1.309371303            123,897      L2-loads                                                      (41.89%)
     1.309371303             96,710      L2-load-misses            #   75.75% of all LL-cache accesses  (44.49%)
     1.309371303            131,433      LLC-loads                                                     (44.49%)
     1.309371303             97,007      LLC-load-misses           #   75.99% of all LL-cache accesses  (42.28%)
     1.359851251         79,933,608      mem_inst_retired.any                                          (44.53%)
     1.359851251             41,191      branch-misses                                                 (39.19%)
     1.359851251        179,966,712      instructions              #    1.38  insn per cycle           (47.12%)
     1.359851251        130,546,999      cycles                                                        (39.62%)
     1.359851251             11,301      L1-icache-load-misses                                         (39.62%)
     1.359851251         60,258,133      L1-dcache-loads                                               (39.63%)
     1.359851251         10,029,322      L1-dcache-load-misses     #   16.64% of all L1-dcache accesses  (39.62%)
     1.359851251             79,519      L2-loads                                                      (31.70%)
     1.359851251             64,852      L2-load-misses            #   71.60% of all LL-cache accesses  (37.00%)
     1.359851251            101,630      LLC-loads                                                     (44.51%)
     1.359851251             74,518      LLC-load-misses           #   82.27% of all LL-cache accesses  (44.52%)
     1.410278515         70,242,170      mem_inst_retired.any                                          (44.48%)
     1.410278515             55,411      branch-misses                                                 (44.48%)
     1.410278515        146,152,949      instructions              #    1.12  insn per cycle           (52.41%)
     1.410278515        130,397,667      cycles                                                        (52.00%)
     1.410278515             12,135      L1-icache-load-misses                                         (44.07%)
     1.410278515         45,396,914      L1-dcache-loads                                               (39.66%)
     1.410278515         11,808,932      L1-dcache-load-misses     #   26.01% of all L1-dcache accesses  (39.66%)
     1.410278515            129,266      L2-loads                                                      (31.72%)
     1.410278515             93,661      L2-load-misses            #   73.76% of all LL-cache accesses  (31.72%)
     1.410278515            124,679      LLC-loads                                                     (32.12%)
     1.410278515             93,842      LLC-load-misses           #   73.91% of all LL-cache accesses  (40.05%)
     1.460744682         86,704,913      mem_inst_retired.any                                          (35.25%)
     1.460744682             31,013      branch-misses                                                 (43.17%)
     1.460744682        172,431,811      instructions              #    1.32  insn per cycle           (52.43%)
     1.460744682        130,476,784      cycles                                                        (52.43%)
     1.460744682             13,890      L1-icache-load-misses                                         (52.43%)
     1.460744682         53,128,243      L1-dcache-loads                                               (48.92%)
     1.460744682         10,188,617      L1-dcache-load-misses     #   19.18% of all L1-dcache accesses  (41.00%)
     1.460744682             70,196      L2-loads                                                      (31.72%)
     1.460744682             54,280      L2-load-misses            #   74.95% of all LL-cache accesses  (31.71%)
     1.460744682             74,647      LLC-loads                                                     (31.72%)
     1.460744682             57,378      LLC-load-misses           #   79.23% of all LL-cache accesses  (31.71%)
     1.511165622         73,514,938      mem_inst_retired.any                                          (31.73%)
     1.511165622             56,770      branch-misses                                                 (31.73%)
     1.511165622        150,245,112      instructions              #    1.15  insn per cycle           (46.26%)
     1.511165622        130,432,945      cycles                                                        (52.41%)
     1.511165622             10,750      L1-icache-load-misses                                         (52.41%)
     1.511165622         42,590,429      L1-dcache-loads                                               (52.40%)
     1.511165622         11,317,291      L1-dcache-load-misses     #   26.57% of all L1-dcache accesses  (52.41%)
     1.511165622            123,360      L2-loads                                                      (31.73%)
     1.511165622             93,855      L2-load-misses            #   74.77% of all LL-cache accesses  (31.73%)
     1.511165622            127,701      LLC-loads                                                     (31.73%)
     1.511165622             95,760      LLC-load-misses           #   76.28% of all LL-cache accesses  (31.73%)
     1.561622397         95,579,294      mem_inst_retired.any                                          (31.72%)
     1.561622397              5,979      branch-misses                                                 (31.71%)
     1.561622397        207,718,158      instructions              #    1.59  insn per cycle           (39.64%)
     1.561622397        130,463,987      cycles                                                        (41.42%)
     1.561622397             14,422      L1-icache-load-misses                                         (49.35%)
     1.561622397         49,347,455      L1-dcache-loads                                               (52.42%)
     1.561622397         10,601,162      L1-dcache-load-misses     #   21.48% of all L1-dcache accesses  (52.43%)
     1.561622397            108,893      L2-loads                                                      (42.74%)
     1.561622397             67,778      L2-load-misses            #   72.41% of all LL-cache accesses  (34.81%)
     1.561622397             78,306      LLC-loads                                                     (31.72%)
     1.561622397             53,133      LLC-load-misses           #   56.77% of all LL-cache accesses  (31.72%)
     1.612043898         74,583,993      mem_inst_retired.any                                          (31.73%)
     1.612043898             56,091      branch-misses                                                 (31.73%)
     1.612043898        152,044,010      instructions              #    1.17  insn per cycle           (39.66%)
     1.612043898        130,415,210      cycles                                                        (39.66%)
     1.612043898             12,823      L1-icache-load-misses                                         (39.66%)
     1.612043898         46,056,431      L1-dcache-loads                                               (44.51%)
     1.612043898         12,154,575      L1-dcache-load-misses     #   26.39% of all L1-dcache accesses  (52.40%)
     1.612043898            131,092      L2-loads                                                      (44.47%)
     1.612043898             95,119      L2-load-misses            #   73.82% of all LL-cache accesses  (44.47%)
     1.612043898            126,620      LLC-loads                                                     (39.65%)
     1.612043898             92,570      LLC-load-misses           #   71.84% of all LL-cache accesses  (31.73%)
     1.662465043         88,987,654      mem_inst_retired.any                                          (36.48%)
     1.662465043             10,440      branch-misses                                                 (31.73%)
     1.662465043        217,723,333      instructions              #    1.67  insn per cycle           (39.66%)
     1.662465043        130,403,729      cycles                                                        (39.66%)
     1.662465043             10,484      L1-icache-load-misses                                         (39.66%)
     1.662465043         60,609,222      L1-dcache-loads                                               (39.66%)
     1.662465043         10,670,687      L1-dcache-load-misses     #   17.61% of all L1-dcache accesses  (39.69%)
     1.662465043            109,663      L2-loads                                                      (39.70%)
     1.662465043             86,382      L2-load-misses            #   75.89% of all LL-cache accesses  (44.47%)
     1.662465043            118,002      LLC-loads                                                     (44.47%)
     1.662465043             79,645      LLC-load-misses           #   69.97% of all LL-cache accesses  (44.45%)
     1.712888983         79,671,068      mem_inst_retired.any                                          (44.54%)
     1.712888983             53,997      branch-misses                                                 (41.35%)
     1.712888983        165,524,197      instructions              #    1.27  insn per cycle           (49.29%)
     1.712888983        129,926,396      cycles                                                        (41.36%)
     1.712888983             19,597      L1-icache-load-misses                                         (39.68%)
     1.712888983         48,252,565      L1-dcache-loads                                               (39.65%)
     1.712888983         12,480,448      L1-dcache-load-misses     #   25.86% of all L1-dcache accesses  (39.61%)
     1.712888983            138,549      L2-loads                                                      (31.65%)
     1.712888983             92,296      L2-load-misses            #   68.94% of all LL-cache accesses  (34.87%)
     1.712888983            129,196      LLC-loads                                                     (42.78%)
     1.712888983             87,350      LLC-load-misses           #   65.25% of all LL-cache accesses  (44.47%)
     1.763345148         86,250,211      mem_inst_retired.any                                          (44.50%)
     1.763345148             41,083      branch-misses                                                 (44.42%)
     1.763345148        200,581,889      instructions              #    1.54  insn per cycle           (52.36%)
     1.763345148        130,400,723      cycles                                                        (52.36%)
     1.763345148             12,352      L1-icache-load-misses                                         (46.10%)
     1.763345148         65,340,183      L1-dcache-loads                                               (39.62%)
     1.763345148         11,144,830      L1-dcache-load-misses     #   17.06% of all L1-dcache accesses  (39.70%)
     1.763345148             96,585      L2-loads                                                      (31.76%)
     1.763345148             82,617      L2-load-misses            #   74.20% of all LL-cache accesses  (31.76%)
     1.763345148            126,096      LLC-loads                                                     (31.76%)
     1.763345148             97,135      LLC-load-misses           #   87.24% of all LL-cache accesses  (38.02%)
     1.813784763         93,318,699      mem_inst_retired.any                                          (33.16%)
     1.813784763             29,715      branch-misses                                                 (41.09%)
     1.813784763        205,342,801      instructions              #    1.57  insn per cycle           (52.42%)
     1.813784763        130,507,705      cycles                                                        (52.42%)
     1.813784763             10,977      L1-icache-load-misses                                         (52.41%)
     1.813784763         55,214,729      L1-dcache-loads                                               (51.00%)
     1.813784763         13,217,292      L1-dcache-load-misses     #   23.94% of all L1-dcache accesses  (43.07%)
     1.813784763            136,129      L2-loads                                                      (31.71%)
     1.813784763             98,839      L2-load-misses            #   74.40% of all LL-cache accesses  (31.73%)
     1.813784763            129,578      LLC-loads                                                     (31.73%)
     1.813784763             87,167      LLC-load-misses           #   65.61% of all LL-cache accesses  (31.73%)
     1.864202785         82,049,924      mem_inst_retired.any                                          (31.73%)
     1.864202785             60,840      branch-misses                                                 (31.74%)
     1.864202785        179,750,856      instructions              #    1.38  insn per cycle           (44.20%)
     1.864202785        130,495,906      cycles                                                        (52.13%)
     1.864202785              8,992      L1-icache-load-misses                                         (52.39%)
     1.864202785         58,746,942      L1-dcache-loads                                               (52.39%)
     1.864202785         11,855,500      L1-dcache-load-misses     #   20.18% of all L1-dcache accesses  (52.39%)
     1.864202785            104,940      L2-loads                                                      (32.02%)
     1.864202785             87,166      L2-load-misses            #   72.67% of all LL-cache accesses  (31.74%)
     1.864202785            134,968      LLC-loads                                                     (31.74%)
     1.864202785            103,471      LLC-load-misses           #   86.26% of all LL-cache accesses  (31.74%)
     1.914624042         87,227,590      mem_inst_retired.any                                          (31.67%)
     1.914624042             21,417      branch-misses                                                 (31.67%)
     1.914624042        205,543,782      instructions              #    1.58  insn per cycle           (39.55%)
     1.914624042        129,983,507      cycles                                                        (39.59%)
     1.914624042             16,821      L1-icache-load-misses                                         (47.25%)
     1.914624042         58,448,410      L1-dcache-loads                                               (52.41%)
     1.914624042         11,506,602      L1-dcache-load-misses     #   19.69% of all L1-dcache accesses  (52.41%)
     1.914624042            126,123      L2-loads                                                      (44.58%)
     1.914624042             91,504      L2-load-misses            #   71.29% of all LL-cache accesses  (36.94%)
     1.914624042            130,602      LLC-loads                                                     (31.75%)
     1.914624042             83,598      LLC-load-misses           #   65.13% of all LL-cache accesses  (31.75%)
     1.965036716         74,173,247      mem_inst_retired.any                                          (31.74%)
     1.965036716             60,711      branch-misses                                                 (31.69%)
     1.965036716        153,491,447      instructions              #    1.18  insn per cycle           (39.62%)
     1.965036716        129,660,285      cycles                                                        (39.61%)
     1.965036716             22,020      L1-icache-load-misses                                         (39.64%)
     1.965036716         46,574,804      L1-dcache-loads                                               (42.52%)
     1.965036716         11,718,264      L1-dcache-load-misses     #   25.16% of all L1-dcache accesses  (50.51%)
     1.965036716            117,302      L2-loads                                                      (44.52%)
     1.965036716             83,554      L2-load-misses            #   67.65% of all LL-cache accesses  (44.52%)
     1.965036716            129,731      LLC-loads                                                     (41.63%)
     1.965036716             95,392      LLC-load-misses           #   77.23% of all LL-cache accesses  (33.66%)
     2.015462755         85,885,151      mem_inst_retired.any                                          (38.45%)
     2.015462755             38,879      branch-misses                                                 (31.72%)
     2.015462755        204,955,879      instructions              #    1.57  insn per cycle           (39.66%)
     2.015462755        130,515,506      cycles                                                        (39.66%)
     2.015462755             10,446      L1-icache-load-misses                                         (39.66%)
     2.015462755         66,319,407      L1-dcache-loads                                               (39.66%)
     2.015462755         11,016,121      L1-dcache-load-misses     #   16.61% of all L1-dcache accesses  (39.67%)
     2.015462755             89,512      L2-loads                                                      (37.73%)
     2.015462755             80,178      L2-load-misses            #   79.34% of all LL-cache accesses  (44.47%)
     2.015462755            112,604      LLC-loads                                                     (44.47%)
     2.015462755             89,195      LLC-load-misses           #   88.26% of all LL-cache accesses  (44.47%)
     2.065889562         83,358,600      mem_inst_retired.any                                          (44.47%)
     2.065889562             61,322      branch-misses                                                 (43.27%)
     2.065889562        173,341,812      instructions              #    1.33  insn per cycle           (51.21%)
     2.065889562        130,524,678      cycles                                                        (43.28%)
     2.065889562             10,802      L1-icache-load-misses                                         (39.66%)
     2.065889562         51,880,290      L1-dcache-loads                                               (39.66%)
     2.065889562         13,589,083      L1-dcache-load-misses     #   26.19% of all L1-dcache accesses  (39.66%)
     2.065889562            134,280      L2-loads                                                      (31.73%)
     2.065889562             98,820      L2-load-misses            #   72.49% of all LL-cache accesses  (32.91%)
     2.065889562            138,357      LLC-loads                                                     (40.84%)
     2.065889562            101,581      LLC-load-misses           #   74.52% of all LL-cache accesses  (44.47%)
     2.116302180         84,251,822      mem_inst_retired.any                                          (44.00%)
     2.116302180             43,712      branch-misses                                                 (44.45%)
     2.116302180        198,718,243      instructions              #    1.52  insn per cycle           (52.39%)
     2.116302180        130,461,736      cycles                                                        (52.39%)
     2.116302180             10,147      L1-icache-load-misses                                         (48.09%)
     2.116302180         66,549,726      L1-dcache-loads                                               (40.15%)
     2.116302180         11,005,370      L1-dcache-load-misses     #   16.54% of all L1-dcache accesses  (39.68%)
     2.116302180             87,510      L2-loads                                                      (31.74%)
     2.116302180             76,187      L2-load-misses            #   75.19% of all LL-cache accesses  (31.74%)
     2.116302180            115,148      LLC-loads                                                     (31.74%)
     2.116302180             93,494      LLC-load-misses           #   92.27% of all LL-cache accesses  (36.03%)
     2.166713226         88,784,013      mem_inst_retired.any                                          (31.74%)
     2.166713226             34,130      branch-misses                                                 (39.21%)
     2.166713226        198,155,857      instructions              #    1.52  insn per cycle           (52.39%)
     2.166713226        130,479,301      cycles                                                        (52.39%)
     2.166713226             11,112      L1-icache-load-misses                                         (52.39%)
     2.166713226         55,104,492      L1-dcache-loads                                               (52.39%)
     2.166713226         13,112,131      L1-dcache-load-misses     #   23.80% of all L1-dcache accesses  (44.94%)
     2.166713226            134,719      L2-loads                                                      (31.74%)
     2.166713226             98,743      L2-load-misses            #   73.80% of all LL-cache accesses  (31.74%)
     2.166713226            132,863      LLC-loads                                                     (31.74%)
     2.166713226             93,064      LLC-load-misses           #   69.56% of all LL-cache accesses  (31.74%)
     2.217124022         60,911,545      mem_inst_retired.any                                          (31.74%)
     2.217124022             52,991      branch-misses                                                 (31.73%)
     2.217124022        146,866,186      instructions              #    1.13  insn per cycle           (42.36%)
     2.217124022        130,364,835      cycles                                                        (50.29%)
     2.217124022             13,042      L1-icache-load-misses                                         (52.38%)
     2.217124022         54,914,967      L1-dcache-loads                                               (52.39%)
     2.217124022         11,047,666      L1-dcache-load-misses     #   20.12% of all L1-dcache accesses  (52.39%)
     2.217124022             92,305      L2-loads                                                      (33.85%)
     2.217124022             62,240      L2-load-misses            #   68.24% of all LL-cache accesses  (31.74%)
     2.217124022             90,101      LLC-loads                                                     (31.74%)
     2.217124022             70,416      LLC-load-misses           #   77.21% of all LL-cache accesses  (31.74%)
     2.267540790         85,790,235      mem_inst_retired.any                                          (31.73%)
     2.267540790             47,060      branch-misses                                                 (31.73%)
     2.267540790        199,986,894      instructions              #    1.53  insn per cycle           (39.67%)
     2.267540790        130,519,906      cycles                                                        (39.67%)
     2.267540790             11,241      L1-icache-load-misses                                         (45.51%)
     2.267540790         62,211,453      L1-dcache-loads                                               (52.40%)
     2.267540790         11,557,265      L1-dcache-load-misses     #   18.58% of all L1-dcache accesses  (52.40%)
     2.267540790            112,389      L2-loads                                                      (44.46%)
     2.267540790             89,754      L2-load-misses            #   72.41% of all LL-cache accesses  (38.64%)
     2.267540790            135,516      LLC-loads                                                     (31.73%)
     2.267540790             97,918      LLC-load-misses           #   79.00% of all LL-cache accesses  (31.73%)
     2.317973572         84,308,827      mem_inst_retired.any                                          (31.71%)
     2.317973572             65,754      branch-misses                                                 (31.71%)
     2.317973572        168,784,333      instructions              #    1.29  insn per cycle           (39.64%)
     2.317973572        130,501,633      cycles                                                        (39.64%)
     2.317973572             12,430      L1-icache-load-misses                                         (39.65%)
     2.317973572         51,662,176      L1-dcache-loads                                               (40.71%)
     2.317973572         13,354,107      L1-dcache-load-misses     #   25.85% of all L1-dcache accesses  (48.64%)
     2.317973572            117,470      L2-loads                                                      (44.49%)
     2.317973572             82,056      L2-load-misses            #   71.41% of all LL-cache accesses  (44.49%)
     2.317973572            112,347      LLC-loads                                                     (43.46%)
     2.317973572             88,389      LLC-load-misses           #   76.92% of all LL-cache accesses  (35.53%)
     2.368384920         86,835,233      mem_inst_retired.any                                          (40.29%)
     2.368384920             41,484      branch-misses                                                 (32.36%)
     2.368384920        205,221,676      instructions              #    1.57  insn per cycle           (40.30%)
     2.368384920        130,518,415      cycles                                                        (39.67%)
     2.368384920              9,399      L1-icache-load-misses                                         (39.67%)
     2.368384920         66,191,376      L1-dcache-loads                                               (39.67%)
     2.368384920         11,010,418      L1-dcache-load-misses     #   16.63% of all L1-dcache accesses  (39.67%)
     2.368384920             86,153      L2-loads                                                      (35.88%)
     2.368384920             79,430      L2-load-misses            #   80.49% of all LL-cache accesses  (43.81%)
     2.368384920            111,221      LLC-loads                                                     (44.46%)
     2.368384920             89,802      LLC-load-misses           #   91.00% of all LL-cache accesses  (44.46%)
     2.418821908         81,470,335      mem_inst_retired.any                                          (44.48%)
     2.418821908             62,614      branch-misses                                                 (44.49%)
     2.418821908        173,241,985      instructions              #    1.33  insn per cycle           (52.42%)
     2.418821908        130,548,296      cycles                                                        (45.12%)
     2.418821908              8,612      L1-icache-load-misses                                         (39.65%)
     2.418821908         51,860,550      L1-dcache-loads                                               (39.65%)
     2.418821908         13,514,333      L1-dcache-load-misses     #   26.06% of all L1-dcache accesses  (39.65%)
     2.418821908            130,227      L2-loads                                                      (31.72%)
     2.418821908             92,006      L2-load-misses            #   69.84% of all LL-cache accesses  (31.72%)
     2.418821908            133,261      LLC-loads                                                     (39.00%)
     2.418821908             96,398      LLC-load-misses           #   73.17% of all LL-cache accesses  (44.48%)
     2.469236863         78,971,901      mem_inst_retired.any                                          (42.13%)
     2.469236863             45,981      branch-misses                                                 (44.44%)
     2.469236863        183,833,210      instructions              #    1.41  insn per cycle           (52.38%)
     2.469236863        130,349,459      cycles                                                        (52.38%)
     2.469236863             10,515      L1-icache-load-misses                                         (49.95%)
     2.469236863         63,232,333      L1-dcache-loads                                               (42.02%)
     2.469236863         10,686,346      L1-dcache-load-misses     #   16.90% of all L1-dcache accesses  (39.68%)
     2.469236863             78,756      L2-loads                                                      (31.74%)
     2.469236863             68,591      L2-load-misses            #   76.12% of all LL-cache accesses  (31.74%)
     2.469236863            101,461      LLC-loads                                                     (31.75%)
     2.469236863             84,525      LLC-load-misses           #   93.80% of all LL-cache accesses  (34.16%)
     2.519666662         82,247,910      mem_inst_retired.any                                          (31.73%)
     2.519666662             48,649      branch-misses                                                 (37.34%)
     2.519666662        179,777,629      instructions              #    1.38  insn per cycle           (52.41%)
     2.519666662        130,469,712      cycles                                                        (52.40%)
     2.519666662             13,061      L1-icache-load-misses                                         (52.41%)
     2.519666662         50,703,884      L1-dcache-loads                                               (52.41%)
     2.519666662         12,051,330      L1-dcache-load-misses     #   23.77% of all L1-dcache accesses  (46.81%)
     2.519666662            126,884      L2-loads                                                      (31.73%)
     2.519666662             94,322      L2-load-misses            #   74.02% of all LL-cache accesses  (31.73%)
     2.519666662            127,971      LLC-loads                                                     (31.73%)
     2.519666662             95,051      LLC-load-misses           #   74.59% of all LL-cache accesses  (31.73%)
#           time             counts unit events
     2.570398173         80,653,774      mem_inst_retired.any                                          (31.54%)
     2.570398173             59,759      branch-misses                                                 (31.54%)
     2.570398173        157,854,937      instructions              #    1.20  insn per cycle           (40.21%)
     2.570398173        131,201,719      cycles                                                        (48.09%)
     2.570398173             12,238      L1-icache-load-misses                                         (52.69%)
     2.570398173         55,925,608      L1-dcache-loads                                               (52.69%)
     2.570398173         11,139,873      L1-dcache-load-misses     #   19.92% of all L1-dcache accesses  (52.69%)
     2.570398173             79,706      L2-loads                                                      (36.16%)
     2.570398173             59,426      L2-load-misses            #   70.59% of all LL-cache accesses  (31.54%)
     2.570398173             88,667      LLC-loads                                                     (31.54%)
     2.570398173             76,577      LLC-load-misses           #   90.96% of all LL-cache accesses  (31.53%)
     2.620726395         78,162,378      mem_inst_retired.any                                          (31.79%)
     2.620726395             53,943      branch-misses                                                 (31.79%)
     2.620726395        167,774,213      instructions              #    1.29  insn per cycle           (39.74%)
     2.620726395        130,174,029      cycles                                                        (39.74%)
     2.620726395             14,164      L1-icache-load-misses                                         (43.05%)
     2.620726395         52,346,217      L1-dcache-loads                                               (51.00%)
     2.620726395         10,433,578      L1-dcache-load-misses     #   19.93% of all L1-dcache accesses  (52.31%)
     2.620726395            101,392      L2-loads                                                      (44.36%)
     2.620726395             82,554      L2-load-misses            #   73.25% of all LL-cache accesses  (41.07%)
     2.620726395            124,012      LLC-loads                                                     (33.12%)
     2.620726395             94,531      LLC-load-misses           #   83.88% of all LL-cache accesses  (31.79%)
     2.671172284         86,013,264      mem_inst_retired.any                                          (31.69%)
     2.671172284             22,105      branch-misses                                                 (31.70%)
     2.671172284        167,059,713      instructions              #    1.28  insn per cycle           (39.63%)
     2.671172284        130,360,582      cycles                                                        (39.63%)
     2.671172284             22,476      L1-icache-load-misses                                         (39.63%)
     2.671172284         40,127,433      L1-dcache-loads                                               (39.65%)
     2.671172284         10,768,432      L1-dcache-load-misses     #   26.84% of all L1-dcache accesses  (46.27%)
     2.671172284             98,583      L2-loads                                                      (44.51%)
     2.671172284             70,954      L2-load-misses            #   75.67% of all LL-cache accesses  (44.51%)
     2.671172284             88,951      LLC-loads                                                     (44.52%)
     2.671172284             60,709      LLC-load-misses           #   64.74% of all LL-cache accesses  (37.91%)
     2.721534279         85,679,719      mem_inst_retired.any                                          (42.62%)
     2.721534279             55,768      branch-misses                                                 (34.68%)
     2.721534279        169,836,465      instructions              #    1.30  insn per cycle           (42.63%)
     2.721534279        130,244,950      cycles                                                        (39.71%)
     2.721534279             19,699      L1-icache-load-misses                                         (39.71%)
     2.721534279         47,463,763      L1-dcache-loads                                               (39.71%)
     2.721534279         11,328,032      L1-dcache-load-misses     #   23.87% of all L1-dcache accesses  (39.71%)
     2.721534279             90,306      L2-loads                                                      (33.53%)
     2.721534279             69,738      L2-load-misses            #   73.92% of all LL-cache accesses  (41.47%)
     2.721534279             98,372      LLC-loads                                                     (44.40%)
     2.721534279             76,624      LLC-load-misses           #   81.22% of all LL-cache accesses  (44.40%)
     2.771851633         92,012,489      mem_inst_retired.any                                          (44.36%)
     2.771851633             27,103      branch-misses                                                 (44.36%)
     2.771851633        208,138,192      instructions              #    1.60  insn per cycle           (52.31%)
     2.771851633        130,232,678      cycles                                                        (47.28%)
     2.771851633             13,462      L1-icache-load-misses                                         (39.75%)
     2.771851633         55,082,717      L1-dcache-loads                                               (39.75%)
     2.771851633         13,289,570      L1-dcache-load-misses     #   24.13% of all L1-dcache accesses  (39.74%)
     2.771851633            136,581      L2-loads                                                      (31.79%)
     2.771851633             97,518      L2-load-misses            #   74.36% of all LL-cache accesses  (31.79%)
     2.771851633            125,714      LLC-loads                                                     (36.81%)
     2.771851633             87,357      LLC-load-misses           #   66.61% of all LL-cache accesses  (44.36%)
     2.822173427         99,242,543      mem_inst_retired.any                                          (40.18%)
     2.822173427             27,047      branch-misses                                                 (44.36%)
     2.822173427        201,234,013      instructions              #    1.55  insn per cycle           (52.31%)
     2.822173427        130,205,014      cycles                                                        (52.31%)
     2.822173427             16,147      L1-icache-load-misses                                         (51.89%)
     2.822173427         54,119,823      L1-dcache-loads                                               (43.94%)
     2.822173427         12,322,090      L1-dcache-load-misses     #   22.77% of all L1-dcache accesses  (39.74%)
     2.822173427             96,846      L2-loads                                                      (31.79%)
     2.822173427             59,577      L2-load-misses            #   70.36% of all LL-cache accesses  (31.79%)
     2.822173427             72,499      LLC-loads                                                     (31.79%)
     2.822173427             60,018      LLC-load-misses           #   70.88% of all LL-cache accesses  (32.20%)
     2.872474797         83,008,910      mem_inst_retired.any                                          (31.81%)
     2.872474797             57,763      branch-misses                                                 (35.58%)
     2.872474797        180,634,526      instructions              #    1.39  insn per cycle           (51.48%)
     2.872474797        130,180,456      cycles                                                        (52.28%)
     2.872474797             11,988      L1-icache-load-misses                                         (52.28%)
     2.872474797         52,337,916      L1-dcache-loads                                               (52.29%)
     2.872474797         13,393,900      L1-dcache-load-misses     #   25.59% of all L1-dcache accesses  (48.54%)
     2.872474797            137,139      L2-loads                                                      (31.81%)
     2.872474797             97,870      L2-load-misses            #   71.23% of all LL-cache accesses  (31.81%)
     2.872474797            137,648      LLC-loads                                                     (31.81%)
     2.872474797             99,842      LLC-load-misses           #   72.67% of all LL-cache accesses  (31.81%)
     2.922813515        101,866,224      mem_inst_retired.any                                          (31.78%)
     2.922813515             10,531      branch-misses                                                 (31.78%)
     2.922813515        213,938,381      instructions              #    1.64  insn per cycle           (39.73%)
     2.922813515        130,299,538      cycles                                                        (46.87%)
     2.922813515             14,834      L1-icache-load-misses                                         (52.32%)
     2.922813515         54,671,302      L1-dcache-loads                                               (52.33%)
     2.922813515         12,927,002      L1-dcache-load-misses     #   23.64% of all L1-dcache accesses  (52.33%)
     2.922813515             98,312      L2-loads                                                      (37.26%)
     2.922813515             59,022      L2-load-misses            #   70.95% of all LL-cache accesses  (31.78%)
     2.922813515             68,063      LLC-loads                                                     (31.78%)
     2.922813515             59,076      LLC-load-misses           #   71.02% of all LL-cache accesses  (31.78%)
     2.973153067         80,392,968      mem_inst_retired.any                                          (31.78%)
     2.973153067             61,357      branch-misses                                                 (31.78%)
     2.973153067        168,339,415      instructions              #    1.29  insn per cycle           (39.73%)
     2.973153067        130,240,873      cycles                                                        (39.73%)
     2.973153067             13,780      L1-icache-load-misses                                         (42.22%)
     2.973153067         53,116,981      L1-dcache-loads                                               (50.16%)
     2.973153067         12,573,710      L1-dcache-load-misses     #   23.67% of all L1-dcache accesses  (52.32%)
     2.973153067            116,329      L2-loads                                                      (44.38%)
     2.973153067             88,421      L2-load-misses            #   72.67% of all LL-cache accesses  (41.90%)
     2.973153067            127,016      LLC-loads                                                     (33.96%)
     2.973153067             95,954      LLC-load-misses           #   78.86% of all LL-cache accesses  (31.79%)
     3.023457050         95,839,374      mem_inst_retired.any                                          (31.81%)
     3.023457050              7,608      branch-misses                                                 (31.81%)
     3.023457050        195,665,388      instructions              #    1.50  insn per cycle           (39.76%)
     3.023457050        130,119,344      cycles                                                        (39.76%)
     3.023457050             22,526      L1-icache-load-misses                                         (39.75%)
     3.023457050         45,592,751      L1-dcache-loads                                               (39.75%)
     3.023457050         11,082,295      L1-dcache-load-misses     #   24.31% of all L1-dcache accesses  (45.55%)
     3.023457050            106,528      L2-loads                                                      (44.34%)
     3.023457050             69,190      L2-load-misses            #   73.40% of all LL-cache accesses  (44.34%)
     3.023457050             82,001      LLC-loads                                                     (44.34%)
     3.023457050             62,259      LLC-load-misses           #   66.05% of all LL-cache accesses  (38.57%)
     3.073768756         78,166,860      mem_inst_retired.any                                          (43.13%)
     3.073768756             53,789      branch-misses                                                 (35.18%)
     3.073768756        158,723,053      instructions              #    1.22  insn per cycle           (43.13%)
     3.073768756        130,100,816      cycles                                                        (39.75%)
     3.073768756             18,991      L1-icache-load-misses                                         (39.74%)
     3.073768756         45,840,338      L1-dcache-loads                                               (39.75%)
     3.073768756         12,023,148      L1-dcache-load-misses     #   26.23% of all L1-dcache accesses  (39.74%)
     3.073768756            115,371      L2-loads                                                      (33.00%)
     3.073768756             74,941      L2-load-misses            #   68.23% of all LL-cache accesses  (40.95%)
     3.073768756            104,290      LLC-loads                                                     (44.35%)
     3.073768756             74,816      LLC-load-misses           #   68.12% of all LL-cache accesses  (44.35%)
     3.124076232         87,948,632      mem_inst_retired.any                                          (44.35%)
     3.124076232             24,965      branch-misses                                                 (44.35%)
     3.124076232        196,662,519      instructions              #    1.51  insn per cycle           (52.30%)
     3.124076232        130,034,235      cycles                                                        (47.73%)
     3.124076232             19,398      L1-icache-load-misses                                         (39.79%)
     3.124076232         56,539,484      L1-dcache-loads                                               (39.75%)
     3.124076232         11,385,790      L1-dcache-load-misses     #   20.14% of all L1-dcache accesses  (39.75%)
     3.124076232            121,694      L2-loads                                                      (31.80%)
     3.124076232             93,433      L2-load-misses            #   76.65% of all LL-cache accesses  (31.80%)
     3.124076232            122,088      LLC-loads                                                     (36.35%)
     3.124076232             79,429      LLC-load-misses           #   65.16% of all LL-cache accesses  (44.30%)
     3.174392234         92,462,527      mem_inst_retired.any                                          (39.74%)
     3.174392234             28,843      branch-misses                                                 (44.35%)
     3.174392234        196,752,404      instructions              #    1.51  insn per cycle           (52.30%)
     3.174392234        130,151,101      cycles                                                        (52.30%)
     3.174392234             16,221      L1-icache-load-misses                                         (52.30%)
     3.174392234         50,839,000      L1-dcache-loads                                               (44.39%)
     3.174392234         12,763,993      L1-dcache-load-misses     #   25.11% of all L1-dcache accesses  (39.75%)
     3.174392234            126,014      L2-loads                                                      (31.80%)
     3.174392234             87,324      L2-load-misses            #   74.86% of all LL-cache accesses  (31.80%)
     3.174392234            107,285      LLC-loads                                                     (31.80%)
     3.174392234             68,918      LLC-load-misses           #   59.08% of all LL-cache accesses  (31.80%)
     3.224707271         80,873,934      mem_inst_retired.any                                          (31.80%)
     3.224707271             54,206      branch-misses                                                 (35.13%)
     3.224707271        174,606,588      instructions              #    1.34  insn per cycle           (51.03%)
     3.224707271        130,140,078      cycles                                                        (52.30%)
     3.224707271             16,382      L1-icache-load-misses                                         (52.30%)
     3.224707271         57,786,377      L1-dcache-loads                                               (52.30%)
     3.224707271         11,644,204      L1-dcache-load-misses     #   20.15% of all L1-dcache accesses  (48.99%)
     3.224707271            114,076      L2-loads                                                      (31.80%)
     3.224707271             93,390      L2-load-misses            #   74.47% of all LL-cache accesses  (31.80%)
     3.224707271            136,748      LLC-loads                                                     (31.80%)
     3.224707271             96,811      LLC-load-misses           #   77.19% of all LL-cache accesses  (31.80%)
     3.275016086         95,231,061      mem_inst_retired.any                                          (31.81%)
     3.275016086             13,262      branch-misses                                                 (31.80%)
     3.275016086        223,187,952      instructions              #    1.71  insn per cycle           (39.75%)
     3.275016086        130,192,971      cycles                                                        (46.44%)
     3.275016086             16,102      L1-icache-load-misses                                         (52.30%)
     3.275016086         56,505,453      L1-dcache-loads                                               (52.29%)
     3.275016086         11,863,855      L1-dcache-load-misses     #   21.00% of all L1-dcache accesses  (52.30%)
     3.275016086            118,511      L2-loads                                                      (37.68%)
     3.275016086             91,944      L2-load-misses            #   78.38% of all LL-cache accesses  (31.80%)
     3.275016086            116,098      LLC-loads                                                     (31.80%)
     3.275016086             74,585      LLC-load-misses           #   63.58% of all LL-cache accesses  (31.80%)
     3.325334611         73,020,814      mem_inst_retired.any                                          (31.80%)
     3.325334611             55,511      branch-misses                                                 (31.80%)
     3.325334611        155,632,474      instructions              #    1.20  insn per cycle           (39.75%)
     3.325334611        130,098,380      cycles                                                        (39.75%)
     3.325334611             18,653      L1-icache-load-misses                                         (41.83%)
     3.325334611         45,831,914      L1-dcache-loads                                               (49.78%)
     3.325334611         10,623,536      L1-dcache-load-misses     #   23.18% of all L1-dcache accesses  (52.30%)
     3.325334611            111,495      L2-loads                                                      (44.35%)
     3.325334611             85,741      L2-load-misses            #   71.84% of all LL-cache accesses  (42.29%)
     3.325334611            127,219      LLC-loads                                                     (34.34%)
     3.325334611             95,443      LLC-load-misses           #   79.96% of all LL-cache accesses  (31.79%)
     3.375783793         51,951,050      mem_inst_retired.any                                          (31.70%)
     3.375783793             37,573      branch-misses                                                 (31.71%)
     3.375783793        133,930,702      instructions              #    1.03  insn per cycle           (39.64%)
     3.375783793        130,249,201      cycles                                                        (39.64%)
     3.375783793             17,071      L1-icache-load-misses                                         (39.64%)
     3.375783793         52,235,585      L1-dcache-loads                                               (39.64%)
     3.375783793          9,368,099      L1-dcache-load-misses     #   17.93% of all L1-dcache accesses  (45.05%)
     3.375783793             87,885      L2-loads                                                      (44.51%)
     3.375783793             69,090      L2-load-misses            #   74.86% of all LL-cache accesses  (44.50%)
     3.375783793             96,701      LLC-loads                                                     (44.50%)
     3.375783793             79,326      LLC-load-misses           #   85.95% of all LL-cache accesses  (39.11%)
     3.426230787         79,973,569      mem_inst_retired.any                                          (43.93%)
     3.426230787             35,046      branch-misses                                                 (36.00%)
     3.426230787        159,636,487      instructions              #    1.22  insn per cycle           (43.93%)
     3.426230787        130,454,976      cycles                                                        (39.64%)
     3.426230787             16,310      L1-icache-load-misses                                         (39.64%)
     3.426230787         43,493,356      L1-dcache-loads                                               (39.64%)
     3.426230787         11,790,696      L1-dcache-load-misses     #   27.11% of all L1-dcache accesses  (39.64%)
     3.426230787            133,661      L2-loads                                                      (32.26%)
     3.426230787             93,204      L2-load-misses            #   74.60% of all LL-cache accesses  (40.18%)
     3.426230787            116,202      LLC-loads                                                     (44.49%)
     3.426230787             79,706      LLC-load-misses           #   63.80% of all LL-cache accesses  (44.49%)
     3.476564471         88,946,272      mem_inst_retired.any                                          (44.37%)
     3.476564471             39,152      branch-misses                                                 (44.37%)
     3.476564471        175,935,605      instructions              #    1.35  insn per cycle           (52.32%)
     3.476564471        130,098,285      cycles                                                        (48.68%)
     3.476564471             15,556      L1-icache-load-misses                                         (40.74%)
     3.476564471         53,242,037      L1-dcache-loads                                               (39.74%)
     3.476564471         11,415,447      L1-dcache-load-misses     #   21.44% of all L1-dcache accesses  (39.74%)
     3.476564471             78,446      L2-loads                                                      (31.79%)
     3.476564471             53,663      L2-load-misses            #   69.19% of all LL-cache accesses  (31.78%)
     3.476564471             76,662      LLC-loads                                                     (35.41%)
     3.476564471             67,586      LLC-load-misses           #   87.15% of all LL-cache accesses  (43.36%)
     3.526918679         83,495,529      mem_inst_retired.any                                          (38.74%)
     3.526918679             48,182      branch-misses                                                 (44.40%)
     3.526918679        177,169,575      instructions              #    1.36  insn per cycle           (52.34%)
     3.526918679        130,299,138      cycles                                                        (52.34%)
     3.526918679             11,615      L1-icache-load-misses                                         (52.34%)
     3.526918679         49,999,182      L1-dcache-loads                                               (45.40%)
     3.526918679         13,033,255      L1-dcache-load-misses     #   26.07% of all L1-dcache accesses  (39.71%)
     3.526918679            127,918      L2-loads                                                      (31.77%)
     3.526918679             95,199      L2-load-misses            #   73.34% of all LL-cache accesses  (31.77%)
     3.526918679            131,703      LLC-loads                                                     (31.77%)
     3.526918679             95,645      LLC-load-misses           #   73.68% of all LL-cache accesses  (31.77%)
     3.577271381        102,758,028      mem_inst_retired.any                                          (31.78%)
     3.577271381             14,906      branch-misses                                                 (34.06%)
     3.577271381        202,513,080      instructions              #    1.55  insn per cycle           (49.95%)
     3.577271381        130,261,397      cycles                                                        (52.33%)
     3.577271381             12,362      L1-icache-load-misses                                         (52.33%)
     3.577271381         53,942,797      L1-dcache-loads                                               (52.33%)
     3.577271381         12,443,926      L1-dcache-load-misses     #   23.07% of all L1-dcache accesses  (50.07%)
     3.577271381             88,784      L2-loads                                                      (31.78%)
     3.577271381             58,174      L2-load-misses            #   72.85% of all LL-cache accesses  (31.77%)
     3.577271381             70,927      LLC-loads                                                     (31.78%)
     3.577271381             59,571      LLC-load-misses           #   74.60% of all LL-cache accesses  (31.78%)
     3.627626127         80,877,270      mem_inst_retired.any                                          (31.78%)
     3.627626127             60,721      branch-misses                                                 (31.77%)
     3.627626127        168,547,694      instructions              #    1.29  insn per cycle           (39.72%)
     3.627626127        130,269,414      cycles                                                        (45.27%)
     3.627626127             13,646      L1-icache-load-misses                                         (52.34%)
     3.627626127         51,230,823      L1-dcache-loads                                               (52.33%)
     3.627626127         13,197,578      L1-dcache-load-misses     #   25.76% of all L1-dcache accesses  (52.33%)
     3.627626127            129,615      L2-loads                                                      (38.86%)
     3.627626127             97,986      L2-load-misses            #   74.01% of all LL-cache accesses  (31.77%)
     3.627626127            135,159      LLC-loads                                                     (31.78%)
     3.627626127             98,674      LLC-load-misses           #   74.53% of all LL-cache accesses  (31.78%)
     3.677954508        101,671,744      mem_inst_retired.any                                          (31.80%)
     3.677954508             12,145      branch-misses                                                 (31.80%)
     3.677954508        210,386,548      instructions              #    1.62  insn per cycle           (39.75%)
     3.677954508        130,166,043      cycles                                                        (39.73%)
     3.677954508             16,376      L1-icache-load-misses                                         (40.60%)
     3.677954508         53,910,848      L1-dcache-loads                                               (48.55%)
     3.677954508         12,689,703      L1-dcache-load-misses     #   23.54% of all L1-dcache accesses  (52.30%)
     3.677954508            103,494      L2-loads                                                      (44.37%)
     3.677954508             67,481      L2-load-misses            #   74.97% of all LL-cache accesses  (43.52%)
     3.677954508             76,519      LLC-loads                                                     (35.57%)
     3.677954508             59,735      LLC-load-misses           #   66.37% of all LL-cache accesses  (31.80%)
     3.728301869         83,167,715      mem_inst_retired.any                                          (32.23%)
     3.728301869             61,574      branch-misses                                                 (31.78%)
     3.728301869        171,099,318      instructions              #    1.31  insn per cycle           (39.72%)
     3.728301869        130,258,515      cycles                                                        (39.72%)
     3.728301869             12,811      L1-icache-load-misses                                         (39.72%)
     3.728301869         54,009,468      L1-dcache-loads                                               (39.72%)
     3.728301869         12,352,999      L1-dcache-load-misses     #   22.87% of all L1-dcache accesses  (43.92%)
     3.728301869            100,619      L2-loads                                                      (43.92%)
     3.728301869             78,154      L2-load-misses            #   73.03% of all LL-cache accesses  (44.38%)
     3.728301869            113,407      LLC-loads                                                     (44.38%)
     3.728301869             89,904      LLC-load-misses           #   84.01% of all LL-cache accesses  (40.21%)
     3.778602393         96,240,977      mem_inst_retired.any                                          (44.34%)
     3.778602393             20,002      branch-misses                                                 (36.85%)
     3.778602393        203,772,557      instructions              #    1.57  insn per cycle           (44.80%)
     3.778602393        130,197,351      cycles                                                        (39.76%)
     3.778602393             12,201      L1-icache-load-misses                                         (39.76%)
     3.778602393         51,996,921      L1-dcache-loads                                               (39.76%)
     3.778602393         13,367,825      L1-dcache-load-misses     #   25.71% of all L1-dcache accesses  (39.76%)
     3.778602393            132,606      L2-loads                                                      (31.81%)
     3.778602393             89,393      L2-load-misses            #   73.02% of all LL-cache accesses  (39.28%)
     3.778602393            112,252      LLC-loads                                                     (44.34%)
     3.778602393             79,724      LLC-load-misses           #   65.12% of all LL-cache accesses  (44.34%)
#           time             counts unit events
     3.828915641         91,671,266      mem_inst_retired.any                                          (44.35%)
     3.828915641             39,752      branch-misses                                                 (44.35%)
     3.828915641        184,248,914      instructions              #    1.42  insn per cycle           (52.30%)
     3.828915641        130,167,978      cycles                                                        (49.40%)
     3.828915641             12,511      L1-icache-load-misses                                         (41.45%)
     3.828915641         52,895,307      L1-dcache-loads                                               (39.75%)
     3.828915641         11,738,079      L1-dcache-load-misses     #   22.19% of all L1-dcache accesses  (39.75%)
     3.828915641             81,450      L2-loads                                                      (31.80%)
     3.828915641             54,885      L2-load-misses            #   71.50% of all LL-cache accesses  (31.80%)
     3.828915641             72,075      LLC-loads                                                     (34.69%)
     3.828915641             68,033      LLC-load-misses           #   88.63% of all LL-cache accesses  (42.64%)
     3.879231746         83,395,645      mem_inst_retired.any                                          (38.07%)
     3.879231746             46,851      branch-misses                                                 (44.35%)
     3.879231746        182,274,003      instructions              #    1.40  insn per cycle           (52.30%)
     3.879231746        130,177,621      cycles                                                        (52.30%)
     3.879231746             11,146      L1-icache-load-misses                                         (52.30%)
     3.879231746         50,927,991      L1-dcache-loads                                               (46.06%)
     3.879231746         13,018,265      L1-dcache-load-misses     #   25.56% of all L1-dcache accesses  (39.75%)
     3.879231746            129,420      L2-loads                                                      (31.80%)
     3.879231746             94,478      L2-load-misses            #   73.07% of all LL-cache accesses  (31.80%)
     3.879231746            129,172      LLC-loads                                                     (31.80%)
     3.879231746             96,543      LLC-load-misses           #   74.67% of all LL-cache accesses  (31.79%)
     3.929553047         98,065,525      mem_inst_retired.any                                          (31.79%)
     3.929553047              9,169      branch-misses                                                 (33.46%)
     3.929553047        201,226,403      instructions              #    1.55  insn per cycle           (49.36%)
     3.929553047        130,135,409      cycles                                                        (52.30%)
     3.929553047             13,913      L1-icache-load-misses                                         (52.30%)
     3.929553047         53,872,930      L1-dcache-loads                                               (52.30%)
     3.929553047         11,825,134      L1-dcache-load-misses     #   21.95% of all L1-dcache accesses  (50.67%)
     3.929553047             91,159      L2-loads                                                      (31.80%)
     3.929553047             59,146      L2-load-misses            #   73.05% of all LL-cache accesses  (31.80%)
     3.929553047             70,783      LLC-loads                                                     (31.80%)
     3.929553047             57,343      LLC-load-misses           #   70.82% of all LL-cache accesses  (31.80%)
     3.979853201         66,794,939      mem_inst_retired.any                                          (31.80%)
     3.979853201             57,469      branch-misses                                                 (31.80%)
     3.979853201        153,647,986      instructions              #    1.18  insn per cycle           (39.76%)
     3.979853201        130,082,716      cycles                                                        (44.76%)
     3.979853201             13,263      L1-icache-load-misses                                         (52.29%)
     3.979853201         47,198,985      L1-dcache-loads                                               (52.30%)
     3.979853201         12,719,331      L1-dcache-load-misses     #   26.95% of all L1-dcache accesses  (52.29%)
     3.979853201            131,437      L2-loads                                                      (39.36%)
     3.979853201             82,969      L2-load-misses            #   69.11% of all LL-cache accesses  (31.80%)
     3.979853201            108,670      LLC-loads                                                     (31.80%)
     3.979853201             77,360      LLC-load-misses           #   64.44% of all LL-cache accesses  (31.80%)
     4.030179734        100,013,489      mem_inst_retired.any                                          (31.79%)
     4.030179734              6,790      branch-misses                                                 (31.79%)
     4.030179734        219,937,290      instructions              #    1.69  insn per cycle           (39.75%)
     4.030179734        130,181,804      cycles                                                        (39.74%)
     4.030179734             11,603      L1-icache-load-misses                                         (40.16%)
     4.030179734         54,222,925      L1-dcache-loads                                               (48.11%)
     4.030179734         11,960,767      L1-dcache-load-misses     #   22.06% of all L1-dcache accesses  (52.31%)
     4.030179734            121,922      L2-loads                                                      (44.36%)
     4.030179734             83,450      L2-load-misses            #   77.58% of all LL-cache accesses  (43.96%)
     4.030179734             93,214      LLC-loads                                                     (36.01%)
     4.030179734             55,861      LLC-load-misses           #   51.93% of all LL-cache accesses  (31.79%)
     4.080495200         79,552,815      mem_inst_retired.any                                          (32.64%)
     4.080495200             60,703      branch-misses                                                 (31.80%)
     4.080495200        163,236,916      instructions              #    1.25  insn per cycle           (39.75%)
     4.080495200        130,147,770      cycles                                                        (39.75%)
     4.080495200             11,331      L1-icache-load-misses                                         (39.75%)
     4.080495200         48,610,958      L1-dcache-loads                                               (39.75%)
     4.080495200         12,499,745      L1-dcache-load-misses     #   25.71% of all L1-dcache accesses  (43.50%)
     4.080495200            121,872      L2-loads                                                      (43.49%)
     4.080495200             88,502      L2-load-misses            #   72.99% of all LL-cache accesses  (44.35%)
     4.080495200            120,649      LLC-loads                                                     (44.35%)
     4.080495200             90,799      LLC-load-misses           #   74.88% of all LL-cache accesses  (40.62%)
     4.130809957         94,549,547      mem_inst_retired.any                                          (44.35%)
     4.130809957             15,224      branch-misses                                                 (37.25%)
     4.130809957        214,916,593      instructions              #    1.65  insn per cycle           (45.20%)
     4.130809957        130,224,172      cycles                                                        (39.74%)
     4.130809957             10,607      L1-icache-load-misses                                         (39.74%)
     4.130809957         60,145,324      L1-dcache-loads                                               (39.75%)
     4.130809957         12,149,811      L1-dcache-load-misses     #   20.20% of all L1-dcache accesses  (39.75%)
     4.130809957            127,007      L2-loads                                                      (31.80%)
     4.130809957             92,213      L2-load-misses            #   76.40% of all LL-cache accesses  (38.89%)
     4.130809957            114,375      LLC-loads                                                     (44.36%)
     4.130809957             72,930      LLC-load-misses           #   60.43% of all LL-cache accesses  (44.35%)
     4.181120458         90,759,073      mem_inst_retired.any                                          (44.34%)
     4.181120458             40,539      branch-misses                                                 (44.34%)
     4.181120458        186,608,415      instructions              #    1.43  insn per cycle           (52.29%)
     4.181120458        130,185,380      cycles                                                        (49.80%)
     4.181120458             10,062      L1-icache-load-misses                                         (41.86%)
     4.181120458         50,147,166      L1-dcache-loads                                               (39.75%)
     4.181120458         13,015,563      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (39.76%)
     4.181120458            124,603      L2-loads                                                      (31.80%)
     4.181120458             84,656      L2-load-misses            #   74.71% of all LL-cache accesses  (31.80%)
     4.181120458            102,015      LLC-loads                                                     (34.28%)
     4.181120458             72,213      LLC-load-misses           #   63.73% of all LL-cache accesses  (42.23%)
     4.231436183         85,417,080      mem_inst_retired.any                                          (37.66%)
     4.231436183             43,239      branch-misses                                                 (44.35%)
     4.231436183        188,570,840      instructions              #    1.45  insn per cycle           (52.30%)
     4.231436183        130,243,972      cycles                                                        (52.30%)
     4.231436183              9,876      L1-icache-load-misses                                         (52.30%)
     4.231436183         59,317,961      L1-dcache-loads                                               (46.46%)
     4.231436183         12,168,704      L1-dcache-load-misses     #   20.51% of all L1-dcache accesses  (39.75%)
     4.231436183            123,115      L2-loads                                                      (31.80%)
     4.231436183             97,656      L2-load-misses            #   75.97% of all LL-cache accesses  (31.80%)
     4.231436183            133,992      LLC-loads                                                     (31.80%)
     4.231436183             93,717      LLC-load-misses           #   72.90% of all LL-cache accesses  (31.80%)
     4.281747767         98,364,511      mem_inst_retired.any                                          (31.80%)
     4.281747767             11,301      branch-misses                                                 (33.06%)
     4.281747767        211,911,864      instructions              #    1.63  insn per cycle           (48.96%)
     4.281747767        130,197,581      cycles                                                        (52.29%)
     4.281747767             10,159      L1-icache-load-misses                                         (52.29%)
     4.281747767         55,308,140      L1-dcache-loads                                               (52.29%)
     4.281747767         12,756,557      L1-dcache-load-misses     #   23.06% of all L1-dcache accesses  (51.06%)
     4.281747767            124,934      L2-loads                                                      (31.80%)
     4.281747767             86,119      L2-load-misses            #   75.66% of all LL-cache accesses  (31.80%)
     4.281747767            102,703      LLC-loads                                                     (31.80%)
     4.281747767             66,811      LLC-load-misses           #   58.70% of all LL-cache accesses  (31.80%)
     4.332047902         80,524,331      mem_inst_retired.any                                          (31.81%)
     4.332047902             59,631      branch-misses                                                 (31.81%)
     4.332047902        166,260,778      instructions              #    1.28  insn per cycle           (39.76%)
     4.332047902        130,186,522      cycles                                                        (44.37%)
     4.332047902             11,785      L1-icache-load-misses                                         (52.29%)
     4.332047902         54,332,940      L1-dcache-loads                                               (52.29%)
     4.332047902         12,298,921      L1-dcache-load-misses     #   22.64% of all L1-dcache accesses  (52.29%)
     4.332047902            122,059      L2-loads                                                      (39.74%)
     4.332047902             96,554      L2-load-misses            #   74.93% of all LL-cache accesses  (31.81%)
     4.332047902            135,664      LLC-loads                                                     (31.81%)
     4.332047902             95,513      LLC-load-misses           #   74.12% of all LL-cache accesses  (31.81%)
     4.382354260         97,069,586      mem_inst_retired.any                                          (31.81%)
     4.382354260             10,939      branch-misses                                                 (31.81%)
     4.382354260        220,018,828      instructions              #    1.69  insn per cycle           (39.77%)
     4.382354260        130,117,344      cycles                                                        (39.74%)
     4.382354260             12,497      L1-icache-load-misses                                         (39.78%)
     4.382354260         60,463,520      L1-dcache-loads                                               (47.73%)
     4.382354260         11,878,000      L1-dcache-load-misses     #   19.64% of all L1-dcache accesses  (52.28%)
     4.382354260            110,013      L2-loads                                                      (44.35%)
     4.382354260             86,665      L2-load-misses            #   78.68% of all LL-cache accesses  (44.33%)
     4.382354260            110,291      LLC-loads                                                     (36.38%)
     4.382354260             69,581      LLC-load-misses           #   63.17% of all LL-cache accesses  (31.81%)
     4.432671324         80,990,896      mem_inst_retired.any                                          (32.99%)
     4.432671324             58,057      branch-misses                                                 (31.80%)
     4.432671324        164,916,187      instructions              #    1.27  insn per cycle           (39.74%)
     4.432671324        130,183,495      cycles                                                        (39.74%)
     4.432671324             12,978      L1-icache-load-misses                                         (39.74%)
     4.432671324         50,025,180      L1-dcache-loads                                               (39.74%)
     4.432671324         13,163,427      L1-dcache-load-misses     #   26.31% of all L1-dcache accesses  (43.15%)
     4.432671324            134,091      L2-loads                                                      (43.15%)
     4.432671324             97,406      L2-load-misses            #   72.89% of all LL-cache accesses  (44.35%)
     4.432671324            133,178      LLC-loads                                                     (44.35%)
     4.432671324             94,523      LLC-load-misses           #   70.73% of all LL-cache accesses  (40.97%)
     4.482980083         91,375,542      mem_inst_retired.any                                          (44.34%)
     4.482980083             19,975      branch-misses                                                 (37.60%)
     4.482980083        221,189,735      instructions              #    1.70  insn per cycle           (45.55%)
     4.482980083        130,208,986      cycles                                                        (39.75%)
     4.482980083             10,480      L1-icache-load-misses                                         (39.75%)
     4.482980083         63,729,269      L1-dcache-loads                                               (39.75%)
     4.482980083         11,362,277      L1-dcache-load-misses     #   17.83% of all L1-dcache accesses  (39.75%)
     4.482980083            109,140      L2-loads                                                      (31.80%)
     4.482980083             88,503      L2-load-misses            #   76.22% of all LL-cache accesses  (38.54%)
     4.482980083            123,097      LLC-loads                                                     (44.35%)
     4.482980083             82,768      LLC-load-misses           #   71.28% of all LL-cache accesses  (44.35%)
     4.533305302         89,436,544      mem_inst_retired.any                                          (44.36%)
     4.533305302             42,904      branch-misses                                                 (44.36%)
     4.533305302        185,803,419      instructions              #    1.43  insn per cycle           (52.31%)
     4.533305302        130,224,305      cycles                                                        (50.16%)
     4.533305302             10,837      L1-icache-load-misses                                         (42.21%)
     4.533305302         50,207,444      L1-dcache-loads                                               (39.74%)
     4.533305302         12,971,507      L1-dcache-load-misses     #   25.84% of all L1-dcache accesses  (39.74%)
     4.533305302            128,609      L2-loads                                                      (31.79%)
     4.533305302             92,050      L2-load-misses            #   74.45% of all LL-cache accesses  (31.79%)
     4.533305302            118,676      LLC-loads                                                     (33.93%)
     4.533305302             80,877      LLC-load-misses           #   65.41% of all LL-cache accesses  (41.88%)
     4.583622680         79,500,159      mem_inst_retired.any                                          (37.29%)
     4.583622680             42,137      branch-misses                                                 (44.35%)
     4.583622680        196,860,954      instructions              #    1.51  insn per cycle           (52.30%)
     4.583622680        130,259,149      cycles                                                        (52.30%)
     4.583622680              9,623      L1-icache-load-misses                                         (52.31%)
     4.583622680         63,891,479      L1-dcache-loads                                               (46.84%)
     4.583622680         11,730,060      L1-dcache-load-misses     #   18.36% of all L1-dcache accesses  (39.75%)
     4.583622680            108,268      L2-loads                                                      (31.80%)
     4.583622680             86,293      L2-load-misses            #   75.90% of all LL-cache accesses  (31.80%)
     4.583622680            119,107      LLC-loads                                                     (31.79%)
     4.583622680             87,430      LLC-load-misses           #   76.90% of all LL-cache accesses  (31.79%)
     4.633959575         97,876,400      mem_inst_retired.any                                          (31.78%)
     4.633959575             16,027      branch-misses                                                 (32.67%)
     4.633959575        222,003,971      instructions              #    1.70  insn per cycle           (48.55%)
     4.633959575        130,298,431      cycles                                                        (52.32%)
     4.633959575             11,144      L1-icache-load-misses                                         (52.32%)
     4.633959575         56,973,817      L1-dcache-loads                                               (52.32%)
     4.633959575         13,124,319      L1-dcache-load-misses     #   23.04% of all L1-dcache accesses  (51.46%)
     4.633959575            132,657      L2-loads                                                      (31.79%)
     4.633959575             96,436      L2-load-misses            #   76.18% of all LL-cache accesses  (31.78%)
     4.633959575            120,525      LLC-loads                                                     (31.78%)
     4.633959575             79,455      LLC-load-misses           #   62.77% of all LL-cache accesses  (31.78%)
     4.684305314         84,158,079      mem_inst_retired.any                                          (31.78%)
     4.684305314             61,049      branch-misses                                                 (31.78%)
     4.684305314        173,979,869      instructions              #    1.33  insn per cycle           (39.73%)
     4.684305314        130,336,406      cycles                                                        (43.90%)
     4.684305314              9,985      L1-icache-load-misses                                         (51.85%)
     4.684305314         57,984,855      L1-dcache-loads                                               (52.32%)
     4.684305314         12,505,606      L1-dcache-load-misses     #   21.57% of all L1-dcache accesses  (52.33%)
     4.684305314            117,186      L2-loads                                                      (40.23%)
     4.684305314             94,866      L2-load-misses            #   73.94% of all LL-cache accesses  (32.29%)
     4.684305314            139,400      LLC-loads                                                     (31.78%)
     4.684305314            101,368      LLC-load-misses           #   79.01% of all LL-cache accesses  (31.78%)
     4.734648799         99,755,299      mem_inst_retired.any                                          (31.78%)
     4.734648799             11,286      branch-misses                                                 (31.78%)
     4.734648799        226,959,827      instructions              #    1.74  insn per cycle           (39.73%)
     4.734648799        130,309,643      cycles                                                        (39.72%)
     4.734648799             10,618      L1-icache-load-misses                                         (39.72%)
     4.734648799         62,717,364      L1-dcache-loads                                               (47.19%)
     4.734648799         12,398,125      L1-dcache-load-misses     #   19.77% of all L1-dcache accesses  (52.33%)
     4.734648799            118,381      L2-loads                                                      (44.38%)
     4.734648799             92,947      L2-load-misses            #   77.96% of all LL-cache accesses  (44.38%)
     4.734648799            120,077      LLC-loads                                                     (36.94%)
     4.734648799             73,771      LLC-load-misses           #   61.87% of all LL-cache accesses  (31.78%)
     4.784957227         80,893,817      mem_inst_retired.any                                          (33.57%)
     4.784957227             59,279      branch-misses                                                 (31.80%)
     4.784957227        166,925,387      instructions              #    1.28  insn per cycle           (39.75%)
     4.784957227        130,203,191      cycles                                                        (39.75%)
     4.784957227              9,282      L1-icache-load-misses                                         (39.75%)
     4.784957227         50,723,395      L1-dcache-loads                                               (39.75%)
     4.784957227         13,165,289      L1-dcache-load-misses     #   25.96% of all L1-dcache accesses  (42.56%)
     4.784957227            131,142      L2-loads                                                      (42.56%)
     4.784957227             95,963      L2-load-misses            #   74.06% of all LL-cache accesses  (44.34%)
     4.784957227            128,018      LLC-loads                                                     (44.34%)
     4.784957227             93,329      LLC-load-misses           #   72.02% of all LL-cache accesses  (41.55%)
     4.835269679         92,849,675      mem_inst_retired.any                                          (44.35%)
     4.835269679             18,478      branch-misses                                                 (38.17%)
     4.835269679        215,823,631      instructions              #    1.66  insn per cycle           (46.12%)
     4.835269679        130,227,865      cycles                                                        (39.75%)
     4.835269679             11,100      L1-icache-load-misses                                         (39.74%)
     4.835269679         63,137,647      L1-dcache-loads                                               (39.75%)
     4.835269679         11,638,763      L1-dcache-load-misses     #   18.43% of all L1-dcache accesses  (39.75%)
     4.835269679            113,707      L2-loads                                                      (31.80%)
     4.835269679             91,598      L2-load-misses            #   77.49% of all LL-cache accesses  (37.97%)
     4.835269679            122,716      LLC-loads                                                     (44.35%)
     4.835269679             79,572      LLC-load-misses           #   67.31% of all LL-cache accesses  (44.35%)
     4.885615636         89,332,975      mem_inst_retired.any                                          (44.38%)
     4.885615636             41,483      branch-misses                                                 (44.38%)
     4.885615636        186,629,553      instructions              #    1.43  insn per cycle           (52.33%)
     4.885615636        130,254,430      cycles                                                        (50.75%)
     4.885615636             11,290      L1-icache-load-misses                                         (42.81%)
     4.885615636         50,187,069      L1-dcache-loads                                               (39.73%)
     4.885615636         13,089,589      L1-dcache-load-misses     #   26.08% of all L1-dcache accesses  (39.73%)
     4.885615636            128,072      L2-loads                                                      (31.78%)
     4.885615636             88,972      L2-load-misses            #   73.22% of all LL-cache accesses  (31.78%)
     4.885615636            114,949      LLC-loads                                                     (33.34%)
     4.885615636             79,119      LLC-load-misses           #   65.11% of all LL-cache accesses  (41.28%)
     4.935920863         57,185,013      mem_inst_retired.any                                          (36.67%)
     4.935920863             27,005      branch-misses                                                 (44.33%)
     4.935920863        154,606,846      instructions              #    1.19  insn per cycle           (52.29%)
     4.935920863        130,140,697      cycles                                                        (52.30%)
     4.935920863             14,954      L1-icache-load-misses                                         (52.30%)
     4.935920863         57,203,114      L1-dcache-loads                                               (47.46%)
     4.935920863         10,252,407      L1-dcache-load-misses     #   17.92% of all L1-dcache accesses  (39.75%)
     4.935920863             75,610      L2-loads                                                      (31.80%)
     4.935920863             71,016      L2-load-misses            #   80.84% of all LL-cache accesses  (31.80%)
     4.935920863            100,075      LLC-loads                                                     (31.79%)
     4.935920863             70,102      LLC-load-misses           #   79.80% of all LL-cache accesses  (31.79%)
     4.986285146         55,685,601      mem_inst_retired.any                                          (31.78%)
     4.986285146             42,156      branch-misses                                                 (32.07%)
     4.986285146        113,524,088      instructions              #    0.87  insn per cycle           (47.94%)
     4.986285146        130,023,426      cycles                                                        (52.34%)
     4.986285146             18,619      L1-icache-load-misses                                         (52.33%)
     4.986285146         32,246,955      L1-dcache-loads                                               (52.33%)
     4.986285146          8,528,102      L1-dcache-load-misses     #   26.45% of all L1-dcache accesses  (52.08%)
     4.986285146             90,971      L2-loads                                                      (31.77%)
     4.986285146             61,679      L2-load-misses            #   68.80% of all LL-cache accesses  (31.78%)
     4.986285146             88,335      LLC-loads                                                     (31.78%)
     4.986285146             60,410      LLC-load-misses           #   67.38% of all LL-cache accesses  (31.79%)
     5.036601777         80,793,360      mem_inst_retired.any                                          (31.80%)
     5.036601777              5,484      branch-misses                                                 (31.80%)
     5.036601777        195,581,646      instructions              #    1.50  insn per cycle           (39.75%)
     5.036601777        130,135,693      cycles                                                        (43.29%)
     5.036601777             12,660      L1-icache-load-misses                                         (51.24%)
     5.036601777         50,402,507      L1-dcache-loads                                               (52.30%)
     5.036601777          9,529,303      L1-dcache-load-misses     #   18.91% of all L1-dcache accesses  (52.30%)
     5.036601777             84,420      L2-loads                                                      (40.83%)
     5.036601777             44,473      L2-load-misses            #   62.79% of all LL-cache accesses  (32.88%)
     5.036601777             57,231      LLC-loads                                                     (31.80%)
     5.036601777             39,014      LLC-load-misses           #   55.08% of all LL-cache accesses  (31.79%)
#           time             counts unit events
     5.087020787         76,385,671      mem_inst_retired.any                                          (31.73%)
     5.087020787             55,332      branch-misses                                                 (31.73%)
     5.087020787        154,889,403      instructions              #    1.19  insn per cycle           (39.66%)
     5.087020787        130,427,866      cycles                                                        (39.66%)
     5.087020787             12,532      L1-icache-load-misses                                         (39.67%)
     5.087020787         46,426,799      L1-dcache-loads                                               (46.53%)
     5.087020787         12,590,132      L1-dcache-load-misses     #   27.12% of all L1-dcache accesses  (52.40%)
     5.087020787            140,136      L2-loads                                                      (44.47%)
     5.087020787            102,815      L2-load-misses            #   74.59% of all LL-cache accesses  (44.47%)
     5.087020787            135,557      LLC-loads                                                     (37.63%)
     5.087020787             98,421      LLC-load-misses           #   71.40% of all LL-cache accesses  (31.73%)
     5.137447072         91,858,601      mem_inst_retired.any                                          (34.46%)
     5.137447072              8,743      branch-misses                                                 (31.73%)
     5.137447072        207,450,167      instructions              #    1.59  insn per cycle           (39.66%)
     5.137447072        130,433,449      cycles                                                        (39.66%)
     5.137447072             11,311      L1-icache-load-misses                                         (39.66%)
     5.137447072         58,274,227      L1-dcache-loads                                               (39.66%)
     5.137447072         10,873,729      L1-dcache-load-misses     #   18.66% of all L1-dcache accesses  (41.72%)
     5.137447072            118,627      L2-loads                                                      (41.71%)
     5.137447072             91,962      L2-load-misses            #   75.70% of all LL-cache accesses  (44.47%)
     5.137447072            124,346      LLC-loads                                                     (44.47%)
     5.137447072             80,956      LLC-load-misses           #   66.64% of all LL-cache accesses  (42.43%)
     5.187902446         77,487,124      mem_inst_retired.any                                          (44.52%)
     5.187902446             54,712      branch-misses                                                 (39.34%)
     5.187902446        151,808,153      instructions              #    1.16  insn per cycle           (47.27%)
     5.187902446        130,477,325      cycles                                                        (39.63%)
     5.187902446             20,247      L1-icache-load-misses                                         (39.63%)
     5.187902446         37,597,986      L1-dcache-loads                                               (39.63%)
     5.187902446          9,619,814      L1-dcache-load-misses     #   25.59% of all L1-dcache accesses  (39.62%)
     5.187902446            126,629      L2-loads                                                      (31.70%)
     5.187902446             99,873      L2-load-misses            #   77.63% of all LL-cache accesses  (36.86%)
     5.187902446            130,660      LLC-loads                                                     (44.52%)
     5.187902446             98,471      LLC-load-misses           #   76.55% of all LL-cache accesses  (44.52%)
     5.238394881         76,241,531      mem_inst_retired.any                                          (44.54%)
     5.238394881             42,919      branch-misses                                                 (44.53%)
     5.238394881        168,514,515      instructions              #    1.29  insn per cycle           (52.45%)
     5.238394881        130,571,285      cycles                                                        (52.16%)
     5.238394881             11,966      L1-icache-load-misses                                         (44.25%)
     5.238394881         62,263,615      L1-dcache-loads                                               (39.62%)
     5.238394881         10,310,789      L1-dcache-load-misses     #   16.56% of all L1-dcache accesses  (39.62%)
     5.238394881             82,064      L2-loads                                                      (31.70%)
     5.238394881             66,359      L2-load-misses            #   72.85% of all LL-cache accesses  (31.70%)
     5.238394881            100,119      LLC-loads                                                     (31.97%)
     5.238394881             87,238      LLC-load-misses           #   95.77% of all LL-cache accesses  (39.89%)
     5.288713057         76,499,288      mem_inst_retired.any                                          (35.13%)
     5.288713057             52,346      branch-misses                                                 (43.07%)
     5.288713057        164,407,862      instructions              #    1.26  insn per cycle           (52.30%)
     5.288713057        130,145,485      cycles                                                        (52.30%)
     5.288713057             12,890      L1-icache-load-misses                                         (52.29%)
     5.288713057         48,768,148      L1-dcache-loads                                               (48.99%)
     5.288713057         12,276,129      L1-dcache-load-misses     #   25.17% of all L1-dcache accesses  (41.05%)
     5.288713057            135,992      L2-loads                                                      (31.80%)
     5.288713057             98,574      L2-load-misses            #   73.01% of all LL-cache accesses  (31.80%)
     5.288713057            134,035      LLC-loads                                                     (31.80%)
     5.288713057             99,114      LLC-load-misses           #   73.41% of all LL-cache accesses  (31.80%)
     5.339042999         84,023,679      mem_inst_retired.any                                          (31.78%)
     5.339042999             46,105      branch-misses                                                 (31.79%)
     5.339042999        166,621,784      instructions              #    1.28  insn per cycle           (46.40%)
     5.339042999        130,210,399      cycles                                                        (52.32%)
     5.339042999             11,669      L1-icache-load-misses                                         (52.32%)
     5.339042999         54,792,929      L1-dcache-loads                                               (52.32%)
     5.339042999         10,462,719      L1-dcache-load-misses     #   19.10% of all L1-dcache accesses  (52.32%)
     5.339042999             80,708      L2-loads                                                      (31.79%)
     5.339042999             61,719      L2-load-misses            #   74.87% of all LL-cache accesses  (31.79%)
     5.339042999             84,169      LLC-loads                                                     (31.79%)
     5.339042999             72,457      LLC-load-misses           #   87.89% of all LL-cache accesses  (31.79%)
     5.389473730         50,308,833      mem_inst_retired.any                                          (31.73%)
     5.389473730             33,544      branch-misses                                                 (31.72%)
     5.389473730         94,390,795      instructions              #    0.72  insn per cycle           (39.65%)
     5.389473730        130,265,962      cycles                                                        (41.67%)
     5.389473730             16,870      L1-icache-load-misses                                         (49.61%)
     5.389473730         31,960,596      L1-dcache-loads                                               (52.40%)
     5.389473730          9,129,316      L1-dcache-load-misses     #   28.56% of all L1-dcache accesses  (52.41%)
     5.389473730            115,922      L2-loads                                                      (42.48%)
     5.389473730             91,390      L2-load-misses            #   79.19% of all LL-cache accesses  (34.56%)
     5.389473730            114,889      LLC-loads                                                     (31.73%)
     5.389473730             72,045      LLC-load-misses           #   62.43% of all LL-cache accesses  (31.72%)
     5.439920321         70,489,635      mem_inst_retired.any                                          (31.72%)
     5.439920321             12,129      branch-misses                                                 (31.71%)
     5.439920321        173,040,084      instructions              #    1.33  insn per cycle           (39.64%)
     5.439920321        130,291,352      cycles                                                        (39.64%)
     5.439920321             20,606      L1-icache-load-misses                                         (39.65%)
     5.439920321         44,755,927      L1-dcache-loads                                               (44.77%)
     5.439920321          7,810,911      L1-dcache-load-misses     #   17.45% of all L1-dcache accesses  (52.43%)
     5.439920321             78,525      L2-loads                                                      (44.50%)
     5.439920321             62,086      L2-load-misses            #   78.15% of all LL-cache accesses  (44.49%)
     5.439920321             80,369      LLC-loads                                                     (39.39%)
     5.439920321             66,393      LLC-load-misses           #   83.57% of all LL-cache accesses  (31.72%)
     5.490268994         65,202,507      mem_inst_retired.any                                          (36.14%)
     5.490268994             52,916      branch-misses                                                 (31.77%)
     5.490268994        129,002,789      instructions              #    0.99  insn per cycle           (39.72%)
     5.490268994        130,135,103      cycles                                                        (39.72%)
     5.490268994             16,011      L1-icache-load-misses                                         (39.72%)
     5.490268994         41,132,086      L1-dcache-loads                                               (39.73%)
     5.490268994         11,015,488      L1-dcache-load-misses     #   26.78% of all L1-dcache accesses  (39.99%)
     5.490268994            114,881      L2-loads                                                      (39.99%)
     5.490268994             84,844      L2-load-misses            #   73.30% of all LL-cache accesses  (44.38%)
     5.490268994            116,632      LLC-loads                                                     (44.38%)
     5.490268994             89,975      LLC-load-misses           #   77.73% of all LL-cache accesses  (44.14%)
     5.540582809         77,183,000      mem_inst_retired.any                                          (44.35%)
     5.540582809             42,631      branch-misses                                                 (40.78%)
     5.540582809        161,524,880      instructions              #    1.24  insn per cycle           (48.74%)
     5.540582809        129,891,217      cycles                                                        (40.78%)
     5.540582809             15,034      L1-icache-load-misses                                         (39.76%)
     5.540582809         53,922,261      L1-dcache-loads                                               (39.75%)
     5.540582809         10,044,475      L1-dcache-load-misses     #   18.63% of all L1-dcache accesses  (39.76%)
     5.540582809             69,821      L2-loads                                                      (31.81%)
     5.540582809             59,950      L2-load-misses            #   75.61% of all LL-cache accesses  (35.34%)
     5.540582809             88,746      LLC-loads                                                     (43.30%)
     5.540582809             73,236      LLC-load-misses           #   92.37% of all LL-cache accesses  (44.34%)
     5.590969038         77,583,906      mem_inst_retired.any                                          (44.45%)
     5.590969038             43,396      branch-misses                                                 (44.44%)
     5.590969038        155,610,159      instructions              #    1.19  insn per cycle           (52.35%)
     5.590969038        130,236,288      cycles                                                        (52.36%)
     5.590969038             22,134      L1-icache-load-misses                                         (45.45%)
     5.590969038         41,663,115      L1-dcache-loads                                               (39.67%)
     5.590969038         11,355,784      L1-dcache-load-misses     #   27.26% of all L1-dcache accesses  (39.67%)
     5.590969038            130,065      L2-loads                                                      (31.76%)
     5.590969038             97,546      L2-load-misses            #   73.57% of all LL-cache accesses  (31.76%)
     5.590969038            135,096      LLC-loads                                                     (31.76%)
     5.590969038             90,428      LLC-load-misses           #   68.21% of all LL-cache accesses  (38.66%)
     5.641413803         95,285,807      mem_inst_retired.any                                          (33.90%)
     5.641413803             17,026      branch-misses                                                 (41.83%)
     5.641413803        192,182,925      instructions              #    1.47  insn per cycle           (52.42%)
     5.641413803        130,340,537      cycles                                                        (52.41%)
     5.641413803             17,473      L1-icache-load-misses                                         (52.41%)
     5.641413803         50,078,351      L1-dcache-loads                                               (50.26%)
     5.641413803         11,360,129      L1-dcache-load-misses     #   22.68% of all L1-dcache accesses  (42.33%)
     5.641413803             99,176      L2-loads                                                      (31.72%)
     5.641413803             63,933      L2-load-misses            #   72.62% of all LL-cache accesses  (31.72%)
     5.641413803             76,899      LLC-loads                                                     (31.72%)
     5.641413803             52,997      LLC-load-misses           #   60.20% of all LL-cache accesses  (31.73%)
     5.691855835         74,047,678      mem_inst_retired.any                                          (31.72%)
     5.691855835             57,472      branch-misses                                                 (31.72%)
     5.691855835        162,082,397      instructions              #    1.24  insn per cycle           (44.91%)
     5.691855835        130,508,939      cycles                                                        (52.42%)
     5.691855835             17,905      L1-icache-load-misses                                         (52.43%)
     5.691855835         46,839,128      L1-dcache-loads                                               (52.42%)
     5.691855835         11,679,567      L1-dcache-load-misses     #   24.94% of all L1-dcache accesses  (52.43%)
     5.691855835            137,194      L2-loads                                                      (31.72%)
     5.691855835             99,937      L2-load-misses            #   75.26% of all LL-cache accesses  (31.71%)
     5.691855835            128,370      LLC-loads                                                     (31.72%)
     5.691855835             96,815      LLC-load-misses           #   72.91% of all LL-cache accesses  (31.71%)
     5.742319062        101,583,514      mem_inst_retired.any                                          (31.71%)
     5.742319062              8,300      branch-misses                                                 (31.71%)
     5.742319062        228,467,743      instructions              #    1.75  insn per cycle           (39.64%)
     5.742319062        130,583,702      cycles                                                        (40.04%)
     5.742319062             15,169      L1-icache-load-misses                                         (47.97%)
     5.742319062         57,439,317      L1-dcache-loads                                               (52.44%)
     5.742319062         12,036,094      L1-dcache-load-misses     #   20.95% of all L1-dcache accesses  (52.44%)
     5.742319062            121,393      L2-loads                                                      (44.12%)
     5.742319062             86,729      L2-load-misses            #   77.99% of all LL-cache accesses  (36.19%)
     5.742319062            101,010      LLC-loads                                                     (31.71%)
     5.742319062             64,010      LLC-load-misses           #   57.56% of all LL-cache accesses  (31.71%)
     5.792743699         84,896,681      mem_inst_retired.any                                          (31.73%)
     5.792743699             63,169      branch-misses                                                 (31.73%)
     5.792743699        175,067,321      instructions              #    1.34  insn per cycle           (39.67%)
     5.792743699        130,518,820      cycles                                                        (39.67%)
     5.792743699              8,377      L1-icache-load-misses                                         (39.67%)
     5.792743699         51,876,012      L1-dcache-loads                                               (43.13%)
     5.792743699         13,649,857      L1-dcache-load-misses     #   26.31% of all L1-dcache accesses  (51.05%)
     5.792743699            137,678      L2-loads                                                      (44.46%)
     5.792743699             98,807      L2-load-misses            #   72.60% of all LL-cache accesses  (44.47%)
     5.792743699            134,524      LLC-loads                                                     (41.02%)
     5.792743699             97,662      LLC-load-misses           #   71.76% of all LL-cache accesses  (33.09%)
     5.843162731        101,463,524      mem_inst_retired.any                                          (37.87%)
     5.843162731              7,165      branch-misses                                                 (31.73%)
     5.843162731        230,684,595      instructions              #    1.77  insn per cycle           (39.67%)
     5.843162731        130,520,708      cycles                                                        (39.67%)
     5.843162731             14,267      L1-icache-load-misses                                         (39.66%)
     5.843162731         59,256,379      L1-dcache-loads                                               (39.66%)
     5.843162731         12,524,854      L1-dcache-load-misses     #   21.14% of all L1-dcache accesses  (39.66%)
     5.843162731            130,149      L2-loads                                                      (38.31%)
     5.843162731             90,944      L2-load-misses            #   77.27% of all LL-cache accesses  (44.47%)
     5.843162731            105,237      LLC-loads                                                     (44.47%)
     5.843162731             69,905      LLC-load-misses           #   59.40% of all LL-cache accesses  (44.47%)
     5.893599426         92,066,250      mem_inst_retired.any                                          (44.48%)
     5.893599426             50,167      branch-misses                                                 (42.69%)
     5.893599426        189,025,352      instructions              #    1.45  insn per cycle           (50.62%)
     5.893599426        130,545,242      cycles                                                        (42.69%)
     5.893599426             11,522      L1-icache-load-misses                                         (39.65%)
     5.893599426         52,721,052      L1-dcache-loads                                               (39.65%)
     5.893599426         13,357,855      L1-dcache-load-misses     #   25.34% of all L1-dcache accesses  (39.65%)
     5.893599426            118,460      L2-loads                                                      (31.72%)
     5.893599426             76,034      L2-load-misses            #   70.43% of all LL-cache accesses  (33.50%)
     5.893599426             97,447      LLC-loads                                                     (41.43%)
     5.893599426             74,349      LLC-load-misses           #   68.87% of all LL-cache accesses  (44.48%)
     5.944027984         88,543,273      mem_inst_retired.any                                          (44.48%)
     5.944027984             36,394      branch-misses                                                 (44.48%)
     5.944027984        201,148,637      instructions              #    1.54  insn per cycle           (52.41%)
     5.944027984        130,531,261      cycles                                                        (52.41%)
     5.944027984             12,295      L1-icache-load-misses                                         (47.53%)
     5.944027984         56,546,481      L1-dcache-loads                                               (39.67%)
     5.944027984         12,596,294      L1-dcache-load-misses     #   22.28% of all L1-dcache accesses  (39.66%)
     5.944027984            139,015      L2-loads                                                      (31.72%)
     5.944027984             98,906      L2-load-misses            #   72.38% of all LL-cache accesses  (31.72%)
     5.944027984            134,300      LLC-loads                                                     (31.72%)
     5.944027984             92,267      LLC-load-misses           #   67.52% of all LL-cache accesses  (36.59%)
     5.994455183        103,464,291      mem_inst_retired.any                                          (31.81%)
     5.994455183             18,072      branch-misses                                                 (39.74%)
     5.994455183        214,583,518      instructions              #    1.64  insn per cycle           (52.40%)
     5.994455183        130,495,964      cycles                                                        (52.40%)
     5.994455183             12,408      L1-icache-load-misses                                         (52.40%)
     5.994455183         56,307,611      L1-dcache-loads                                               (52.34%)
     5.994455183         12,968,691      L1-dcache-load-misses     #   23.03% of all L1-dcache accesses  (44.41%)
     5.994455183            112,751      L2-loads                                                      (31.73%)
     5.994455183             72,747      L2-load-misses            #   74.70% of all LL-cache accesses  (31.73%)
     5.994455183             82,011      LLC-loads                                                     (31.73%)
     5.994455183             54,974      LLC-load-misses           #   56.45% of all LL-cache accesses  (31.73%)
     6.044889539         82,863,185      mem_inst_retired.any                                          (31.72%)
     6.044889539             64,599      branch-misses                                                 (31.72%)
     6.044889539        176,847,547      instructions              #    1.35  insn per cycle           (42.85%)
     6.044889539        130,533,051      cycles                                                        (50.78%)
     6.044889539             12,062      L1-icache-load-misses                                         (52.41%)
     6.044889539         52,502,914      L1-dcache-loads                                               (52.41%)
     6.044889539         13,442,903      L1-dcache-load-misses     #   25.60% of all L1-dcache accesses  (52.41%)
     6.044889539            139,701      L2-loads                                                      (33.37%)
     6.044889539             99,170      L2-load-misses            #   73.34% of all LL-cache accesses  (31.73%)
     6.044889539            130,735      LLC-loads                                                     (31.73%)
     6.044889539             98,126      LLC-load-misses           #   72.57% of all LL-cache accesses  (31.72%)
     6.095327765        104,201,792      mem_inst_retired.any                                          (31.72%)
     6.095327765              6,522      branch-misses                                                 (31.72%)
     6.095327765        229,144,787      instructions              #    1.75  insn per cycle           (39.65%)
     6.095327765        130,582,656      cycles                                                        (39.65%)
     6.095327765             11,094      L1-icache-load-misses                                         (45.95%)
     6.095327765         55,934,143      L1-dcache-loads                                               (52.42%)
     6.095327765         13,041,813      L1-dcache-load-misses     #   23.32% of all L1-dcache accesses  (52.42%)
     6.095327765            115,699      L2-loads                                                      (44.49%)
     6.095327765             72,219      L2-load-misses            #   75.34% of all LL-cache accesses  (38.20%)
     6.095327765             76,014      LLC-loads                                                     (31.72%)
     6.095327765             52,686      LLC-load-misses           #   54.96% of all LL-cache accesses  (31.72%)
     6.145749347         84,274,523      mem_inst_retired.any                                          (31.73%)
     6.145749347             63,979      branch-misses                                                 (31.73%)
     6.145749347        173,705,749      instructions              #    1.33  insn per cycle           (39.66%)
     6.145749347        130,494,987      cycles                                                        (39.66%)
     6.145749347             17,082      L1-icache-load-misses                                         (39.67%)
     6.145749347         53,450,777      L1-dcache-loads                                               (41.13%)
     6.145749347         12,882,480      L1-dcache-load-misses     #   24.10% of all L1-dcache accesses  (49.05%)
     6.145749347            109,746      L2-loads                                                      (44.47%)
     6.145749347             84,656      L2-load-misses            #   73.92% of all LL-cache accesses  (44.47%)
     6.145749347            119,310      LLC-loads                                                     (43.02%)
     6.145749347             96,055      LLC-load-misses           #   83.87% of all LL-cache accesses  (35.09%)
     6.196176209         99,534,310      mem_inst_retired.any                                          (39.87%)
     6.196176209              9,107      branch-misses                                                 (31.94%)
     6.196176209        222,204,985      instructions              #    1.70  insn per cycle           (39.88%)
     6.196176209        130,541,686      cycles                                                        (39.66%)
     6.196176209              8,423      L1-icache-load-misses                                         (39.66%)
     6.196176209         55,161,360      L1-dcache-loads                                               (39.66%)
     6.196176209         13,664,503      L1-dcache-load-misses     #   24.77% of all L1-dcache accesses  (39.66%)
     6.196176209            125,613      L2-loads                                                      (36.31%)
     6.196176209             84,272      L2-load-misses            #   73.53% of all LL-cache accesses  (44.24%)
     6.196176209            103,593      LLC-loads                                                     (44.47%)
     6.196176209             74,744      LLC-load-misses           #   65.22% of all LL-cache accesses  (44.47%)
     6.246620382         93,162,160      mem_inst_retired.any                                          (44.49%)
     6.246620382             48,032      branch-misses                                                 (44.49%)
     6.246620382        186,723,238      instructions              #    1.43  insn per cycle           (52.42%)
     6.246620382        130,568,922      cycles                                                        (44.71%)
     6.246620382             13,017      L1-icache-load-misses                                         (39.65%)
     6.246620382         54,580,811      L1-dcache-loads                                               (39.65%)
     6.246620382         12,438,203      L1-dcache-load-misses     #   22.79% of all L1-dcache accesses  (39.65%)
     6.246620382             85,758      L2-loads                                                      (31.72%)
     6.246620382             58,106      L2-load-misses            #   70.17% of all LL-cache accesses  (31.72%)
     6.246620382             79,850      LLC-loads                                                     (39.42%)
     6.246620382             83,302      LLC-load-misses           #  100.60% of all LL-cache accesses  (44.50%)
     6.297035427         74,681,170      mem_inst_retired.any                                          (42.53%)
     6.297035427             92,304      branch-misses                                                 (44.45%)
     6.297035427        159,774,178      instructions              #    1.23  insn per cycle           (52.39%)
     6.297035427        130,323,784      cycles                                                        (52.38%)
     6.297035427             13,551      L1-icache-load-misses                                         (49.55%)
     6.297035427         62,824,673      L1-dcache-loads                                               (41.62%)
     6.297035427          5,369,065      L1-dcache-load-misses     #    8.55% of all L1-dcache accesses  (39.68%)
     6.297035427            163,768      L2-loads                                                      (31.74%)
     6.297035427            104,955      L2-load-misses            #   84.13% of all LL-cache accesses  (31.74%)
     6.297035427             85,744      LLC-loads                                                     (31.74%)
     6.297035427             62,564      LLC-load-misses           #   50.15% of all LL-cache accesses  (34.56%)
#           time             counts unit events
     6.347560204         59,470,147      mem_inst_retired.any                                          (31.67%)
     6.347560204             48,463      branch-misses                                                 (37.68%)
     6.347560204        129,582,751      instructions              #    0.99  insn per cycle           (52.50%)
     6.347560204        130,609,059      cycles                                                        (52.50%)
     6.347560204             18,003      L1-icache-load-misses                                         (52.50%)
     6.347560204         40,814,724      L1-dcache-loads                                               (52.50%)
     6.347560204         10,467,671      L1-dcache-load-misses     #   25.65% of all L1-dcache accesses  (46.52%)
     6.347560204             88,589      L2-loads                                                      (31.67%)
     6.347560204             58,513      L2-load-misses            #   64.94% of all LL-cache accesses  (31.67%)
     6.347560204             91,628      LLC-loads                                                     (31.67%)
     6.347560204             58,331      LLC-load-misses           #   64.73% of all LL-cache accesses  (31.66%)
     6.398038598        103,140,429      mem_inst_retired.any                                          (31.71%)
     6.398038598              7,097      branch-misses                                                 (31.69%)
     6.398038598        228,382,284      instructions              #    1.75  insn per cycle           (40.62%)
     6.398038598        130,525,771      cycles                                                        (48.54%)
     6.398038598             22,472      L1-icache-load-misses                                         (52.44%)
     6.398038598         52,403,484      L1-dcache-loads                                               (52.44%)
     6.398038598         11,441,759      L1-dcache-load-misses     #   21.83% of all L1-dcache accesses  (52.45%)
     6.398038598            110,550      L2-loads                                                      (35.62%)
     6.398038598             71,657      L2-load-misses            #   74.93% of all LL-cache accesses  (31.70%)
     6.398038598             80,723      LLC-loads                                                     (31.70%)
     6.398038598             54,526      LLC-load-misses           #   57.01% of all LL-cache accesses  (31.71%)
     6.448450804         75,225,501      mem_inst_retired.any                                          (31.73%)
     6.448450804             59,415      branch-misses                                                 (31.74%)
     6.448450804        156,973,174      instructions              #    1.20  insn per cycle           (39.67%)
     6.448450804        130,339,386      cycles                                                        (39.67%)
     6.448450804             18,437      L1-icache-load-misses                                         (43.70%)
     6.448450804         40,304,733      L1-dcache-loads                                               (51.63%)
     6.448450804         10,033,941      L1-dcache-load-misses     #   24.90% of all L1-dcache accesses  (52.40%)
     6.448450804             96,257      L2-loads                                                      (44.46%)
     6.448450804             70,028      L2-load-misses            #   71.69% of all LL-cache accesses  (40.45%)
     6.448450804             99,094      LLC-loads                                                     (32.52%)
     6.448450804             84,257      LLC-load-misses           #   86.26% of all LL-cache accesses  (31.73%)
     6.498893422         98,106,592      mem_inst_retired.any                                          (31.72%)
     6.498893422             15,133      branch-misses                                                 (31.72%)
     6.498893422        232,959,235      instructions              #    1.78  insn per cycle           (39.65%)
     6.498893422        130,587,854      cycles                                                        (39.65%)
     6.498893422              8,372      L1-icache-load-misses                                         (39.65%)
     6.498893422         66,674,169      L1-dcache-loads                                               (39.65%)
     6.498893422         11,332,368      L1-dcache-load-misses     #   17.00% of all L1-dcache accesses  (46.82%)
     6.498893422             98,863      L2-loads                                                      (44.49%)
     6.498893422             79,547      L2-load-misses            #   75.60% of all LL-cache accesses  (44.49%)
     6.498893422            111,569      LLC-loads                                                     (44.48%)
     6.498893422             79,115      LLC-load-misses           #   75.19% of all LL-cache accesses  (37.34%)
     6.549306622         72,956,008      mem_inst_retired.any                                          (42.12%)
     6.549306622             57,724      branch-misses                                                 (34.19%)
     6.549306622        166,545,296      instructions              #    1.28  insn per cycle           (42.13%)
     6.549306622        130,417,014      cycles                                                        (39.67%)
     6.549306622             18,734      L1-icache-load-misses                                         (39.67%)
     6.549306622         47,498,341      L1-dcache-loads                                               (39.67%)
     6.549306622         11,755,698      L1-dcache-load-misses     #   24.75% of all L1-dcache accesses  (39.67%)
     6.549306622            124,698      L2-loads                                                      (34.05%)
     6.549306622             84,215      L2-load-misses            #   71.07% of all LL-cache accesses  (41.99%)
     6.549306622            112,293      LLC-loads                                                     (44.46%)
     6.549306622             78,725      LLC-load-misses           #   66.44% of all LL-cache accesses  (44.46%)
     6.599749262         62,271,146      mem_inst_retired.any                                          (44.49%)
     6.599749262             28,200      branch-misses                                                 (44.49%)
     6.599749262        140,372,303      instructions              #    1.08  insn per cycle           (52.42%)
     6.599749262        130,402,133      cycles                                                        (46.95%)
     6.599749262             10,414      L1-icache-load-misses                                         (39.65%)
     6.599749262         56,120,567      L1-dcache-loads                                               (39.65%)
     6.599749262          9,783,686      L1-dcache-load-misses     #   17.43% of all L1-dcache accesses  (39.65%)
     6.599749262             78,697      L2-loads                                                      (31.73%)
     6.599749262             56,351      L2-load-misses            #   71.51% of all LL-cache accesses  (31.72%)
     6.599749262             78,899      LLC-loads                                                     (37.18%)
     6.599749262             49,252      LLC-load-misses           #   62.50% of all LL-cache accesses  (44.49%)
     6.650180145         75,079,256      mem_inst_retired.any                                          (40.35%)
     6.650180145             56,988      branch-misses                                                 (44.41%)
     6.650180145        141,771,080      instructions              #    1.09  insn per cycle           (52.36%)
     6.650180145        130,193,168      cycles                                                        (52.36%)
     6.650180145             22,498      L1-icache-load-misses                                         (51.74%)
     6.650180145         39,100,151      L1-dcache-loads                                               (43.79%)
     6.650180145         10,511,378      L1-dcache-load-misses     #   26.88% of all L1-dcache accesses  (39.71%)
     6.650180145            130,985      L2-loads                                                      (31.76%)
     6.650180145             99,812      L2-load-misses            #   74.76% of all LL-cache accesses  (31.76%)
     6.650180145            136,049      LLC-loads                                                     (31.77%)
     6.650180145             98,433      LLC-load-misses           #   73.72% of all LL-cache accesses  (32.37%)
     6.700597787        100,568,609      mem_inst_retired.any                                          (31.73%)
     6.700597787             36,281      branch-misses                                                 (35.48%)
     6.700597787        193,267,732      instructions              #    1.48  insn per cycle           (51.34%)
     6.700597787        130,468,285      cycles                                                        (52.39%)
     6.700597787             13,061      L1-icache-load-misses                                         (52.39%)
     6.700597787         55,777,702      L1-dcache-loads                                               (52.39%)
     6.700597787         12,160,416      L1-dcache-load-misses     #   21.80% of all L1-dcache accesses  (48.67%)
     6.700597787             72,571      L2-loads                                                      (31.74%)
     6.700597787             59,625      L2-load-misses            #   79.72% of all LL-cache accesses  (31.74%)
     6.700597787             77,015      LLC-loads                                                     (31.74%)
     6.700597787             59,561      LLC-load-misses           #   79.63% of all LL-cache accesses  (31.74%)
     6.751033222         84,232,431      mem_inst_retired.any                                          (31.72%)
     6.751033222             62,197      branch-misses                                                 (31.72%)
     6.751033222        178,255,275      instructions              #    1.37  insn per cycle           (39.65%)
     6.751033222        130,550,325      cycles                                                        (46.53%)
     6.751033222             10,735      L1-icache-load-misses                                         (52.41%)
     6.751033222         56,099,860      L1-dcache-loads                                               (52.42%)
     6.751033222         12,893,191      L1-dcache-load-misses     #   22.98% of all L1-dcache accesses  (52.42%)
     6.751033222            127,395      L2-loads                                                      (37.62%)
     6.751033222            100,300      L2-load-misses            #   75.95% of all LL-cache accesses  (31.72%)
     6.751033222            136,720      LLC-loads                                                     (31.72%)
     6.751033222             97,271      LLC-load-misses           #   73.66% of all LL-cache accesses  (31.72%)
     6.801445856         96,483,040      mem_inst_retired.any                                          (31.74%)
     6.801445856             39,587      branch-misses                                                 (31.74%)
     6.801445856        189,819,839      instructions              #    1.45  insn per cycle           (39.67%)
     6.801445856        130,475,553      cycles                                                        (39.67%)
     6.801445856             16,716      L1-icache-load-misses                                         (41.72%)
     6.801445856         53,317,713      L1-dcache-loads                                               (49.65%)
     6.801445856         12,315,769      L1-dcache-load-misses     #   23.10% of all L1-dcache accesses  (52.39%)
     6.801445856             97,485      L2-loads                                                      (44.46%)
     6.801445856             70,573      L2-load-misses            #   78.13% of all LL-cache accesses  (42.43%)
     6.801445856             83,169      LLC-loads                                                     (34.50%)
     6.801445856             61,980      LLC-load-misses           #   68.62% of all LL-cache accesses  (31.74%)
     6.851853252         80,781,062      mem_inst_retired.any                                          (31.74%)
     6.851853252             59,614      branch-misses                                                 (31.74%)
     6.851853252        172,818,694      instructions              #    1.33  insn per cycle           (39.68%)
     6.851853252        130,399,576      cycles                                                        (39.68%)
     6.851853252             16,135      L1-icache-load-misses                                         (39.68%)
     6.851853252         57,178,997      L1-dcache-loads                                               (39.68%)
     6.851853252         11,004,994      L1-dcache-load-misses     #   19.25% of all L1-dcache accesses  (44.87%)
     6.851853252             90,757      L2-loads                                                      (44.45%)
     6.851853252             74,848      L2-load-misses            #   73.94% of all LL-cache accesses  (44.45%)
     6.851853252            111,701      LLC-loads                                                     (44.45%)
     6.851853252             88,621      LLC-load-misses           #   87.55% of all LL-cache accesses  (39.27%)
     6.902283136         92,219,800      mem_inst_retired.any                                          (44.04%)
     6.902283136             38,997      branch-misses                                                 (36.12%)
     6.902283136        193,570,413      instructions              #    1.48  insn per cycle           (44.05%)
     6.902283136        130,519,217      cycles                                                        (39.66%)
     6.902283136             13,301      L1-icache-load-misses                                         (39.66%)
     6.902283136         51,022,695      L1-dcache-loads                                               (39.66%)
     6.902283136         13,649,027      L1-dcache-load-misses     #   26.75% of all L1-dcache accesses  (39.66%)
     6.902283136            135,607      L2-loads                                                      (32.14%)
     6.902283136             97,653      L2-load-misses            #   76.34% of all LL-cache accesses  (40.07%)
     6.902283136            120,243      LLC-loads                                                     (44.47%)
     6.902283136             79,680      LLC-load-misses           #   62.29% of all LL-cache accesses  (44.47%)
     6.952694647         90,845,758      mem_inst_retired.any                                          (44.46%)
     6.952694647             41,710      branch-misses                                                 (44.46%)
     6.952694647        189,358,168      instructions              #    1.45  insn per cycle           (52.39%)
     6.952694647        130,348,498      cycles                                                        (48.86%)
     6.952694647             17,241      L1-icache-load-misses                                         (40.93%)
     6.952694647         58,585,519      L1-dcache-loads                                               (39.67%)
     6.952694647         11,185,128      L1-dcache-load-misses     #   19.09% of all L1-dcache accesses  (39.67%)
     6.952694647             70,875      L2-loads                                                      (31.74%)
     6.952694647             59,488      L2-load-misses            #   76.58% of all LL-cache accesses  (31.74%)
     6.952694647             84,492      LLC-loads                                                     (35.26%)
     6.952694647             69,915      LLC-load-misses           #   90.00% of all LL-cache accesses  (43.19%)
     7.003159090         77,749,952      mem_inst_retired.any                                          (38.39%)
     7.003159090             56,274      branch-misses                                                 (44.53%)
     7.003159090        152,797,631      instructions              #    1.17  insn per cycle           (52.46%)
     7.003159090        130,580,837      cycles                                                        (52.45%)
     7.003159090             13,157      L1-icache-load-misses                                         (52.46%)
     7.003159090         47,008,730      L1-dcache-loads                                               (45.80%)
     7.003159090         12,894,190      L1-dcache-load-misses     #   27.43% of all L1-dcache accesses  (39.62%)
     7.003159090            135,200      L2-loads                                                      (31.69%)
     7.003159090             99,884      L2-load-misses            #   73.88% of all LL-cache accesses  (31.69%)
     7.003159090            135,209      LLC-loads                                                     (31.69%)
     7.003159090             98,494      LLC-load-misses           #   72.85% of all LL-cache accesses  (31.69%)
     7.053562312         83,058,229      mem_inst_retired.any                                          (31.75%)
     7.053562312              7,651      branch-misses                                                 (33.54%)
     7.053562312        173,604,733      instructions              #    1.33  insn per cycle           (49.40%)
     7.053562312        130,231,392      cycles                                                        (52.37%)
     7.053562312             16,336      L1-icache-load-misses                                         (52.37%)
     7.053562312         48,336,058      L1-dcache-loads                                               (52.37%)
     7.053562312          9,655,213      L1-dcache-load-misses     #   19.98% of all L1-dcache accesses  (50.62%)
     7.053562312             90,341      L2-loads                                                      (31.76%)
     7.053562312             63,939      L2-load-misses            #   76.34% of all LL-cache accesses  (31.75%)
     7.053562312             77,171      LLC-loads                                                     (31.76%)
     7.053562312             64,176      LLC-load-misses           #   76.62% of all LL-cache accesses  (31.76%)
     7.103854498         67,704,161      mem_inst_retired.any                                          (31.82%)
     7.103854498             51,952      branch-misses                                                 (31.90%)
     7.103854498        146,616,229      instructions              #    1.13  insn per cycle           (39.88%)
     7.103854498        129,702,644      cycles                                                        (44.88%)
     7.103854498             15,508      L1-icache-load-misses                                         (52.42%)
     7.103854498         44,773,622      L1-dcache-loads                                               (52.42%)
     7.103854498         11,906,846      L1-dcache-load-misses     #   26.59% of all L1-dcache accesses  (52.42%)
     7.103854498            137,757      L2-loads                                                      (39.27%)
     7.103854498            103,270      L2-load-misses            #   76.98% of all LL-cache accesses  (31.63%)
     7.103854498            130,554      LLC-loads                                                     (31.63%)
     7.103854498            102,215      LLC-load-misses           #   76.19% of all LL-cache accesses  (31.62%)
     7.154186363        101,879,753      mem_inst_retired.any                                          (31.79%)
     7.154186363              8,392      branch-misses                                                 (31.79%)
     7.154186363        228,665,403      instructions              #    1.76  insn per cycle           (39.74%)
     7.154186363        130,237,034      cycles                                                        (39.73%)
     7.154186363             13,807      L1-icache-load-misses                                         (40.15%)
     7.154186363         60,230,729      L1-dcache-loads                                               (48.10%)
     7.154186363         12,817,678      L1-dcache-load-misses     #   21.28% of all L1-dcache accesses  (52.31%)
     7.154186363            127,199      L2-loads                                                      (44.36%)
     7.154186363             93,567      L2-load-misses            #   78.81% of all LL-cache accesses  (43.97%)
     7.154186363            110,237      LLC-loads                                                     (36.03%)
     7.154186363             64,639      LLC-load-misses           #   54.45% of all LL-cache accesses  (31.79%)
     7.204495194         84,190,918      mem_inst_retired.any                                          (32.64%)
     7.204495194             62,545      branch-misses                                                 (31.80%)
     7.204495194        173,352,370      instructions              #    1.33  insn per cycle           (39.75%)
     7.204495194        130,227,551      cycles                                                        (39.75%)
     7.204495194             11,998      L1-icache-load-misses                                         (39.75%)
     7.204495194         52,127,115      L1-dcache-loads                                               (39.76%)
     7.204495194         13,434,896      L1-dcache-load-misses     #   25.77% of all L1-dcache accesses  (43.49%)
     7.204495194            129,012      L2-loads                                                      (43.49%)
     7.204495194             91,928      L2-load-misses            #   71.94% of all LL-cache accesses  (44.34%)
     7.204495194            126,544      LLC-loads                                                     (44.34%)
     7.204495194             92,429      LLC-load-misses           #   72.34% of all LL-cache accesses  (40.62%)
     7.254812639         98,408,157      mem_inst_retired.any                                          (44.36%)
     7.254812639             15,068      branch-misses                                                 (37.26%)
     7.254812639        223,952,820      instructions              #    1.72  insn per cycle           (45.21%)
     7.254812639        130,279,075      cycles                                                        (39.75%)
     7.254812639             11,179      L1-icache-load-misses                                         (39.74%)
     7.254812639         59,345,030      L1-dcache-loads                                               (39.74%)
     7.254812639         12,511,715      L1-dcache-load-misses     #   21.08% of all L1-dcache accesses  (39.74%)
     7.254812639            138,057      L2-loads                                                      (31.79%)
     7.254812639             94,819      L2-load-misses            #   74.99% of all LL-cache accesses  (38.88%)
     7.254812639            114,815      LLC-loads                                                     (44.36%)
     7.254812639             74,495      LLC-load-misses           #   58.92% of all LL-cache accesses  (44.36%)
     7.305121401         95,618,573      mem_inst_retired.any                                          (44.34%)
     7.305121401             41,566      branch-misses                                                 (44.34%)
     7.305121401        196,769,589      instructions              #    1.51  insn per cycle           (52.29%)
     7.305121401        130,189,685      cycles                                                        (49.81%)
     7.305121401             11,464      L1-icache-load-misses                                         (41.86%)
     7.305121401         52,665,013      L1-dcache-loads                                               (39.75%)
     7.305121401         13,381,974      L1-dcache-load-misses     #   25.41% of all L1-dcache accesses  (39.75%)
     7.305121401            116,733      L2-loads                                                      (31.80%)
     7.305121401             76,307      L2-load-misses            #   73.90% of all LL-cache accesses  (31.80%)
     7.305121401             89,795      LLC-loads                                                     (34.28%)
     7.305121401             67,783      LLC-load-misses           #   65.64% of all LL-cache accesses  (42.23%)
     7.355431127         87,676,873      mem_inst_retired.any                                          (37.67%)
     7.355431127             45,351      branch-misses                                                 (44.35%)
     7.355431127        192,988,702      instructions              #    1.48  insn per cycle           (52.29%)
     7.355431127        130,212,809      cycles                                                        (52.29%)
     7.355431127             13,149      L1-icache-load-misses                                         (52.29%)
     7.355431127         55,767,806      L1-dcache-loads                                               (46.45%)
     7.355431127         12,752,459      L1-dcache-load-misses     #   22.87% of all L1-dcache accesses  (39.74%)
     7.355431127            138,815      L2-loads                                                      (31.81%)
     7.355431127            100,681      L2-load-misses            #   74.10% of all LL-cache accesses  (31.81%)
     7.355431127            132,932      LLC-loads                                                     (31.81%)
     7.355431127             98,788      LLC-load-misses           #   72.71% of all LL-cache accesses  (31.80%)
     7.405744034        103,143,151      mem_inst_retired.any                                          (31.80%)
     7.405744034              8,750      branch-misses                                                 (33.07%)
     7.405744034        216,170,712      instructions              #    1.66  insn per cycle           (48.97%)
     7.405744034        130,182,888      cycles                                                        (52.29%)
     7.405744034             15,989      L1-icache-load-misses                                         (52.29%)
     7.405744034         55,885,365      L1-dcache-loads                                               (52.29%)
     7.405744034         12,388,077      L1-dcache-load-misses     #   22.17% of all L1-dcache accesses  (51.05%)
     7.405744034            112,081      L2-loads                                                      (31.81%)
     7.405744034             71,528      L2-load-misses            #   74.64% of all LL-cache accesses  (31.81%)
     7.405744034             79,581      LLC-loads                                                     (31.80%)
     7.405744034             54,302      LLC-load-misses           #   56.66% of all LL-cache accesses  (31.81%)
     7.456047878         83,130,614      mem_inst_retired.any                                          (31.80%)
     7.456047878             64,369      branch-misses                                                 (31.81%)
     7.456047878        172,730,330      instructions              #    1.33  insn per cycle           (39.75%)
     7.456047878        130,188,110      cycles                                                        (44.38%)
     7.456047878             14,792      L1-icache-load-misses                                         (52.29%)
     7.456047878         50,239,750      L1-dcache-loads                                               (52.29%)
     7.456047878         13,458,066      L1-dcache-load-misses     #   26.79% of all L1-dcache accesses  (52.29%)
     7.456047878            136,109      L2-loads                                                      (39.73%)
     7.456047878             99,368      L2-load-misses            #   74.47% of all LL-cache accesses  (31.80%)
     7.456047878            130,754      LLC-loads                                                     (31.81%)
     7.456047878             99,154      LLC-load-misses           #   74.31% of all LL-cache accesses  (31.80%)
     7.506357481        103,991,015      mem_inst_retired.any                                          (31.81%)
     7.506357481              6,690      branch-misses                                                 (31.80%)
     7.506357481        230,106,945      instructions              #    1.77  insn per cycle           (39.76%)
     7.506357481        130,233,688      cycles                                                        (39.75%)
     7.506357481             11,560      L1-icache-load-misses                                         (39.79%)
     7.506357481         56,415,282      L1-dcache-loads                                               (47.74%)
     7.506357481         12,964,043      L1-dcache-load-misses     #   22.98% of all L1-dcache accesses  (52.29%)
     7.506357481            118,394      L2-loads                                                      (44.34%)
     7.506357481             76,799      L2-load-misses            #   76.44% of all LL-cache accesses  (44.32%)
     7.506357481             82,551      LLC-loads                                                     (36.38%)
     7.506357481             53,496      LLC-load-misses           #   53.24% of all LL-cache accesses  (31.80%)
     7.556674254         82,221,915      mem_inst_retired.any                                          (33.00%)
     7.556674254             61,840      branch-misses                                                 (31.80%)
     7.556674254        165,588,767      instructions              #    1.27  insn per cycle           (39.75%)
     7.556674254        130,186,686      cycles                                                        (39.75%)
     7.556674254             12,860      L1-icache-load-misses                                         (39.75%)
     7.556674254         45,030,023      L1-dcache-loads                                               (39.74%)
     7.556674254         11,497,906      L1-dcache-load-misses     #   25.53% of all L1-dcache accesses  (43.13%)
     7.556674254            119,046      L2-loads                                                      (43.13%)
     7.556674254             88,438      L2-load-misses            #   73.30% of all LL-cache accesses  (44.35%)
     7.556674254            122,242      LLC-loads                                                     (44.35%)
     7.556674254             92,271      LLC-load-misses           #   76.48% of all LL-cache accesses  (40.98%)
#           time             counts unit events
     7.606998769         87,662,298      mem_inst_retired.any                                          (44.37%)
     7.606998769             13,401      branch-misses                                                 (37.60%)
     7.606998769        194,475,534      instructions              #    1.49  insn per cycle           (45.55%)
     7.606998769        130,107,960      cycles                                                        (39.73%)
     7.606998769             15,840      L1-icache-load-misses                                         (39.73%)
     7.606998769         54,118,343      L1-dcache-loads                                               (39.74%)
     7.606998769         11,003,571      L1-dcache-load-misses     #   20.33% of all L1-dcache accesses  (39.75%)
     7.606998769            136,528      L2-loads                                                      (31.80%)
     7.606998769             94,822      L2-load-misses            #   75.77% of all LL-cache accesses  (38.53%)
     7.606998769            113,747      LLC-loads                                                     (44.37%)
     7.606998769             74,390      LLC-load-misses           #   59.45% of all LL-cache accesses  (44.36%)
     7.657324659         81,840,107      mem_inst_retired.any                                          (44.36%)
     7.657324659             39,518      branch-misses                                                 (44.36%)
     7.657324659        167,578,795      instructions              #    1.29  insn per cycle           (52.31%)
     7.657324659        130,111,936      cycles                                                        (50.20%)
     7.657324659             13,760      L1-icache-load-misses                                         (42.25%)
     7.657324659         44,233,044      L1-dcache-loads                                               (39.75%)
     7.657324659         11,259,538      L1-dcache-load-misses     #   25.46% of all L1-dcache accesses  (39.74%)
     7.657324659            130,041      L2-loads                                                      (31.79%)
     7.657324659             98,056      L2-load-misses            #   77.73% of all LL-cache accesses  (31.79%)
     7.657324659            122,252      LLC-loads                                                     (33.89%)
     7.657324659             84,674      LLC-load-misses           #   67.12% of all LL-cache accesses  (41.85%)
     7.707631587         86,900,282      mem_inst_retired.any                                          (37.26%)
     7.707631587             44,495      branch-misses                                                 (44.34%)
     7.707631587        200,808,264      instructions              #    1.54  insn per cycle           (52.29%)
     7.707631587        130,228,180      cycles                                                        (52.29%)
     7.707631587             11,909      L1-icache-load-misses                                         (52.29%)
     7.707631587         63,799,950      L1-dcache-loads                                               (46.86%)
     7.707631587         11,618,830      L1-dcache-load-misses     #   18.21% of all L1-dcache accesses  (39.75%)
     7.707631587            108,549      L2-loads                                                      (31.80%)
     7.707631587             92,891      L2-load-misses            #   75.15% of all LL-cache accesses  (31.80%)
     7.707631587            138,654      LLC-loads                                                     (31.80%)
     7.707631587            101,571      LLC-load-misses           #   82.18% of all LL-cache accesses  (31.80%)
     7.757966484         99,069,420      mem_inst_retired.any                                          (31.79%)
     7.757966484             13,585      branch-misses                                                 (32.65%)
     7.757966484        221,183,963      instructions              #    1.70  insn per cycle           (48.55%)
     7.757966484        130,260,319      cycles                                                        (52.31%)
     7.757966484             15,679      L1-icache-load-misses                                         (52.32%)
     7.757966484         57,486,235      L1-dcache-loads                                               (52.32%)
     7.757966484         13,215,319      L1-dcache-load-misses     #   22.99% of all L1-dcache accesses  (51.48%)
     7.757966484            133,252      L2-loads                                                      (31.79%)
     7.757966484             93,845      L2-load-misses            #   75.92% of all LL-cache accesses  (31.79%)
     7.757966484            113,965      LLC-loads                                                     (31.79%)
     7.757966484             74,337      LLC-load-misses           #   60.14% of all LL-cache accesses  (31.79%)
     7.808273525         84,804,965      mem_inst_retired.any                                          (31.84%)
     7.808273525             61,466      branch-misses                                                 (31.84%)
     7.808273525        174,389,521      instructions              #    1.34  insn per cycle           (39.80%)
     7.808273525        130,083,196      cycles                                                        (43.98%)
     7.808273525             13,667      L1-icache-load-misses                                         (51.94%)
     7.808273525         56,824,168      L1-dcache-loads                                               (52.24%)
     7.808273525         12,597,554      L1-dcache-load-misses     #   22.17% of all L1-dcache accesses  (52.24%)
     7.808273525            121,264      L2-loads                                                      (40.11%)
     7.808273525             97,365      L2-load-misses            #   74.73% of all LL-cache accesses  (32.15%)
     7.808273525            139,315      LLC-loads                                                     (31.84%)
     7.808273525            100,122      LLC-load-misses           #   76.85% of all LL-cache accesses  (31.84%)
     7.858589882        101,118,141      mem_inst_retired.any                                          (31.80%)
     7.858589882              9,598      branch-misses                                                 (31.80%)
     7.858589882        227,754,962      instructions              #    1.75  insn per cycle           (39.75%)
     7.858589882        130,219,933      cycles                                                        (39.74%)
     7.858589882             15,487      L1-icache-load-misses                                         (39.75%)
     7.858589882         61,552,946      L1-dcache-loads                                               (47.29%)
     7.858589882         12,685,240      L1-dcache-load-misses     #   20.61% of all L1-dcache accesses  (52.30%)
     7.858589882            122,495      L2-loads                                                      (44.36%)
     7.858589882             94,349      L2-load-misses            #   79.38% of all LL-cache accesses  (44.35%)
     7.858589882            115,205      LLC-loads                                                     (36.83%)
     7.858589882             69,541      LLC-load-misses           #   58.51% of all LL-cache accesses  (31.80%)
     7.908908906         84,555,182      mem_inst_retired.any                                          (33.46%)
     7.908908906             62,141      branch-misses                                                 (31.80%)
     7.908908906        173,098,683      instructions              #    1.33  insn per cycle           (39.74%)
     7.908908906        130,257,385      cycles                                                        (39.74%)
     7.908908906             11,108      L1-icache-load-misses                                         (39.75%)
     7.908908906         52,242,914      L1-dcache-loads                                               (39.74%)
     7.908908906         13,516,984      L1-dcache-load-misses     #   25.87% of all L1-dcache accesses  (42.68%)
     7.908908906            131,053      L2-loads                                                      (42.67%)
     7.908908906             94,433      L2-load-misses            #   72.62% of all LL-cache accesses  (44.35%)
     7.908908906            129,027      LLC-loads                                                     (44.35%)
     7.908908906             93,778      LLC-load-misses           #   72.11% of all LL-cache accesses  (41.44%)
     7.959216264         97,809,300      mem_inst_retired.any                                          (44.34%)
     7.959216264             16,595      branch-misses                                                 (38.07%)
     7.959216264        222,886,301      instructions              #    1.71  insn per cycle           (46.02%)
     7.959216264        130,251,170      cycles                                                        (39.75%)
     7.959216264             17,241      L1-icache-load-misses                                         (39.75%)
     7.959216264         61,172,379      L1-dcache-loads                                               (39.75%)
     7.959216264         12,539,696      L1-dcache-load-misses     #   20.50% of all L1-dcache accesses  (39.75%)
     7.959216264            134,954      L2-loads                                                      (31.80%)
     7.959216264             97,114      L2-load-misses            #   76.31% of all LL-cache accesses  (38.07%)
     7.959216264            119,561      LLC-loads                                                     (44.35%)
     7.959216264             76,269      LLC-load-misses           #   59.93% of all LL-cache accesses  (44.35%)
     8.009541307         95,735,863      mem_inst_retired.any                                          (44.36%)
     8.009541307             40,203      branch-misses                                                 (44.36%)
     8.009541307        197,258,583      instructions              #    1.51  insn per cycle           (52.31%)
     8.009541307        130,231,160      cycles                                                        (50.63%)
     8.009541307             12,452      L1-icache-load-misses                                         (42.68%)
     8.009541307         52,405,731      L1-dcache-loads                                               (39.74%)
     8.009541307         13,463,296      L1-dcache-load-misses     #   25.69% of all L1-dcache accesses  (39.74%)
     8.009541307            122,046      L2-loads                                                      (31.79%)
     8.009541307             80,291      L2-load-misses            #   74.69% of all LL-cache accesses  (31.79%)
     8.009541307             92,961      LLC-loads                                                     (33.46%)
     8.009541307             68,515      LLC-load-misses           #   63.73% of all LL-cache accesses  (41.41%)
     8.059851839         71,666,966      mem_inst_retired.any                                          (36.83%)
     8.059851839             38,666      branch-misses                                                 (44.35%)
     8.059851839        174,243,630      instructions              #    1.34  insn per cycle           (52.30%)
     8.059851839        130,202,301      cycles                                                        (52.30%)
     8.059851839             12,174      L1-icache-load-misses                                         (52.31%)
     8.059851839         56,611,465      L1-dcache-loads                                               (47.30%)
     8.059851839         12,361,385      L1-dcache-load-misses     #   21.84% of all L1-dcache accesses  (39.75%)
     8.059851839            136,827      L2-loads                                                      (31.80%)
     8.059851839            100,978      L2-load-misses            #   75.44% of all LL-cache accesses  (31.80%)
     8.059851839            130,892      LLC-loads                                                     (31.79%)
     8.059851839            100,150      LLC-load-misses           #   74.82% of all LL-cache accesses  (31.79%)
     8.110251532         83,464,677      mem_inst_retired.any                                          (31.75%)
     8.110251532             15,074      branch-misses                                                 (32.17%)
     8.110251532        196,609,610      instructions              #    1.51  insn per cycle           (48.04%)
     8.110251532        130,260,714      cycles                                                        (52.37%)
     8.110251532             13,842      L1-icache-load-misses                                         (52.38%)
     8.110251532         52,048,204      L1-dcache-loads                                               (52.38%)
     8.110251532         10,737,950      L1-dcache-load-misses     #   20.63% of all L1-dcache accesses  (51.98%)
     8.110251532            130,037      L2-loads                                                      (31.75%)
     8.110251532             96,604      L2-load-misses            #   77.96% of all LL-cache accesses  (31.75%)
     8.110251532            117,794      LLC-loads                                                     (31.75%)
     8.110251532             85,101      LLC-load-misses           #   68.68% of all LL-cache accesses  (31.75%)
     8.160596632         67,685,850      mem_inst_retired.any                                          (31.78%)
     8.160596632             55,983      branch-misses                                                 (31.79%)
     8.160596632        145,962,088      instructions              #    1.12  insn per cycle           (39.73%)
     8.160596632        130,128,179      cycles                                                        (43.33%)
     8.160596632             15,503      L1-icache-load-misses                                         (51.26%)
     8.160596632         43,783,452      L1-dcache-loads                                               (52.32%)
     8.160596632          9,789,393      L1-dcache-load-misses     #   22.36% of all L1-dcache accesses  (52.32%)
     8.160596632            102,201      L2-loads                                                      (40.79%)
     8.160596632             78,324      L2-load-misses            #   70.43% of all LL-cache accesses  (32.86%)
     8.160596632            120,219      LLC-loads                                                     (31.79%)
     8.160596632            104,031      LLC-load-misses           #   93.54% of all LL-cache accesses  (31.79%)
     8.210940038         64,531,911      mem_inst_retired.any                                          (31.78%)
     8.210940038             43,498      branch-misses                                                 (31.77%)
     8.210940038        149,340,770      instructions              #    1.15  insn per cycle           (39.72%)
     8.210940038        130,200,849      cycles                                                        (39.72%)
     8.210940038             12,847      L1-icache-load-misses                                         (39.73%)
     8.210940038         55,401,628      L1-dcache-loads                                               (46.61%)
     8.210940038         10,358,796      L1-dcache-load-misses     #   18.70% of all L1-dcache accesses  (52.33%)
     8.210940038            104,238      L2-loads                                                      (44.39%)
     8.210940038             85,316      L2-load-misses            #   74.60% of all LL-cache accesses  (44.39%)
     8.210940038            124,502      LLC-loads                                                     (37.53%)
     8.210940038             98,717      LLC-load-misses           #   86.31% of all LL-cache accesses  (31.78%)
     8.261295563         91,943,326      mem_inst_retired.any                                          (34.20%)
     8.261295563             45,486      branch-misses                                                 (31.77%)
     8.261295563        188,202,054      instructions              #    1.44  insn per cycle           (39.72%)
     8.261295563        130,313,168      cycles                                                        (39.72%)
     8.261295563             11,568      L1-icache-load-misses                                         (39.72%)
     8.261295563         51,064,567      L1-dcache-loads                                               (39.72%)
     8.261295563         13,208,024      L1-dcache-load-misses     #   25.87% of all L1-dcache accesses  (41.94%)
     8.261295563            127,943      L2-loads                                                      (41.94%)
     8.261295563             89,136      L2-load-misses            #   75.69% of all LL-cache accesses  (44.39%)
     8.261295563            107,581      LLC-loads                                                     (44.38%)
     8.261295563             76,023      LLC-load-misses           #   64.56% of all LL-cache accesses  (42.19%)
     8.311736964         91,101,174      mem_inst_retired.any                                          (44.49%)
     8.311736964             50,921      branch-misses                                                 (39.00%)
     8.311736964        190,884,621      instructions              #    1.46  insn per cycle           (46.93%)
     8.311736964        130,570,269      cycles                                                        (39.64%)
     8.311736964             13,146      L1-icache-load-misses                                         (39.64%)
     8.311736964         62,709,667      L1-dcache-loads                                               (39.65%)
     8.311736964         11,036,045      L1-dcache-load-misses     #   17.60% of all L1-dcache accesses  (39.65%)
     8.311736964             77,274      L2-loads                                                      (31.72%)
     8.311736964             63,736      L2-load-misses            #   75.15% of all LL-cache accesses  (37.20%)
     8.311736964             92,354      LLC-loads                                                     (44.49%)
     8.311736964             79,075      LLC-load-misses           #   93.23% of all LL-cache accesses  (44.49%)
     8.362085354         84,117,769      mem_inst_retired.any                                          (44.38%)
     8.362085354             63,863      branch-misses                                                 (44.38%)
     8.362085354        173,781,643      instructions              #    1.33  insn per cycle           (52.33%)
     8.362085354        130,314,525      cycles                                                        (51.69%)
     8.362085354              9,824      L1-icache-load-misses                                         (43.75%)
     8.362085354         52,005,602      L1-dcache-loads                                               (39.73%)
     8.362085354         13,530,264      L1-dcache-load-misses     #   26.02% of all L1-dcache accesses  (39.73%)
     8.362085354            136,594      L2-loads                                                      (31.78%)
     8.362085354             98,530      L2-load-misses            #   72.98% of all LL-cache accesses  (31.78%)
     8.362085354            133,430      LLC-loads                                                     (32.41%)
     8.362085354             96,245      LLC-load-misses           #   71.29% of all LL-cache accesses  (40.35%)
     8.412423111         85,263,371      mem_inst_retired.any                                          (35.72%)
     8.412423111             55,142      branch-misses                                                 (43.66%)
     8.412423111        179,781,173      instructions              #    1.38  insn per cycle           (52.30%)
     8.412423111        130,161,196      cycles                                                        (52.30%)
     8.412423111             15,618      L1-icache-load-misses                                         (52.33%)
     8.412423111         62,270,188      L1-dcache-loads                                               (48.41%)
     8.412423111         10,969,892      L1-dcache-load-misses     #   17.62% of all L1-dcache accesses  (40.47%)
     8.412423111             78,063      L2-loads                                                      (31.80%)
     8.412423111             58,817      L2-load-misses            #   71.71% of all LL-cache accesses  (31.80%)
     8.412423111             85,973      LLC-loads                                                     (31.80%)
     8.412423111             74,050      LLC-load-misses           #   90.29% of all LL-cache accesses  (31.77%)
     8.462749552         84,470,307      mem_inst_retired.any                                          (31.80%)
     8.462749552             53,708      branch-misses                                                 (31.80%)
     8.462749552        189,212,225      instructions              #    1.45  insn per cycle           (46.99%)
     8.462749552        130,271,675      cycles                                                        (52.32%)
     8.462749552             11,022      L1-icache-load-misses                                         (52.32%)
     8.462749552         56,395,753      L1-dcache-loads                                               (52.32%)
     8.462749552         12,948,133      L1-dcache-load-misses     #   22.96% of all L1-dcache accesses  (52.32%)
     8.462749552            135,684      L2-loads                                                      (31.78%)
     8.462749552             98,385      L2-load-misses            #   73.24% of all LL-cache accesses  (31.78%)
     8.462749552            132,976      LLC-loads                                                     (31.78%)
     8.462749552             98,211      LLC-load-misses           #   73.11% of all LL-cache accesses  (31.78%)
     8.513056225         88,300,744      mem_inst_retired.any                                          (31.80%)
     8.513056225             63,506      branch-misses                                                 (31.80%)
     8.513056225        174,563,626      instructions              #    1.34  insn per cycle           (39.76%)
     8.513056225        130,237,839      cycles                                                        (42.38%)
     8.513056225             10,382      L1-icache-load-misses                                         (50.32%)
     8.513056225         58,003,160      L1-dcache-loads                                               (52.29%)
     8.513056225         12,409,597      L1-dcache-load-misses     #   21.39% of all L1-dcache accesses  (52.29%)
     8.513056225             91,386      L2-loads                                                      (41.74%)
     8.513056225             61,829      L2-load-misses            #   68.22% of all LL-cache accesses  (33.79%)
     8.513056225             89,872      LLC-loads                                                     (31.81%)
     8.513056225             76,439      LLC-load-misses           #   84.34% of all LL-cache accesses  (31.81%)
     8.563386183         81,043,828      mem_inst_retired.any                                          (31.79%)
     8.563386183             47,520      branch-misses                                                 (31.79%)
     8.563386183        179,247,182      instructions              #    1.38  insn per cycle           (39.73%)
     8.563386183        130,212,201      cycles                                                        (39.73%)
     8.563386183             14,475      L1-icache-load-misses                                         (39.73%)
     8.563386183         57,006,650      L1-dcache-loads                                               (45.71%)
     8.563386183         10,346,044      L1-dcache-load-misses     #   18.15% of all L1-dcache accesses  (52.32%)
     8.563386183            103,710      L2-loads                                                      (44.37%)
     8.563386183             83,346      L2-load-misses            #   73.20% of all LL-cache accesses  (44.38%)
     8.563386183            124,000      LLC-loads                                                     (38.42%)
     8.563386183             97,050      LLC-load-misses           #   85.24% of all LL-cache accesses  (31.79%)
     8.613720219         78,040,946      mem_inst_retired.any                                          (35.06%)
     8.613720219             44,074      branch-misses                                                 (31.78%)
     8.613720219        148,970,026      instructions              #    1.15  insn per cycle           (39.73%)
     8.613720219        129,983,718      cycles                                                        (39.73%)
     8.613720219             13,075      L1-icache-load-misses                                         (39.72%)
     8.613720219         44,815,387      L1-dcache-loads                                               (39.75%)
     8.613720219         11,310,357      L1-dcache-load-misses     #   25.24% of all L1-dcache accesses  (41.08%)
     8.613720219            124,736      L2-loads                                                      (41.07%)
     8.613720219             87,403      L2-load-misses            #   76.66% of all LL-cache accesses  (44.36%)
     8.613720219            103,303      LLC-loads                                                     (44.36%)
     8.613720219             82,982      LLC-load-misses           #   72.78% of all LL-cache accesses  (43.06%)
     8.664023803         65,795,049      mem_inst_retired.any                                          (44.35%)
     8.664023803             36,234      branch-misses                                                 (39.68%)
     8.664023803        132,469,397      instructions              #    1.02  insn per cycle           (47.63%)
     8.664023803        130,015,136      cycles                                                        (39.75%)
     8.664023803             16,816      L1-icache-load-misses                                         (39.75%)
     8.664023803         34,253,419      L1-dcache-loads                                               (39.75%)
     8.664023803          8,563,156      L1-dcache-load-misses     #   25.00% of all L1-dcache accesses  (39.75%)
     8.664023803             74,774      L2-loads                                                      (31.80%)
     8.664023803             56,821      L2-load-misses            #   70.19% of all LL-cache accesses  (36.45%)
     8.664023803             87,127      LLC-loads                                                     (44.35%)
     8.664023803             65,712      LLC-load-misses           #   81.18% of all LL-cache accesses  (44.36%)
     8.714378135         68,960,026      mem_inst_retired.any                                          (44.40%)
     8.714378135             25,630      branch-misses                                                 (44.40%)
     8.714378135        172,600,525      instructions              #    1.33  insn per cycle           (52.34%)
     8.714378135        130,152,935      cycles                                                        (52.28%)
     8.714378135             19,092      L1-icache-load-misses                                         (44.33%)
     8.714378135         53,125,996      L1-dcache-loads                                               (39.71%)
     8.714378135          9,069,609      L1-dcache-load-misses     #   17.07% of all L1-dcache accesses  (39.71%)
     8.714378135             76,792      L2-loads                                                      (31.76%)
     8.714378135             61,692      L2-load-misses            #   78.74% of all LL-cache accesses  (31.77%)
     8.714378135             79,915      LLC-loads                                                     (31.82%)
     8.714378135             66,546      LLC-load-misses           #   84.93% of all LL-cache accesses  (39.76%)
     8.764759286         87,633,550      mem_inst_retired.any                                          (35.11%)
     8.764759286             40,786      branch-misses                                                 (43.05%)
     8.764759286        189,461,493      instructions              #    1.45  insn per cycle           (52.35%)
     8.764759286        130,353,873      cycles                                                        (52.35%)
     8.764759286             12,526      L1-icache-load-misses                                         (52.35%)
     8.764759286         49,623,828      L1-dcache-loads                                               (49.04%)
     8.764759286         11,680,642      L1-dcache-load-misses     #   23.54% of all L1-dcache accesses  (41.09%)
     8.764759286            126,969      L2-loads                                                      (31.76%)
     8.764759286             99,315      L2-load-misses            #   76.77% of all LL-cache accesses  (31.76%)
     8.764759286            131,777      LLC-loads                                                     (31.76%)
     8.764759286             95,268      LLC-load-misses           #   73.64% of all LL-cache accesses  (31.77%)
     8.815065615         82,466,991      mem_inst_retired.any                                          (31.80%)
     8.815065615             63,986      branch-misses                                                 (31.80%)
     8.815065615        181,140,116      instructions              #    1.39  insn per cycle           (46.34%)
     8.815065615        130,250,715      cycles                                                        (52.29%)
     8.815065615             10,025      L1-icache-load-misses                                         (52.29%)
     8.815065615         59,859,036      L1-dcache-loads                                               (52.29%)
     8.815065615         11,674,220      L1-dcache-load-misses     #   19.50% of all L1-dcache accesses  (52.29%)
     8.815065615             81,565      L2-loads                                                      (31.80%)
     8.815065615             77,257      L2-load-misses            #   79.28% of all LL-cache accesses  (31.80%)
     8.815065615            113,320      LLC-loads                                                     (31.81%)
     8.815065615             95,877      LLC-load-misses           #   98.39% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     8.865374226         92,177,526      mem_inst_retired.any                                          (31.80%)
     8.865374226             27,664      branch-misses                                                 (31.80%)
     8.865374226        220,419,129      instructions              #    1.69  insn per cycle           (39.75%)
     8.865374226        130,244,492      cycles                                                        (41.74%)
     8.865374226             10,766      L1-icache-load-misses                                         (49.69%)
     8.865374226         61,976,647      L1-dcache-loads                                               (52.29%)
     8.865374226         12,369,371      L1-dcache-load-misses     #   19.96% of all L1-dcache accesses  (52.29%)
     8.865374226            124,829      L2-loads                                                      (42.37%)
     8.865374226             95,525      L2-load-misses            #   74.59% of all LL-cache accesses  (34.42%)
     8.865374226            131,291      LLC-loads                                                     (31.81%)
     8.865374226             92,472      LLC-load-misses           #   72.21% of all LL-cache accesses  (31.80%)
     8.915696338         82,834,752      mem_inst_retired.any                                          (31.79%)
     8.915696338             63,458      branch-misses                                                 (31.79%)
     8.915696338        174,378,450      instructions              #    1.34  insn per cycle           (39.74%)
     8.915696338        130,275,059      cycles                                                        (39.74%)
     8.915696338              9,747      L1-icache-load-misses                                         (39.74%)
     8.915696338         54,052,837      L1-dcache-loads                                               (45.09%)
     8.915696338         12,873,123      L1-dcache-load-misses     #   23.82% of all L1-dcache accesses  (52.31%)
     8.915696338            111,526      L2-loads                                                      (44.36%)
     8.915696338             86,211      L2-load-misses            #   72.59% of all LL-cache accesses  (44.36%)
     8.915696338            126,000      LLC-loads                                                     (39.03%)
     8.915696338            101,052      LLC-load-misses           #   85.09% of all LL-cache accesses  (31.80%)
     8.966018655         93,950,231      mem_inst_retired.any                                          (35.66%)
     8.966018655             20,023      branch-misses                                                 (31.79%)
     8.966018655        228,958,152      instructions              #    1.76  insn per cycle           (39.74%)
     8.966018655        130,288,162      cycles                                                        (39.74%)
     8.966018655              9,494      L1-icache-load-misses                                         (39.74%)
     8.966018655         67,577,572      L1-dcache-loads                                               (39.74%)
     8.966018655         11,502,180      L1-dcache-load-misses     #   17.02% of all L1-dcache accesses  (40.47%)
     8.966018655            108,547      L2-loads                                                      (40.47%)
     8.966018655             91,926      L2-load-misses            #   76.82% of all LL-cache accesses  (44.36%)
     8.966018655            130,771      LLC-loads                                                     (44.36%)
     8.966018655             94,579      LLC-load-misses           #   79.04% of all LL-cache accesses  (43.64%)
     9.016329327         87,812,274      mem_inst_retired.any                                          (44.34%)
     9.016329327             54,068      branch-misses                                                 (40.27%)
     9.016329327        182,361,222      instructions              #    1.40  insn per cycle           (48.22%)
     9.016329327        130,215,945      cycles                                                        (40.27%)
     9.016329327              9,184      L1-icache-load-misses                                         (39.75%)
     9.016329327         52,158,974      L1-dcache-loads                                               (39.75%)
     9.016329327         13,533,758      L1-dcache-load-misses     #   25.95% of all L1-dcache accesses  (39.75%)
     9.016329327            135,789      L2-loads                                                      (31.80%)
     9.016329327             97,067      L2-load-misses            #   74.75% of all LL-cache accesses  (35.86%)
     9.016329327            123,921      LLC-loads                                                     (43.81%)
     9.016329327             90,214      LLC-load-misses           #   69.47% of all LL-cache accesses  (44.34%)
     9.066651773         91,512,297      mem_inst_retired.any                                          (44.36%)
     9.066651773             32,957      branch-misses                                                 (44.36%)
     9.066651773        213,709,447      instructions              #    1.64  insn per cycle           (52.31%)
     9.066651773        130,309,625      cycles                                                        (52.31%)
     9.066651773              8,275      L1-icache-load-misses                                         (44.89%)
     9.066651773         66,133,321      L1-dcache-loads                                               (39.74%)
     9.066651773         11,806,526      L1-dcache-load-misses     #   17.85% of all L1-dcache accesses  (39.74%)
     9.066651773            112,724      L2-loads                                                      (31.79%)
     9.066651773             94,950      L2-load-misses            #   74.98% of all LL-cache accesses  (31.79%)
     9.066651773            140,557      LLC-loads                                                     (31.79%)
     9.066651773             93,494      LLC-load-misses           #   73.83% of all LL-cache accesses  (39.20%)
     9.116956262         99,468,143      mem_inst_retired.any                                          (34.64%)
     9.116956262             24,188      branch-misses                                                 (42.59%)
     9.116956262        213,109,567      instructions              #    1.64  insn per cycle           (52.28%)
     9.116956262        130,154,384      cycles                                                        (52.28%)
     9.116956262             15,027      L1-icache-load-misses                                         (52.28%)
     9.116956262         55,420,834      L1-dcache-loads                                               (49.48%)
     9.116956262         13,445,465      L1-dcache-load-misses     #   24.26% of all L1-dcache accesses  (41.53%)
     9.116956262            132,792      L2-loads                                                      (31.81%)
     9.116956262             92,402      L2-load-misses            #   74.92% of all LL-cache accesses  (31.81%)
     9.116956262            113,891      LLC-loads                                                     (31.81%)
     9.116956262             71,575      LLC-load-misses           #   58.03% of all LL-cache accesses  (31.81%)
     9.167264435         83,998,329      mem_inst_retired.any                                          (31.80%)
     9.167264435             61,117      branch-misses                                                 (31.80%)
     9.167264435        174,961,534      instructions              #    1.34  insn per cycle           (45.94%)
     9.167264435        130,253,970      cycles                                                        (52.30%)
     9.167264435              9,646      L1-icache-load-misses                                         (52.30%)
     9.167264435         58,723,629      L1-dcache-loads                                               (52.30%)
     9.167264435         12,739,895      L1-dcache-load-misses     #   21.69% of all L1-dcache accesses  (52.30%)
     9.167264435            123,289      L2-loads                                                      (31.80%)
     9.167264435            100,625      L2-load-misses            #   75.69% of all LL-cache accesses  (31.80%)
     9.167264435            142,607      LLC-loads                                                     (31.80%)
     9.167264435             99,610      LLC-load-misses           #   74.92% of all LL-cache accesses  (31.80%)
     9.217591457         94,426,673      mem_inst_retired.any                                          (31.80%)
     9.217591457              7,849      branch-misses                                                 (31.80%)
     9.217591457        204,133,067      instructions              #    1.57  insn per cycle           (39.74%)
     9.217591457        130,173,743      cycles                                                        (41.34%)
     9.217591457             12,735      L1-icache-load-misses                                         (49.26%)
     9.217591457         56,125,154      L1-dcache-loads                                               (52.30%)
     9.217591457         11,755,938      L1-dcache-load-misses     #   20.95% of all L1-dcache accesses  (52.30%)
     9.217591457            116,201      L2-loads                                                      (42.78%)
     9.217591457             86,021      L2-load-misses            #   77.08% of all LL-cache accesses  (34.85%)
     9.217591457            106,986      LLC-loads                                                     (31.80%)
     9.217591457             69,306      LLC-load-misses           #   62.11% of all LL-cache accesses  (31.80%)
     9.267895707         69,370,409      mem_inst_retired.any                                          (31.80%)
     9.267895707             50,162      branch-misses                                                 (31.80%)
     9.267895707        147,101,447      instructions              #    1.13  insn per cycle           (39.75%)
     9.267895707        130,090,498      cycles                                                        (39.76%)
     9.267895707             13,091      L1-icache-load-misses                                         (39.76%)
     9.267895707         44,967,281      L1-dcache-loads                                               (44.68%)
     9.267895707         11,574,500      L1-dcache-load-misses     #   25.74% of all L1-dcache accesses  (52.29%)
     9.267895707            134,739      L2-loads                                                      (44.34%)
     9.267895707            103,426      L2-load-misses            #   75.68% of all LL-cache accesses  (44.34%)
     9.267895707            138,598      LLC-loads                                                     (39.44%)
     9.267895707            105,389      LLC-load-misses           #   77.11% of all LL-cache accesses  (31.80%)
     9.318204944         78,398,208      mem_inst_retired.any                                          (36.05%)
     9.318204944             26,917      branch-misses                                                 (31.79%)
     9.318204944        182,695,471      instructions              #    1.40  insn per cycle           (39.75%)
     9.318204944        130,138,499      cycles                                                        (39.74%)
     9.318204944             11,686      L1-icache-load-misses                                         (39.75%)
     9.318204944         57,349,197      L1-dcache-loads                                               (39.75%)
     9.318204944          9,726,218      L1-dcache-load-misses     #   16.96% of all L1-dcache accesses  (40.09%)
     9.318204944             92,659      L2-loads                                                      (40.08%)
     9.318204944             79,431      L2-load-misses            #   80.15% of all LL-cache accesses  (44.35%)
     9.318204944            105,536      LLC-loads                                                     (44.35%)
     9.318204944             85,403      LLC-load-misses           #   86.18% of all LL-cache accesses  (44.03%)
     9.368545324         70,768,622      mem_inst_retired.any                                          (44.38%)
     9.368545324             55,684      branch-misses                                                 (40.68%)
     9.368545324        145,910,890      instructions              #    1.12  insn per cycle           (48.63%)
     9.368545324        130,183,853      cycles                                                        (40.69%)
     9.368545324             12,165      L1-icache-load-misses                                         (39.73%)
     9.368545324         43,480,216      L1-dcache-loads                                               (39.73%)
     9.368545324         11,354,518      L1-dcache-load-misses     #   26.11% of all L1-dcache accesses  (39.73%)
     9.368545324            134,748      L2-loads                                                      (31.78%)
     9.368545324             99,021      L2-load-misses            #   74.14% of all LL-cache accesses  (35.46%)
     9.368545324            132,367      LLC-loads                                                     (43.41%)
     9.368545324            102,836      LLC-load-misses           #   77.00% of all LL-cache accesses  (44.37%)
     9.418869265         88,607,486      mem_inst_retired.any                                          (44.36%)
     9.418869265             52,628      branch-misses                                                 (44.36%)
     9.418869265        188,495,529      instructions              #    1.45  insn per cycle           (52.31%)
     9.418869265        130,289,142      cycles                                                        (52.31%)
     9.418869265              9,969      L1-icache-load-misses                                         (45.33%)
     9.418869265         63,565,137      L1-dcache-loads                                               (39.74%)
     9.418869265         10,804,042      L1-dcache-load-misses     #   17.00% of all L1-dcache accesses  (39.74%)
     9.418869265             76,214      L2-loads                                                      (31.80%)
     9.418869265             57,293      L2-load-misses            #   73.55% of all LL-cache accesses  (31.79%)
     9.418869265             79,583      LLC-loads                                                     (31.79%)
     9.418869265             76,733      LLC-load-misses           #   98.50% of all LL-cache accesses  (38.77%)
     9.469187740         84,287,221      mem_inst_retired.any                                          (34.18%)
     9.469187740             58,853      branch-misses                                                 (42.13%)
     9.469187740        180,882,174      instructions              #    1.39  insn per cycle           (52.30%)
     9.469187740        130,216,894      cycles                                                        (52.30%)
     9.469187740             12,333      L1-icache-load-misses                                         (52.30%)
     9.469187740         53,756,372      L1-dcache-loads                                               (49.94%)
     9.469187740         13,466,878      L1-dcache-load-misses     #   25.05% of all L1-dcache accesses  (41.99%)
     9.469187740            134,346      L2-loads                                                      (31.80%)
     9.469187740             98,775      L2-load-misses            #   74.33% of all LL-cache accesses  (31.80%)
     9.469187740            131,435      LLC-loads                                                     (31.80%)
     9.469187740             98,828      LLC-load-misses           #   74.37% of all LL-cache accesses  (31.80%)
     9.519501112         88,297,239      mem_inst_retired.any                                          (31.80%)
     9.519501112             63,294      branch-misses                                                 (31.80%)
     9.519501112        180,422,613      instructions              #    1.39  insn per cycle           (45.48%)
     9.519501112        130,255,994      cycles                                                        (52.29%)
     9.519501112             10,501      L1-icache-load-misses                                         (52.30%)
     9.519501112         60,961,315      L1-dcache-loads                                               (52.30%)
     9.519501112         11,809,992      L1-dcache-load-misses     #   19.37% of all L1-dcache accesses  (52.30%)
     9.519501112             78,673      L2-loads                                                      (31.80%)
     9.519501112             59,434      L2-load-misses            #   70.33% of all LL-cache accesses  (31.80%)
     9.519501112             90,340      LLC-loads                                                     (31.80%)
     9.519501112             75,585      LLC-load-misses           #   89.44% of all LL-cache accesses  (31.80%)
     9.569820397         85,126,739      mem_inst_retired.any                                          (31.79%)
     9.569820397             49,316      branch-misses                                                 (31.79%)
     9.569820397        195,524,551      instructions              #    1.50  insn per cycle           (39.74%)
     9.569820397        130,251,755      cycles                                                        (40.87%)
     9.569820397             11,188      L1-icache-load-misses                                         (48.82%)
     9.569820397         61,100,155      L1-dcache-loads                                               (52.30%)
     9.569820397         12,074,587      L1-dcache-load-misses     #   19.76% of all L1-dcache accesses  (52.30%)
     9.569820397            116,635      L2-loads                                                      (43.25%)
     9.569820397             92,584      L2-load-misses            #   73.76% of all LL-cache accesses  (35.30%)
     9.569820397            134,418      LLC-loads                                                     (31.80%)
     9.569820397             97,664      LLC-load-misses           #   77.80% of all LL-cache accesses  (31.80%)
     9.620124448         82,901,388      mem_inst_retired.any                                          (31.81%)
     9.620124448             62,340      branch-misses                                                 (31.81%)
     9.620124448        159,016,163      instructions              #    1.22  insn per cycle           (39.77%)
     9.620124448        130,138,878      cycles                                                        (39.75%)
     9.620124448             13,453      L1-icache-load-misses                                         (39.75%)
     9.620124448         46,404,427      L1-dcache-loads                                               (44.21%)
     9.620124448         11,328,472      L1-dcache-load-misses     #   24.41% of all L1-dcache accesses  (52.16%)
     9.620124448            113,222      L2-loads                                                      (44.34%)
     9.620124448             78,144      L2-load-misses            #   70.29% of all LL-cache accesses  (44.34%)
     9.620124448            109,128      LLC-loads                                                     (39.90%)
     9.620124448             83,394      LLC-load-misses           #   75.01% of all LL-cache accesses  (31.95%)
     9.670471685         73,462,307      mem_inst_retired.any                                          (36.56%)
     9.670471685             50,595      branch-misses                                                 (31.78%)
     9.670471685        151,614,445      instructions              #    1.16  insn per cycle           (39.72%)
     9.670471685        130,250,397      cycles                                                        (39.71%)
     9.670471685             10,920      L1-icache-load-misses                                         (39.71%)
     9.670471685         55,529,820      L1-dcache-loads                                               (39.71%)
     9.670471685         10,023,024      L1-dcache-load-misses     #   18.05% of all L1-dcache accesses  (39.71%)
     9.670471685             84,565      L2-loads                                                      (39.59%)
     9.670471685             77,005      L2-load-misses            #   78.48% of all LL-cache accesses  (44.40%)
     9.670471685            111,683      LLC-loads                                                     (44.40%)
     9.670471685             94,110      LLC-load-misses           #   95.91% of all LL-cache accesses  (44.40%)
     9.720854578         86,334,123      mem_inst_retired.any                                          (44.43%)
     9.720854578             38,131      branch-misses                                                 (41.27%)
     9.720854578        172,633,244      instructions              #    1.32  insn per cycle           (49.22%)
     9.720854578        130,314,162      cycles                                                        (41.29%)
     9.720854578             10,612      L1-icache-load-misses                                         (39.69%)
     9.720854578         43,726,788      L1-dcache-loads                                               (39.69%)
     9.720854578         11,544,748      L1-dcache-load-misses     #   26.40% of all L1-dcache accesses  (39.69%)
     9.720854578            135,916      L2-loads                                                      (31.75%)
     9.720854578            100,661      L2-load-misses            #   78.08% of all LL-cache accesses  (34.88%)
     9.720854578            121,928      LLC-loads                                                     (42.81%)
     9.720854578             82,997      LLC-load-misses           #   64.38% of all LL-cache accesses  (44.44%)
     9.771368941         93,623,244      mem_inst_retired.any                                          (44.56%)
     9.771368941             30,304      branch-misses                                                 (44.55%)
     9.771368941        186,203,939      instructions              #    1.42  insn per cycle           (52.47%)
     9.771368941        130,709,274      cycles                                                        (52.47%)
     9.771368941             10,612      L1-icache-load-misses                                         (46.15%)
     9.771368941         54,937,132      L1-dcache-loads                                               (39.60%)
     9.771368941         12,237,788      L1-dcache-load-misses     #   22.28% of all L1-dcache accesses  (39.61%)
     9.771368941             80,944      L2-loads                                                      (31.69%)
     9.771368941             55,273      L2-load-misses            #   69.46% of all LL-cache accesses  (31.69%)
     9.771368941             78,201      LLC-loads                                                     (31.69%)
     9.771368941             66,028      LLC-load-misses           #   82.98% of all LL-cache accesses  (37.98%)
     9.821678465         85,387,245      mem_inst_retired.any                                          (33.20%)
     9.821678465             59,328      branch-misses                                                 (41.14%)
     9.821678465        176,402,846      instructions              #    1.35  insn per cycle           (52.29%)
     9.821678465        130,201,492      cycles                                                        (52.29%)
     9.821678465             13,095      L1-icache-load-misses                                         (52.29%)
     9.821678465         52,115,894      L1-dcache-loads                                               (50.92%)
     9.821678465         13,793,806      L1-dcache-load-misses     #   26.47% of all L1-dcache accesses  (42.98%)
     9.821678465            133,604      L2-loads                                                      (31.81%)
     9.821678465            100,302      L2-load-misses            #   73.51% of all LL-cache accesses  (31.80%)
     9.821678465            139,296      LLC-loads                                                     (31.80%)
     9.821678465             99,671      LLC-load-misses           #   73.05% of all LL-cache accesses  (31.80%)
     9.871987340        101,890,044      mem_inst_retired.any                                          (31.80%)
     9.871987340             27,864      branch-misses                                                 (31.80%)
     9.871987340        192,585,795      instructions              #    1.48  insn per cycle           (44.50%)
     9.871987340        130,249,123      cycles                                                        (52.29%)
     9.871987340             10,364      L1-icache-load-misses                                         (52.29%)
     9.871987340         55,514,218      L1-dcache-loads                                               (52.29%)
     9.871987340         12,386,831      L1-dcache-load-misses     #   22.31% of all L1-dcache accesses  (52.29%)
     9.871987340             75,336      L2-loads                                                      (31.81%)
     9.871987340             53,042      L2-load-misses            #   69.38% of all LL-cache accesses  (31.81%)
     9.871987340             77,574      LLC-loads                                                     (31.81%)
     9.871987340             59,188      LLC-load-misses           #   77.42% of all LL-cache accesses  (31.80%)
     9.922307216         84,380,432      mem_inst_retired.any                                          (31.80%)
     9.922307216             63,170      branch-misses                                                 (31.80%)
     9.922307216        176,773,833      instructions              #    1.36  insn per cycle           (39.75%)
     9.922307216        130,239,968      cycles                                                        (39.90%)
     9.922307216             11,625      L1-icache-load-misses                                         (47.85%)
     9.922307216         56,765,996      L1-dcache-loads                                               (52.30%)
     9.922307216         12,638,504      L1-dcache-load-misses     #   22.26% of all L1-dcache accesses  (52.30%)
     9.922307216            117,232      L2-loads                                                      (44.22%)
     9.922307216             94,595      L2-load-misses            #   74.96% of all LL-cache accesses  (36.26%)
     9.922307216            135,168      LLC-loads                                                     (31.79%)
     9.922307216             98,199      LLC-load-misses           #   77.81% of all LL-cache accesses  (31.80%)
     9.972617553         99,062,722      mem_inst_retired.any                                          (31.79%)
     9.972617553             37,173      branch-misses                                                 (31.79%)
     9.972617553        195,624,320      instructions              #    1.50  insn per cycle           (39.74%)
     9.972617553        130,214,044      cycles                                                        (39.76%)
     9.972617553              9,237      L1-icache-load-misses                                         (39.76%)
     9.972617553         52,375,149      L1-dcache-loads                                               (43.26%)
     9.972617553         12,911,625      L1-dcache-load-misses     #   24.65% of all L1-dcache accesses  (51.21%)
     9.972617553            103,191      L2-loads                                                      (44.35%)
     9.972617553             76,195      L2-load-misses            #   79.13% of all LL-cache accesses  (44.35%)
     9.972617553             89,387      LLC-loads                                                     (40.85%)
     9.972617553             61,234      LLC-load-misses           #   63.59% of all LL-cache accesses  (32.90%)
    10.022928588         82,464,814      mem_inst_retired.any                                          (37.48%)
    10.022928588             60,942      branch-misses                                                 (31.80%)
    10.022928588        180,683,121      instructions              #    1.39  insn per cycle           (39.75%)
    10.022928588        130,233,515      cycles                                                        (39.75%)
    10.022928588             11,286      L1-icache-load-misses                                         (39.75%)
    10.022928588         60,664,367      L1-dcache-loads                                               (39.75%)
    10.022928588         11,021,836      L1-dcache-load-misses     #   18.17% of all L1-dcache accesses  (39.75%)
    10.022928588             82,135      L2-loads                                                      (38.65%)
    10.022928588             75,801      L2-load-misses            #   78.71% of all LL-cache accesses  (44.35%)
    10.022928588            110,464      LLC-loads                                                     (44.35%)
    10.022928588             91,795      LLC-load-misses           #   95.32% of all LL-cache accesses  (44.35%)
    10.073277212         84,234,793      mem_inst_retired.any                                          (44.39%)
    10.073277212             39,830      branch-misses                                                 (42.13%)
    10.073277212        172,034,746      instructions              #    1.32  insn per cycle           (50.08%)
    10.073277212        130,195,865      cycles                                                        (42.14%)
    10.073277212             15,468      L1-icache-load-misses                                         (39.72%)
    10.073277212         39,684,191      L1-dcache-loads                                               (39.72%)
    10.073277212         10,895,997      L1-dcache-load-misses     #   27.46% of all L1-dcache accesses  (39.72%)
    10.073277212            125,186      L2-loads                                                      (31.77%)
    10.073277212             97,236      L2-load-misses            #   79.86% of all LL-cache accesses  (34.02%)
    10.073277212            118,336      LLC-loads                                                     (41.96%)
    10.073277212             81,577      LLC-load-misses           #   67.00% of all LL-cache accesses  (44.39%)
#           time             counts unit events
    10.123617935         83,403,123      mem_inst_retired.any                                          (44.39%)
    10.123617935             27,359      branch-misses                                                 (44.39%)
    10.123617935        164,431,616      instructions              #    1.26  insn per cycle           (52.34%)
    10.123617935        130,229,943      cycles                                                        (52.34%)
    10.123617935             14,300      L1-icache-load-misses                                         (46.82%)
    10.123617935         46,412,439      L1-dcache-loads                                               (39.71%)
    10.123617935         11,487,763      L1-dcache-load-misses     #   24.75% of all L1-dcache accesses  (39.71%)
    10.123617935             97,265      L2-loads                                                      (31.77%)
    10.123617935             64,727      L2-load-misses            #   75.25% of all LL-cache accesses  (31.77%)
    10.123617935             74,775      LLC-loads                                                     (31.77%)
    10.123617935             58,943      LLC-load-misses           #   68.52% of all LL-cache accesses  (37.28%)
    10.174055208         78,704,496      mem_inst_retired.any                                          (32.61%)
    10.174055208             50,418      branch-misses                                                 (40.53%)
    10.174055208        185,167,048      instructions              #    1.42  insn per cycle           (52.40%)
    10.174055208        130,389,305      cycles                                                        (52.40%)
    10.174055208             12,474      L1-icache-load-misses                                         (52.39%)
    10.174055208         50,333,124      L1-dcache-loads                                               (51.56%)
    10.174055208         10,862,070      L1-dcache-load-misses     #   21.58% of all L1-dcache accesses  (43.63%)
    10.174055208            139,830      L2-loads                                                      (31.74%)
    10.174055208            101,820      L2-load-misses            #   75.24% of all LL-cache accesses  (31.74%)
    10.174055208            130,811      LLC-loads                                                     (31.74%)
    10.174055208             98,216      LLC-load-misses           #   72.58% of all LL-cache accesses  (31.74%)
    10.224387876        102,785,518      mem_inst_retired.any                                          (31.79%)
    10.224387876              7,386      branch-misses                                                 (31.79%)
    10.224387876        227,510,419      instructions              #    1.75  insn per cycle           (43.73%)
    10.224387876        130,293,286      cycles                                                        (51.68%)
    10.224387876             11,272      L1-icache-load-misses                                         (52.31%)
    10.224387876         58,426,666      L1-dcache-loads                                               (52.31%)
    10.224387876         12,587,623      L1-dcache-load-misses     #   21.54% of all L1-dcache accesses  (52.31%)
    10.224387876            119,209      L2-loads                                                      (32.44%)
    10.224387876             76,558      L2-load-misses            #   74.30% of all LL-cache accesses  (31.79%)
    10.224387876             86,870      LLC-loads                                                     (31.79%)
    10.224387876             56,877      LLC-load-misses           #   55.20% of all LL-cache accesses  (31.79%)
    10.274710625         83,353,387      mem_inst_retired.any                                          (31.79%)
    10.274710625             63,752      branch-misses                                                 (31.79%)
    10.274710625        173,781,796      instructions              #    1.33  insn per cycle           (39.74%)
    10.274710625        130,272,098      cycles                                                        (39.74%)
    10.274710625              9,748      L1-icache-load-misses                                         (47.05%)
    10.274710625         51,424,588      L1-dcache-loads                                               (52.31%)
    10.274710625         13,723,762      L1-dcache-load-misses     #   26.69% of all L1-dcache accesses  (52.31%)
    10.274710625            137,374      L2-loads                                                      (44.36%)
    10.274710625            101,621      L2-load-misses            #   75.17% of all LL-cache accesses  (37.07%)
    10.274710625            132,995      LLC-loads                                                     (31.79%)
    10.274710625             98,743      LLC-load-misses           #   73.04% of all LL-cache accesses  (31.79%)
    10.325031555        103,112,036      mem_inst_retired.any                                          (31.79%)
    10.325031555              7,110      branch-misses                                                 (31.78%)
    10.325031555        232,499,486      instructions              #    1.78  insn per cycle           (39.73%)
    10.325031555        130,254,133      cycles                                                        (39.75%)
    10.325031555              8,673      L1-icache-load-misses                                         (39.75%)
    10.325031555         58,047,672      L1-dcache-loads                                               (42.44%)
    10.325031555         12,868,797      L1-dcache-load-misses     #   22.17% of all L1-dcache accesses  (50.40%)
    10.325031555            125,791      L2-loads                                                      (44.36%)
    10.325031555             82,166      L2-load-misses            #   75.11% of all LL-cache accesses  (44.36%)
    10.325031555             92,996      LLC-loads                                                     (41.67%)
    10.325031555             58,129      LLC-load-misses           #   53.14% of all LL-cache accesses  (33.72%)
    10.375347346         87,517,988      mem_inst_retired.any                                          (38.33%)
    10.375347346             64,941      branch-misses                                                 (31.81%)
    10.375347346        174,216,941      instructions              #    1.34  insn per cycle           (39.77%)
    10.375347346        130,110,995      cycles                                                        (39.74%)
    10.375347346             14,531      L1-icache-load-misses                                         (39.74%)
    10.375347346         52,964,795      L1-dcache-loads                                               (39.74%)
    10.375347346         13,031,508      L1-dcache-load-misses     #   24.60% of all L1-dcache accesses  (39.71%)
    10.375347346            110,330      L2-loads                                                      (37.82%)
    10.375347346             77,742      L2-load-misses            #   71.25% of all LL-cache accesses  (44.35%)
    10.375347346            107,906      LLC-loads                                                     (44.35%)
    10.375347346             85,300      LLC-load-misses           #   78.17% of all LL-cache accesses  (44.38%)
    10.425673766         86,524,810      mem_inst_retired.any                                          (44.33%)
    10.425673766             16,662      branch-misses                                                 (42.95%)
    10.425673766        203,497,294      instructions              #    1.56  insn per cycle           (50.91%)
    10.425673766        130,127,059      cycles                                                        (42.96%)
    10.425673766             12,213      L1-icache-load-misses                                         (39.76%)
    10.425673766         52,711,428      L1-dcache-loads                                               (39.77%)
    10.425673766         11,977,765      L1-dcache-load-misses     #   22.72% of all L1-dcache accesses  (39.76%)
    10.425673766            127,175      L2-loads                                                      (31.80%)
    10.425673766             89,868      L2-load-misses            #   75.56% of all LL-cache accesses  (33.16%)
    10.425673766            110,686      LLC-loads                                                     (41.12%)
    10.425673766             79,066      LLC-load-misses           #   66.48% of all LL-cache accesses  (44.34%)
    10.475995843         84,344,576      mem_inst_retired.any                                          (44.36%)
    10.475995843             30,936      branch-misses                                                 (44.36%)
    10.475995843        172,934,971      instructions              #    1.33  insn per cycle           (52.31%)
    10.475995843        130,106,376      cycles                                                        (52.31%)
    10.475995843             16,211      L1-icache-load-misses                                         (47.57%)
    10.475995843         44,803,119      L1-dcache-loads                                               (39.74%)
    10.475995843         11,237,006      L1-dcache-load-misses     #   25.08% of all L1-dcache accesses  (39.75%)
    10.475995843            125,356      L2-loads                                                      (31.79%)
    10.475995843             87,142      L2-load-misses            #   76.13% of all LL-cache accesses  (31.80%)
    10.475995843            103,563      LLC-loads                                                     (31.79%)
    10.475995843             71,117      LLC-load-misses           #   62.13% of all LL-cache accesses  (36.52%)
    10.526342989         73,140,296      mem_inst_retired.any                                          (31.93%)
    10.526342989             42,717      branch-misses                                                 (39.86%)
    10.526342989        168,000,222      instructions              #    1.29  insn per cycle           (52.32%)
    10.526342989        130,136,047      cycles                                                        (52.32%)
    10.526342989             18,712      L1-icache-load-misses                                         (52.32%)
    10.526342989         56,225,196      L1-dcache-loads                                               (52.21%)
    10.526342989         10,624,610      L1-dcache-load-misses     #   18.90% of all L1-dcache accesses  (44.27%)
    10.526342989            112,907      L2-loads                                                      (31.78%)
    10.526342989             95,413      L2-load-misses            #   76.37% of all LL-cache accesses  (31.78%)
    10.526342989            136,970      LLC-loads                                                     (31.78%)
    10.526342989            100,070      LLC-load-misses           #   80.10% of all LL-cache accesses  (31.78%)
    10.576670487         75,198,207      mem_inst_retired.any                                          (31.79%)
    10.576670487             30,558      branch-misses                                                 (31.79%)
    10.576670487        185,252,578      instructions              #    1.42  insn per cycle           (43.17%)
    10.576670487        130,096,976      cycles                                                        (51.11%)
    10.576670487             17,353      L1-icache-load-misses                                         (52.31%)
    10.576670487         51,528,028      L1-dcache-loads                                               (52.32%)
    10.576670487         10,525,652      L1-dcache-load-misses     #   20.43% of all L1-dcache accesses  (52.31%)
    10.576670487            121,749      L2-loads                                                      (33.01%)
    10.576670487             93,498      L2-load-misses            #   75.34% of all LL-cache accesses  (31.79%)
    10.576670487            126,455      LLC-loads                                                     (31.80%)
    10.576670487             90,769      LLC-load-misses           #   73.14% of all LL-cache accesses  (31.79%)
    10.627006670         82,326,727      mem_inst_retired.any                                          (31.78%)
    10.627006670             64,056      branch-misses                                                 (31.78%)
    10.627006670        168,630,612      instructions              #    1.29  insn per cycle           (39.73%)
    10.627006670        130,289,993      cycles                                                        (39.73%)
    10.627006670              8,960      L1-icache-load-misses                                         (46.48%)
    10.627006670         55,294,470      L1-dcache-loads                                               (52.32%)
    10.627006670         12,628,097      L1-dcache-load-misses     #   22.84% of all L1-dcache accesses  (52.32%)
    10.627006670             95,701      L2-loads                                                      (44.38%)
    10.627006670             75,889      L2-load-misses            #   75.67% of all LL-cache accesses  (37.65%)
    10.627006670            104,891      LLC-loads                                                     (31.79%)
    10.627006670             92,954      LLC-load-misses           #   92.68% of all LL-cache accesses  (31.79%)
    10.677319982         89,154,393      mem_inst_retired.any                                          (31.80%)
    10.677319982             33,492      branch-misses                                                 (31.80%)
    10.677319982        212,782,670      instructions              #    1.63  insn per cycle           (39.75%)
    10.677319982        130,259,139      cycles                                                        (39.75%)
    10.677319982              9,884      L1-icache-load-misses                                         (39.75%)
    10.677319982         65,823,531      L1-dcache-loads                                               (41.85%)
    10.677319982         11,452,404      L1-dcache-load-misses     #   17.40% of all L1-dcache accesses  (49.80%)
    10.677319982            101,886      L2-loads                                                      (44.35%)
    10.677319982             83,238      L2-load-misses            #   76.35% of all LL-cache accesses  (44.34%)
    10.677319982            116,149      LLC-loads                                                     (42.26%)
    10.677319982             91,145      LLC-load-misses           #   83.61% of all LL-cache accesses  (34.31%)
    10.727662110         82,345,904      mem_inst_retired.any                                          (38.92%)
    10.727662110             63,749      branch-misses                                                 (31.78%)
    10.727662110        170,312,885      instructions              #    1.31  insn per cycle           (39.72%)
    10.727662110        130,299,243      cycles                                                        (39.72%)
    10.727662110             17,161      L1-icache-load-misses                                         (39.72%)
    10.727662110         50,759,881      L1-dcache-loads                                               (39.72%)
    10.727662110         13,357,587      L1-dcache-load-misses     #   26.32% of all L1-dcache accesses  (39.72%)
    10.727662110            131,576      L2-loads                                                      (37.23%)
    10.727662110             97,969      L2-load-misses            #   72.23% of all LL-cache accesses  (44.39%)
    10.727662110            139,681      LLC-loads                                                     (44.39%)
    10.727662110            100,195      LLC-load-misses           #   73.87% of all LL-cache accesses  (44.39%)
    10.777990748         87,920,730      mem_inst_retired.any                                          (44.36%)
    10.777990748             38,888      branch-misses                                                 (43.56%)
    10.777990748        208,268,685      instructions              #    1.60  insn per cycle           (51.51%)
    10.777990748        130,285,072      cycles                                                        (43.57%)
    10.777990748             13,065      L1-icache-load-misses                                         (39.74%)
    10.777990748         66,453,660      L1-dcache-loads                                               (39.74%)
    10.777990748         10,983,616      L1-dcache-load-misses     #   16.53% of all L1-dcache accesses  (39.74%)
    10.777990748             93,265      L2-loads                                                      (31.79%)
    10.777990748             78,403      L2-load-misses            #   71.94% of all LL-cache accesses  (32.58%)
    10.777990748            124,689      LLC-loads                                                     (40.52%)
    10.777990748             95,324      LLC-load-misses           #   87.47% of all LL-cache accesses  (44.37%)
    10.828296029         74,174,608      mem_inst_retired.any                                          (43.90%)
    10.828296029             48,853      branch-misses                                                 (44.33%)
    10.828296029        164,838,300      instructions              #    1.27  insn per cycle           (52.29%)
    10.828296029        130,062,002      cycles                                                        (52.29%)
    10.828296029             16,299      L1-icache-load-misses                                         (48.17%)
    10.828296029         45,326,704      L1-dcache-loads                                               (40.23%)
    10.828296029         11,693,088      L1-dcache-load-misses     #   25.80% of all L1-dcache accesses  (39.76%)
    10.828296029            128,939      L2-loads                                                      (31.80%)
    10.828296029             93,251      L2-load-misses            #   72.28% of all LL-cache accesses  (31.81%)
    10.828296029            129,105      LLC-loads                                                     (31.81%)
    10.828296029             95,561      LLC-load-misses           #   74.07% of all LL-cache accesses  (35.91%)
    10.878605720         81,433,605      mem_inst_retired.any                                          (31.80%)
    10.878605720             53,847      branch-misses                                                 (39.31%)
    10.878605720        174,022,803      instructions              #    1.34  insn per cycle           (52.29%)
    10.878605720        130,094,400      cycles                                                        (52.29%)
    10.878605720             18,126      L1-icache-load-misses                                         (52.30%)
    10.878605720         57,706,298      L1-dcache-loads                                               (52.30%)
    10.878605720         10,432,092      L1-dcache-load-misses     #   18.08% of all L1-dcache accesses  (44.81%)
    10.878605720             77,649      L2-loads                                                      (31.81%)
    10.878605720             62,138      L2-load-misses            #   72.01% of all LL-cache accesses  (31.80%)
    10.878605720             94,934      LLC-loads                                                     (31.81%)
    10.878605720             77,645      LLC-load-misses           #   89.98% of all LL-cache accesses  (31.80%)
    10.928938275         83,010,149      mem_inst_retired.any                                          (31.79%)
    10.928938275             51,201      branch-misses                                                 (31.79%)
    10.928938275        155,973,489      instructions              #    1.20  insn per cycle           (42.64%)
    10.928938275        130,164,374      cycles                                                        (50.58%)
    10.928938275             13,595      L1-icache-load-misses                                         (52.31%)
    10.928938275         43,585,654      L1-dcache-loads                                               (52.31%)
    10.928938275         10,814,743      L1-dcache-load-misses     #   24.81% of all L1-dcache accesses  (52.31%)
    10.928938275            126,038      L2-loads                                                      (33.55%)
    10.928938275             94,539      L2-load-misses            #   74.64% of all LL-cache accesses  (31.79%)
    10.928938275            127,271      LLC-loads                                                     (31.79%)
    10.928938275             94,345      LLC-load-misses           #   74.49% of all LL-cache accesses  (31.79%)
    10.979462234         62,070,227      mem_inst_retired.any                                          (31.66%)
    10.979462234              4,962      branch-misses                                                 (31.66%)
    10.979462234        156,598,266      instructions              #    1.20  insn per cycle           (39.58%)
    10.979462234        130,548,866      cycles                                                        (39.58%)
    10.979462234             11,364      L1-icache-load-misses                                         (45.77%)
    10.979462234         43,947,401      L1-dcache-loads                                               (52.50%)
    10.979462234          9,220,330      L1-dcache-load-misses     #   20.98% of all L1-dcache accesses  (52.51%)
    10.979462234             83,495      L2-loads                                                      (44.59%)
    10.979462234             52,261      L2-load-misses            #   73.06% of all LL-cache accesses  (38.43%)
    10.979462234             59,575      LLC-loads                                                     (31.67%)
    10.979462234             45,763      LLC-load-misses           #   63.97% of all LL-cache accesses  (31.66%)
    11.029929639         82,996,903      mem_inst_retired.any                                          (31.70%)
    11.029929639             63,779      branch-misses                                                 (31.70%)
    11.029929639        174,094,731      instructions              #    1.33  insn per cycle           (39.63%)
    11.029929639        130,640,583      cycles                                                        (39.63%)
    11.029929639              9,181      L1-icache-load-misses                                         (39.63%)
    11.029929639         52,773,079      L1-dcache-loads                                               (40.82%)
    11.029929639         12,948,523      L1-dcache-load-misses     #   24.54% of all L1-dcache accesses  (48.74%)
    11.029929639            119,626      L2-loads                                                      (44.51%)
    11.029929639             88,562      L2-load-misses            #   72.45% of all LL-cache accesses  (44.51%)
    11.029929639            124,846      LLC-loads                                                     (43.34%)
    11.029929639             95,971      LLC-load-misses           #   78.51% of all LL-cache accesses  (35.42%)
    11.080250790         99,281,712      mem_inst_retired.any                                          (40.10%)
    11.080250790              7,305      branch-misses                                                 (32.16%)
    11.080250790        228,393,802      instructions              #    1.75  insn per cycle           (40.11%)
    11.080250790        130,286,094      cycles                                                        (39.74%)
    11.080250790             10,190      L1-icache-load-misses                                         (39.74%)
    11.080250790         56,537,496      L1-dcache-loads                                               (39.74%)
    11.080250790         13,199,024      L1-dcache-load-misses     #   23.35% of all L1-dcache accesses  (39.74%)
    11.080250790            131,535      L2-loads                                                      (36.03%)
    11.080250790             85,726      L2-load-misses            #   73.08% of all LL-cache accesses  (43.98%)
    11.080250790            103,082      LLC-loads                                                     (44.35%)
    11.080250790             69,935      LLC-load-misses           #   59.62% of all LL-cache accesses  (44.36%)
    11.130563654         94,650,472      mem_inst_retired.any                                          (44.35%)
    11.130563654             47,424      branch-misses                                                 (44.35%)
    11.130563654        191,617,382      instructions              #    1.47  insn per cycle           (52.30%)
    11.130563654        130,254,087      cycles                                                        (44.72%)
    11.130563654              8,461      L1-icache-load-misses                                         (39.75%)
    11.130563654         53,790,060      L1-dcache-loads                                               (39.75%)
    11.130563654         12,851,596      L1-dcache-load-misses     #   23.89% of all L1-dcache accesses  (39.75%)
    11.130563654             96,977      L2-loads                                                      (31.80%)
    11.130563654             62,974      L2-load-misses            #   69.36% of all LL-cache accesses  (31.80%)
    11.130563654             84,620      LLC-loads                                                     (39.37%)
    11.130563654             68,965      LLC-load-misses           #   75.95% of all LL-cache accesses  (44.35%)
    11.180873246         88,323,507      mem_inst_retired.any                                          (42.75%)
    11.180873246             41,274      branch-misses                                                 (44.34%)
    11.180873246        196,159,072      instructions              #    1.51  insn per cycle           (52.29%)
    11.180873246        130,224,697      cycles                                                        (52.29%)
    11.180873246              8,698      L1-icache-load-misses                                         (49.32%)
    11.180873246         54,989,646      L1-dcache-loads                                               (41.37%)
    11.180873246         13,529,364      L1-dcache-load-misses     #   24.60% of all L1-dcache accesses  (39.75%)
    11.180873246            135,066      L2-loads                                                      (31.80%)
    11.180873246             98,388      L2-load-misses            #   72.62% of all LL-cache accesses  (31.80%)
    11.180873246            135,895      LLC-loads                                                     (31.80%)
    11.180873246            103,539      LLC-load-misses           #   76.42% of all LL-cache accesses  (34.77%)
    11.231197262        104,497,076      mem_inst_retired.any                                          (31.79%)
    11.231197262             20,647      branch-misses                                                 (38.15%)
    11.231197262        205,107,997      instructions              #    1.57  insn per cycle           (52.31%)
    11.231197262        130,313,129      cycles                                                        (52.31%)
    11.231197262              8,432      L1-icache-load-misses                                         (52.31%)
    11.231197262         55,674,629      L1-dcache-loads                                               (52.31%)
    11.231197262         12,668,910      L1-dcache-load-misses     #   22.76% of all L1-dcache accesses  (45.98%)
    11.231197262             86,802      L2-loads                                                      (31.79%)
    11.231197262             57,754      L2-load-misses            #   75.05% of all LL-cache accesses  (31.79%)
    11.231197262             67,112      LLC-loads                                                     (31.79%)
    11.231197262             59,482      LLC-load-misses           #   77.29% of all LL-cache accesses  (31.79%)
    11.281510952         84,690,296      mem_inst_retired.any                                          (31.81%)
    11.281510952             63,266      branch-misses                                                 (31.81%)
    11.281510952        173,959,533      instructions              #    1.34  insn per cycle           (41.49%)
    11.281510952        130,220,870      cycles                                                        (49.44%)
    11.281510952             10,041      L1-icache-load-misses                                         (52.30%)
    11.281510952         52,283,426      L1-dcache-loads                                               (52.30%)
    11.281510952         13,609,814      L1-dcache-load-misses     #   26.03% of all L1-dcache accesses  (52.30%)
    11.281510952            131,869      L2-loads                                                      (34.68%)
    11.281510952             98,865      L2-load-misses            #   73.53% of all LL-cache accesses  (31.79%)
    11.281510952            137,029      LLC-loads                                                     (31.79%)
    11.281510952             99,685      LLC-load-misses           #   74.14% of all LL-cache accesses  (31.79%)
    11.331819021        103,520,701      mem_inst_retired.any                                          (31.80%)
    11.331819021             21,567      branch-misses                                                 (31.79%)
    11.331819021        201,665,033      instructions              #    1.55  insn per cycle           (39.74%)
    11.331819021        130,288,752      cycles                                                        (39.74%)
    11.331819021              8,422      L1-icache-load-misses                                         (44.82%)
    11.331819021         54,440,511      L1-dcache-loads                                               (52.31%)
    11.331819021         12,732,676      L1-dcache-load-misses     #   23.39% of all L1-dcache accesses  (52.31%)
    11.331819021             96,036      L2-loads                                                      (44.36%)
    11.331819021             62,392      L2-load-misses            #   71.20% of all LL-cache accesses  (39.30%)
    11.331819021             79,221      LLC-loads                                                     (31.80%)
    11.331819021             58,633      LLC-load-misses           #   66.91% of all LL-cache accesses  (31.80%)
#           time             counts unit events
    11.382153383         84,543,517      mem_inst_retired.any                                          (31.79%)
    11.382153383             62,700      branch-misses                                                 (31.80%)
    11.382153383        174,960,380      instructions              #    1.34  insn per cycle           (39.74%)
    11.382153383        130,281,980      cycles                                                        (39.74%)
    11.382153383              7,376      L1-icache-load-misses                                         (39.75%)
    11.382153383         57,719,857      L1-dcache-loads                                               (40.21%)
    11.382153383         12,118,191      L1-dcache-load-misses     #   20.99% of all L1-dcache accesses  (48.15%)
    11.382153383             97,746      L2-loads                                                      (44.36%)
    11.382153383             78,866      L2-load-misses            #   73.01% of all LL-cache accesses  (44.36%)
    11.382153383            118,292      LLC-loads                                                     (43.91%)
    11.382153383             92,830      LLC-load-misses           #   85.94% of all LL-cache accesses  (35.97%)
    11.432496164         97,528,993      mem_inst_retired.any                                          (40.57%)
    11.432496164             29,893      branch-misses                                                 (32.63%)
    11.432496164        191,263,479      instructions              #    1.47  insn per cycle           (40.58%)
    11.432496164        130,336,416      cycles                                                        (39.72%)
    11.432496164             10,799      L1-icache-load-misses                                         (39.72%)
    11.432496164         50,657,448      L1-dcache-loads                                               (39.72%)
    11.432496164         13,650,273      L1-dcache-load-misses     #   26.95% of all L1-dcache accesses  (39.72%)
    11.432496164            129,402      L2-loads                                                      (35.57%)
    11.432496164             88,064      L2-load-misses            #   72.32% of all LL-cache accesses  (43.52%)
    11.432496164            114,130      LLC-loads                                                     (44.38%)
    11.432496164             75,315      LLC-load-misses           #   61.85% of all LL-cache accesses  (44.38%)
    11.482801840         93,565,749      mem_inst_retired.any                                          (44.34%)
    11.482801840             46,441      branch-misses                                                 (44.34%)
    11.482801840        193,743,352      instructions              #    1.49  insn per cycle           (52.29%)
    11.482801840        130,232,351      cycles                                                        (45.20%)
    11.482801840              8,618      L1-icache-load-misses                                         (39.75%)
    11.482801840         59,701,376      L1-dcache-loads                                               (39.75%)
    11.482801840         11,469,777      L1-dcache-load-misses     #   19.21% of all L1-dcache accesses  (39.75%)
    11.482801840             69,504      L2-loads                                                      (31.81%)
    11.482801840             59,456      L2-load-misses            #   75.93% of all LL-cache accesses  (31.80%)
    11.482801840             87,102      LLC-loads                                                     (38.89%)
    11.482801840             72,149      LLC-load-misses           #   92.14% of all LL-cache accesses  (44.34%)
    11.533117218         85,318,011      mem_inst_retired.any                                          (42.27%)
    11.533117218             60,516      branch-misses                                                 (44.35%)
    11.533117218        172,909,739      instructions              #    1.33  insn per cycle           (52.30%)
    11.533117218        130,245,331      cycles                                                        (52.30%)
    11.533117218              8,502      L1-icache-load-misses                                         (49.80%)
    11.533117218         50,960,697      L1-dcache-loads                                               (41.85%)
    11.533117218         13,539,256      L1-dcache-load-misses     #   26.57% of all L1-dcache accesses  (39.75%)
    11.533117218            135,688      L2-loads                                                      (31.80%)
    11.533117218            100,889      L2-load-misses            #   74.81% of all LL-cache accesses  (31.80%)
    11.533117218            134,020      LLC-loads                                                     (31.80%)
    11.533117218             95,990      LLC-load-misses           #   71.18% of all LL-cache accesses  (34.29%)
    11.583444654         94,614,598      mem_inst_retired.any                                          (31.79%)
    11.583444654             47,892      branch-misses                                                 (37.66%)
    11.583444654        189,363,372      instructions              #    1.45  insn per cycle           (52.31%)
    11.583444654        130,314,162      cycles                                                        (52.31%)
    11.583444654              8,141      L1-icache-load-misses                                         (52.31%)
    11.583444654         58,725,284      L1-dcache-loads                                               (52.31%)
    11.583444654         11,489,013      L1-dcache-load-misses     #   19.56% of all L1-dcache accesses  (46.47%)
    11.583444654             71,352      L2-loads                                                      (31.79%)
    11.583444654             58,816      L2-load-misses            #   79.66% of all LL-cache accesses  (31.79%)
    11.583444654             76,311      LLC-loads                                                     (31.79%)
    11.583444654             64,711      LLC-load-misses           #   87.65% of all LL-cache accesses  (31.79%)
    11.633777464         84,485,958      mem_inst_retired.any                                          (31.79%)
    11.633777464             59,133      branch-misses                                                 (31.79%)
    11.633777464        184,299,416      instructions              #    1.41  insn per cycle           (40.98%)
    11.633777464        130,255,362      cycles                                                        (48.91%)
    11.633777464             11,235      L1-icache-load-misses                                         (52.31%)
    11.633777464         56,938,378      L1-dcache-loads                                               (52.31%)
    11.633777464         12,768,134      L1-dcache-load-misses     #   22.42% of all L1-dcache accesses  (52.31%)
    11.633777464            126,971      L2-loads                                                      (35.21%)
    11.633777464             99,098      L2-load-misses            #   76.53% of all LL-cache accesses  (31.79%)
    11.633777464            132,006      LLC-loads                                                     (31.79%)
    11.633777464             98,542      LLC-load-misses           #   76.10% of all LL-cache accesses  (31.79%)
    11.684082304         91,546,747      mem_inst_retired.any                                          (31.81%)
    11.684082304             55,323      branch-misses                                                 (31.81%)
    11.684082304        180,876,069      instructions              #    1.39  insn per cycle           (39.76%)
    11.684082304        130,230,019      cycles                                                        (39.76%)
    11.684082304             10,304      L1-icache-load-misses                                         (44.31%)
    11.684082304         55,727,529      L1-dcache-loads                                               (52.26%)
    11.684082304         12,305,228      L1-dcache-load-misses     #   22.08% of all L1-dcache accesses  (52.29%)
    11.684082304            100,845      L2-loads                                                      (44.34%)
    11.684082304             67,068      L2-load-misses            #   74.06% of all LL-cache accesses  (39.80%)
    11.684082304             80,274      LLC-loads                                                     (31.85%)
    11.684082304             72,420      LLC-load-misses           #   79.97% of all LL-cache accesses  (31.81%)
    11.734412839         84,540,434      mem_inst_retired.any                                          (31.79%)
    11.734412839             55,518      branch-misses                                                 (31.79%)
    11.734412839        188,587,827      instructions              #    1.45  insn per cycle           (39.74%)
    11.734412839        130,306,971      cycles                                                        (39.74%)
    11.734412839              8,407      L1-icache-load-misses                                         (39.74%)
    11.734412839         64,783,703      L1-dcache-loads                                               (39.74%)
    11.734412839         11,492,839      L1-dcache-load-misses     #   17.74% of all L1-dcache accesses  (47.66%)
    11.734412839             96,557      L2-loads                                                      (44.37%)
    11.734412839             81,468      L2-load-misses            #   74.74% of all LL-cache accesses  (44.37%)
    11.734412839            121,445      LLC-loads                                                     (44.37%)
    11.734412839             94,675      LLC-load-misses           #   86.86% of all LL-cache accesses  (36.47%)
    11.784728204         88,104,857      mem_inst_retired.any                                          (41.05%)
    11.784728204             61,262      branch-misses                                                 (33.11%)
    11.784728204        175,617,219      instructions              #    1.35  insn per cycle           (41.06%)
    11.784728204        130,274,351      cycles                                                        (39.74%)
    11.784728204              8,904      L1-icache-load-misses                                         (39.74%)
    11.784728204         52,348,860      L1-dcache-loads                                               (39.75%)
    11.784728204         13,561,335      L1-dcache-load-misses     #   25.91% of all L1-dcache accesses  (39.75%)
    11.784728204            130,120      L2-loads                                                      (35.08%)
    11.784728204             85,768      L2-load-misses            #   70.83% of all LL-cache accesses  (43.02%)
    11.784728204            112,060      LLC-loads                                                     (44.35%)
    11.784728204             84,813      LLC-load-misses           #   70.04% of all LL-cache accesses  (44.35%)
    11.835038954         86,465,649      mem_inst_retired.any                                          (44.35%)
    11.835038954             54,184      branch-misses                                                 (44.35%)
    11.835038954        186,532,481      instructions              #    1.43  insn per cycle           (52.30%)
    11.835038954        130,252,971      cycles                                                        (45.67%)
    11.835038954              8,133      L1-icache-load-misses                                         (39.75%)
    11.835038954         65,994,441      L1-dcache-loads                                               (39.75%)
    11.835038954         11,120,359      L1-dcache-load-misses     #   16.85% of all L1-dcache accesses  (39.75%)
    11.835038954             77,768      L2-loads                                                      (31.80%)
    11.835038954             61,756      L2-load-misses            #   67.34% of all LL-cache accesses  (31.80%)
    11.835038954            105,637      LLC-loads                                                     (38.42%)
    11.835038954             86,803      LLC-load-misses           #   94.66% of all LL-cache accesses  (44.35%)
    11.885356005         85,421,443      mem_inst_retired.any                                          (41.80%)
    11.885356005             56,327      branch-misses                                                 (44.35%)
    11.885356005        180,863,202      instructions              #    1.39  insn per cycle           (52.30%)
    11.885356005        130,249,082      cycles                                                        (52.30%)
    11.885356005              9,055      L1-icache-load-misses                                         (50.27%)
    11.885356005         52,615,089      L1-dcache-loads                                               (42.32%)
    11.885356005         13,540,473      L1-dcache-load-misses     #   25.73% of all L1-dcache accesses  (39.75%)
    11.885356005            136,105      L2-loads                                                      (31.80%)
    11.885356005             98,577      L2-load-misses            #   72.22% of all LL-cache accesses  (31.80%)
    11.885356005            136,889      LLC-loads                                                     (31.80%)
    11.885356005             98,716      LLC-load-misses           #   72.32% of all LL-cache accesses  (33.82%)
    11.935670674         83,883,650      mem_inst_retired.any                                          (31.80%)
    11.935670674             58,602      branch-misses                                                 (37.19%)
    11.935670674        185,256,763      instructions              #    1.42  insn per cycle           (52.30%)
    11.935670674        130,277,140      cycles                                                        (52.30%)
    11.935670674              9,167      L1-icache-load-misses                                         (52.30%)
    11.935670674         61,861,228      L1-dcache-loads                                               (52.31%)
    11.935670674         11,462,788      L1-dcache-load-misses     #   18.53% of all L1-dcache accesses  (46.93%)
    11.935670674             76,184      L2-loads                                                      (31.80%)
    11.935670674             66,816      L2-load-misses            #   76.30% of all LL-cache accesses  (31.80%)
    11.935670674             98,966      LLC-loads                                                     (31.79%)
    11.935670674             89,144      LLC-load-misses           #  101.79% of all LL-cache accesses  (31.80%)
    11.986020207         76,946,193      mem_inst_retired.any                                          (31.78%)
    11.986020207             36,453      branch-misses                                                 (31.77%)
    11.986020207        170,203,738      instructions              #    1.31  insn per cycle           (40.51%)
    11.986020207        130,259,435      cycles                                                        (48.44%)
    11.986020207             11,484      L1-icache-load-misses                                         (52.32%)
    11.986020207         54,039,573      L1-dcache-loads                                               (52.33%)
    11.986020207         11,996,657      L1-dcache-load-misses     #   22.20% of all L1-dcache accesses  (52.33%)
    11.986020207            127,530      L2-loads                                                      (35.68%)
    11.986020207             98,725      L2-load-misses            #   75.25% of all LL-cache accesses  (31.79%)
    11.986020207            134,859      LLC-loads                                                     (31.78%)
    11.986020207             97,887      LLC-load-misses           #   74.61% of all LL-cache accesses  (31.78%)
    12.036333568         65,777,453      mem_inst_retired.any                                          (31.80%)
    12.036333568             38,027      branch-misses                                                 (31.79%)
    12.036333568        117,642,171      instructions              #    0.90  insn per cycle           (39.74%)
    12.036333568        130,042,095      cycles                                                        (39.74%)
    12.036333568             19,275      L1-icache-load-misses                                         (43.82%)
    12.036333568         43,203,304      L1-dcache-loads                                               (51.76%)
    12.036333568         10,610,328      L1-dcache-load-misses     #   24.56% of all L1-dcache accesses  (52.30%)
    12.036333568            103,131      L2-loads                                                      (44.36%)
    12.036333568             69,809      L2-load-misses            #   76.02% of all LL-cache accesses  (40.31%)
    12.036333568             80,535      LLC-loads                                                     (32.36%)
    12.036333568             57,188      LLC-load-misses           #   62.27% of all LL-cache accesses  (31.79%)
    12.086697246         66,159,999      mem_inst_retired.any                                          (31.77%)
    12.086697246             48,756      branch-misses                                                 (31.77%)
    12.086697246        136,040,828      instructions              #    1.04  insn per cycle           (39.71%)
    12.086697246        130,229,883      cycles                                                        (39.71%)
    12.086697246             13,325      L1-icache-load-misses                                         (39.71%)
    12.086697246         47,348,566      L1-dcache-loads                                               (39.72%)
    12.086697246         11,127,774      L1-dcache-load-misses     #   23.50% of all L1-dcache accesses  (47.12%)
    12.086697246            110,702      L2-loads                                                      (44.40%)
    12.086697246             86,786      L2-load-misses            #   76.01% of all LL-cache accesses  (44.40%)
    12.086697246            117,648      LLC-loads                                                     (44.39%)
    12.086697246             95,821      LLC-load-misses           #   83.92% of all LL-cache accesses  (37.01%)
    12.137007619         98,478,026      mem_inst_retired.any                                          (41.61%)
    12.137007619             71,667      branch-misses                                                 (33.67%)
    12.137007619        205,774,885      instructions              #    1.58  insn per cycle           (41.63%)
    12.137007619        130,251,261      cycles                                                        (39.75%)
    12.137007619             11,178      L1-icache-load-misses                                         (39.75%)
    12.137007619         71,889,898      L1-dcache-loads                                               (39.75%)
    12.137007619          6,190,538      L1-dcache-load-misses     #    8.61% of all L1-dcache accesses  (39.75%)
    12.137007619            170,502      L2-loads                                                      (34.51%)
    12.137007619             91,790      L2-load-misses            #   72.32% of all LL-cache accesses  (42.45%)
    12.137007619             83,358      LLC-loads                                                     (44.35%)
    12.137007619             60,644      LLC-load-misses           #   47.78% of all LL-cache accesses  (44.36%)
    12.187348008         66,971,047      mem_inst_retired.any                                          (44.39%)
    12.187348008             48,205      branch-misses                                                 (44.40%)
    12.187348008        132,071,310      instructions              #    1.01  insn per cycle           (52.34%)
    12.187348008        130,161,240      cycles                                                        (46.28%)
    12.187348008             26,637      L1-icache-load-misses                                         (39.71%)
    12.187348008         38,297,381      L1-dcache-loads                                               (39.71%)
    12.187348008         10,060,384      L1-dcache-load-misses     #   26.27% of all L1-dcache accesses  (39.71%)
    12.187348008             95,355      L2-loads                                                      (31.77%)
    12.187348008             77,804      L2-load-misses            #   73.98% of all LL-cache accesses  (31.76%)
    12.187348008            114,984      LLC-loads                                                     (37.81%)
    12.187348008             90,447      LLC-load-misses           #   86.00% of all LL-cache accesses  (44.41%)
    12.237931383         70,801,051      mem_inst_retired.any                                          (40.95%)
    12.237931383             20,741      branch-misses                                                 (44.63%)
    12.237931383        154,482,808      instructions              #    1.18  insn per cycle           (52.54%)
    12.237931383        130,643,841      cycles                                                        (52.53%)
    12.237931383             25,334      L1-icache-load-misses                                         (51.16%)
    12.237931383         41,597,470      L1-dcache-loads                                               (43.26%)
    12.237931383          9,619,407      L1-dcache-load-misses     #   23.12% of all L1-dcache accesses  (39.55%)
    12.237931383             83,483      L2-loads                                                      (31.65%)
    12.237931383             56,065      L2-load-misses            #   75.34% of all LL-cache accesses  (31.65%)
    12.237931383             65,353      LLC-loads                                                     (31.65%)
    12.237931383             48,686      LLC-load-misses           #   65.42% of all LL-cache accesses  (32.99%)
    12.288405751         83,753,480      mem_inst_retired.any                                          (31.70%)
    12.288405751             53,932      branch-misses                                                 (35.94%)
    12.288405751        170,273,463      instructions              #    1.30  insn per cycle           (51.77%)
    12.288405751        130,567,869      cycles                                                        (52.44%)
    12.288405751             16,595      L1-icache-load-misses                                         (52.44%)
    12.288405751         55,433,751      L1-dcache-loads                                               (52.44%)
    12.288405751         12,490,386      L1-dcache-load-misses     #   22.53% of all L1-dcache accesses  (48.24%)
    12.288405751            129,361      L2-loads                                                      (31.71%)
    12.288405751            102,797      L2-load-misses            #   76.87% of all LL-cache accesses  (31.71%)
    12.288405751            138,084      LLC-loads                                                     (31.71%)
    12.288405751             98,033      LLC-load-misses           #   73.31% of all LL-cache accesses  (31.70%)
    12.338831731         94,024,783      mem_inst_retired.any                                          (31.73%)
    12.338831731              9,666      branch-misses                                                 (31.73%)
    12.338831731        213,139,609      instructions              #    1.63  insn per cycle           (39.66%)
    12.338831731        130,427,837      cycles                                                        (46.92%)
    12.338831731             19,001      L1-icache-load-misses                                         (52.40%)
    12.338831731         51,972,647      L1-dcache-loads                                               (52.40%)
    12.338831731         11,018,645      L1-dcache-load-misses     #   21.20% of all L1-dcache accesses  (52.41%)
    12.338831731            119,316      L2-loads                                                      (37.24%)
    12.338831731             89,429      L2-load-misses            #   78.39% of all LL-cache accesses  (31.73%)
    12.338831731            108,838      LLC-loads                                                     (31.73%)
    12.338831731             69,655      LLC-load-misses           #   61.06% of all LL-cache accesses  (31.73%)
    12.389182675         68,076,785      mem_inst_retired.any                                          (31.78%)
    12.389182675             53,026      branch-misses                                                 (31.78%)
    12.389182675        143,132,092      instructions              #    1.10  insn per cycle           (39.72%)
    12.389182675        130,195,597      cycles                                                        (39.72%)
    12.389182675             22,537      L1-icache-load-misses                                         (42.17%)
    12.389182675         45,921,360      L1-dcache-loads                                               (50.12%)
    12.389182675         10,705,424      L1-dcache-load-misses     #   23.31% of all L1-dcache accesses  (52.33%)
    12.389182675            121,447      L2-loads                                                      (44.39%)
    12.389182675             96,390      L2-load-misses            #   74.77% of all LL-cache accesses  (41.96%)
    12.389182675            136,369      LLC-loads                                                     (34.01%)
    12.389182675            103,896      LLC-load-misses           #   80.60% of all LL-cache accesses  (31.77%)
    12.439515150         73,542,121      mem_inst_retired.any                                          (31.79%)
    12.439515150             39,957      branch-misses                                                 (31.78%)
    12.439515150        176,796,596      instructions              #    1.36  insn per cycle           (39.73%)
    12.439515150        130,201,056      cycles                                                        (39.73%)
    12.439515150             14,688      L1-icache-load-misses                                         (39.73%)
    12.439515150         63,900,973      L1-dcache-loads                                               (39.74%)
    12.439515150         10,652,609      L1-dcache-load-misses     #   16.67% of all L1-dcache accesses  (45.47%)
    12.439515150             92,408      L2-loads                                                      (44.37%)
    12.439515150             80,487      L2-load-misses            #   77.55% of all LL-cache accesses  (44.37%)
    12.439515150            115,165      LLC-loads                                                     (44.37%)
    12.439515150             91,375      LLC-load-misses           #   88.04% of all LL-cache accesses  (38.66%)
    12.489822365         83,231,270      mem_inst_retired.any                                          (43.24%)
    12.489822365             63,799      branch-misses                                                 (35.30%)
    12.489822365        167,409,568      instructions              #    1.29  insn per cycle           (43.25%)
    12.489822365        130,221,183      cycles                                                        (39.75%)
    12.489822365             12,435      L1-icache-load-misses                                         (39.75%)
    12.489822365         51,057,802      L1-dcache-loads                                               (39.75%)
    12.489822365         13,265,612      L1-dcache-load-misses     #   25.98% of all L1-dcache accesses  (39.75%)
    12.489822365            131,114      L2-loads                                                      (32.89%)
    12.489822365             89,963      L2-load-misses            #   70.08% of all LL-cache accesses  (40.83%)
    12.489822365            125,642      LLC-loads                                                     (44.34%)
    12.489822365             95,616      LLC-load-misses           #   74.48% of all LL-cache accesses  (44.35%)
    12.540169858         84,780,037      mem_inst_retired.any                                          (44.38%)
    12.540169858             52,062      branch-misses                                                 (44.38%)
    12.540169858        180,407,278      instructions              #    1.39  insn per cycle           (52.32%)
    12.540169858        130,210,203      cycles                                                        (47.88%)
    12.540169858             13,792      L1-icache-load-misses                                         (39.93%)
    12.540169858         64,497,754      L1-dcache-loads                                               (39.73%)
    12.540169858         11,004,681      L1-dcache-load-misses     #   17.06% of all L1-dcache accesses  (39.73%)
    12.540169858             77,697      L2-loads                                                      (31.79%)
    12.540169858             61,728      L2-load-misses            #   67.30% of all LL-cache accesses  (31.79%)
    12.540169858            105,745      LLC-loads                                                     (36.22%)
    12.540169858             86,706      LLC-load-misses           #   94.53% of all LL-cache accesses  (44.16%)
    12.590519362         83,095,858      mem_inst_retired.any                                          (39.53%)
    12.590519362             53,523      branch-misses                                                 (44.39%)
    12.590519362        178,794,704      instructions              #    1.37  insn per cycle           (52.34%)
    12.590519362        130,294,613      cycles                                                        (52.33%)
    12.590519362             15,457      L1-icache-load-misses                                         (52.33%)
    12.590519362         52,931,857      L1-dcache-loads                                               (44.60%)
    12.590519362         13,530,128      L1-dcache-load-misses     #   25.56% of all L1-dcache accesses  (39.72%)
    12.590519362            131,043      L2-loads                                                      (31.78%)
    12.590519362             97,993      L2-load-misses            #   74.50% of all LL-cache accesses  (31.78%)
    12.590519362            132,025      LLC-loads                                                     (31.78%)
    12.590519362             97,753      LLC-load-misses           #   74.32% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    12.640852189         79,025,006      mem_inst_retired.any                                          (31.78%)
    12.640852189             57,402      branch-misses                                                 (34.87%)
    12.640852189        175,789,658      instructions              #    1.35  insn per cycle           (50.76%)
    12.640852189        130,223,695      cycles                                                        (52.32%)
    12.640852189             14,320      L1-icache-load-misses                                         (52.32%)
    12.640852189         61,945,203      L1-dcache-loads                                               (52.32%)
    12.640852189         11,183,271      L1-dcache-load-misses     #   18.05% of all L1-dcache accesses  (49.26%)
    12.640852189             80,227      L2-loads                                                      (31.79%)
    12.640852189             64,577      L2-load-misses            #   72.37% of all LL-cache accesses  (31.79%)
    12.640852189             98,237      LLC-loads                                                     (31.78%)
    12.640852189             84,491      LLC-load-misses           #   94.69% of all LL-cache accesses  (31.78%)
    12.691195458         85,196,577      mem_inst_retired.any                                          (31.78%)
    12.691195458             47,733      branch-misses                                                 (31.78%)
    12.691195458        198,090,612      instructions              #    1.52  insn per cycle           (39.72%)
    12.691195458        130,352,170      cycles                                                        (46.11%)
    12.691195458              8,815      L1-icache-load-misses                                         (52.33%)
    12.691195458         59,741,386      L1-dcache-loads                                               (52.33%)
    12.691195458         12,337,066      L1-dcache-load-misses     #   20.65% of all L1-dcache accesses  (52.33%)
    12.691195458            122,013      L2-loads                                                      (38.01%)
    12.691195458             97,703      L2-load-misses            #   76.41% of all LL-cache accesses  (31.78%)
    12.691195458            133,719      LLC-loads                                                     (31.78%)
    12.691195458             97,718      LLC-load-misses           #   76.42% of all LL-cache accesses  (31.78%)
    12.741546027         83,406,328      mem_inst_retired.any                                          (31.78%)
    12.741546027             62,222      branch-misses                                                 (31.78%)
    12.741546027        162,370,827      instructions              #    1.25  insn per cycle           (39.72%)
    12.741546027        130,281,285      cycles                                                        (39.72%)
    12.741546027             13,861      L1-icache-load-misses                                         (41.45%)
    12.741546027         54,122,414      L1-dcache-loads                                               (49.39%)
    12.741546027         12,836,584      L1-dcache-load-misses     #   23.72% of all L1-dcache accesses  (52.33%)
    12.741546027            103,001      L2-loads                                                      (44.39%)
    12.741546027             73,072      L2-load-misses            #   69.89% of all LL-cache accesses  (42.68%)
    12.741546027            106,101      LLC-loads                                                     (34.74%)
    12.741546027             84,181      LLC-load-misses           #   80.52% of all LL-cache accesses  (31.78%)
    12.791851258         86,613,924      mem_inst_retired.any                                          (31.80%)
    12.791851258             43,830      branch-misses                                                 (31.81%)
    12.791851258        201,965,502      instructions              #    1.55  insn per cycle           (39.76%)
    12.791851258        130,220,657      cycles                                                        (39.76%)
    12.791851258              9,878      L1-icache-load-misses                                         (39.75%)
    12.791851258         65,037,551      L1-dcache-loads                                               (39.75%)
    12.791851258         11,271,455      L1-dcache-load-misses     #   17.33% of all L1-dcache accesses  (44.76%)
    12.791851258             92,891      L2-loads                                                      (44.34%)
    12.791851258             78,917      L2-load-misses            #   77.95% of all LL-cache accesses  (44.34%)
    12.791851258            109,602      LLC-loads                                                     (44.34%)
    12.791851258             88,662      LLC-load-misses           #   87.57% of all LL-cache accesses  (39.35%)
    12.842167648         83,434,510      mem_inst_retired.any                                          (43.92%)
    12.842167648             65,137      branch-misses                                                 (35.97%)
    12.842167648        169,582,851      instructions              #    1.30  insn per cycle           (43.92%)
    12.842167648        130,275,328      cycles                                                        (39.74%)
    12.842167648              8,355      L1-icache-load-misses                                         (39.74%)
    12.842167648         51,821,369      L1-dcache-loads                                               (39.75%)
    12.842167648         13,567,638      L1-dcache-load-misses     #   26.18% of all L1-dcache accesses  (39.75%)
    12.842167648            133,920      L2-loads                                                      (32.21%)
    12.842167648             94,768      L2-load-misses            #   70.60% of all LL-cache accesses  (40.16%)
    12.842167648            134,556      LLC-loads                                                     (44.35%)
    12.842167648             99,910      LLC-load-misses           #   74.43% of all LL-cache accesses  (44.35%)
    12.892517440         85,813,903      mem_inst_retired.any                                          (44.39%)
    12.892517440             46,549      branch-misses                                                 (44.39%)
    12.892517440        198,046,379      instructions              #    1.52  insn per cycle           (52.33%)
    12.892517440        130,333,545      cycles                                                        (48.57%)
    12.892517440              9,830      L1-icache-load-misses                                         (40.63%)
    12.892517440         66,336,906      L1-dcache-loads                                               (39.72%)
    12.892517440         10,972,711      L1-dcache-load-misses     #   16.54% of all L1-dcache accesses  (39.72%)
    12.892517440             79,788      L2-loads                                                      (31.78%)
    12.892517440             74,786      L2-load-misses            #   77.46% of all LL-cache accesses  (31.78%)
    12.892517440            113,299      LLC-loads                                                     (35.53%)
    12.892517440             94,148      LLC-load-misses           #   97.52% of all LL-cache accesses  (43.47%)
    12.942850638         90,187,829      mem_inst_retired.any                                          (38.85%)
    12.942850638             40,707      branch-misses                                                 (44.37%)
    12.942850638        194,137,858      instructions              #    1.49  insn per cycle           (52.32%)
    12.942850638        130,311,024      cycles                                                        (52.32%)
    12.942850638             10,174      L1-icache-load-misses                                         (52.32%)
    12.942850638         53,603,532      L1-dcache-loads                                               (45.28%)
    12.942850638         13,578,747      L1-dcache-load-misses     #   25.33% of all L1-dcache accesses  (39.73%)
    12.942850638            132,816      L2-loads                                                      (31.79%)
    12.942850638             98,601      L2-load-misses            #   75.04% of all LL-cache accesses  (31.79%)
    12.942850638            129,977      LLC-loads                                                     (31.79%)
    12.942850638             92,938      LLC-load-misses           #   70.73% of all LL-cache accesses  (31.79%)
    12.993185603         81,853,848      mem_inst_retired.any                                          (31.79%)
    12.993185603             59,221      branch-misses                                                 (34.21%)
    12.993185603        186,642,758      instructions              #    1.43  insn per cycle           (50.10%)
    12.993185603        130,288,198      cycles                                                        (52.31%)
    12.993185603              9,247      L1-icache-load-misses                                         (52.32%)
    12.993185603         61,371,387      L1-dcache-loads                                               (52.32%)
    12.993185603         11,564,330      L1-dcache-load-misses     #   18.84% of all L1-dcache accesses  (49.92%)
    12.993185603             90,396      L2-loads                                                      (31.79%)
    12.993185603             76,362      L2-load-misses            #   71.33% of all LL-cache accesses  (31.79%)
    12.993185603            123,710      LLC-loads                                                     (31.79%)
    12.993185603             99,457      LLC-load-misses           #   92.90% of all LL-cache accesses  (31.79%)
    13.043508887         93,352,308      mem_inst_retired.any                                          (31.79%)
    13.043508887             23,135      branch-misses                                                 (31.79%)
    13.043508887        223,581,993      instructions              #    1.72  insn per cycle           (39.74%)
    13.043508887        130,313,126      cycles                                                        (45.47%)
    13.043508887              8,623      L1-icache-load-misses                                         (52.31%)
    13.043508887         60,754,863      L1-dcache-loads                                               (52.31%)
    13.043508887         12,541,469      L1-dcache-load-misses     #   20.64% of all L1-dcache accesses  (52.31%)
    13.043508887            131,591      L2-loads                                                      (38.65%)
    13.043508887             97,818      L2-load-misses            #   75.06% of all LL-cache accesses  (31.79%)
    13.043508887            129,056      LLC-loads                                                     (31.79%)
    13.043508887             88,621      LLC-load-misses           #   68.00% of all LL-cache accesses  (31.79%)
    13.093857754         82,016,555      mem_inst_retired.any                                          (31.78%)
    13.093857754             61,404      branch-misses                                                 (31.78%)
    13.093857754        174,339,439      instructions              #    1.34  insn per cycle           (39.72%)
    13.093857754        130,338,347      cycles                                                        (39.72%)
    13.093857754             11,730      L1-icache-load-misses                                         (40.83%)
    13.093857754         54,983,485      L1-dcache-loads                                               (48.77%)
    13.093857754         12,697,338      L1-dcache-load-misses     #   23.09% of all L1-dcache accesses  (52.33%)
    13.093857754            112,957      L2-loads                                                      (44.39%)
    13.093857754             87,306      L2-load-misses            #   71.46% of all LL-cache accesses  (43.30%)
    13.093857754            131,397      LLC-loads                                                     (35.36%)
    13.093857754            102,766      LLC-load-misses           #   84.11% of all LL-cache accesses  (31.78%)
    13.144201603         95,999,641      mem_inst_retired.any                                          (32.04%)
    13.144201603             18,325      branch-misses                                                 (31.78%)
    13.144201603        228,706,515      instructions              #    1.75  insn per cycle           (39.73%)
    13.144201603        130,340,062      cycles                                                        (39.73%)
    13.144201603              8,835      L1-icache-load-misses                                         (39.73%)
    13.144201603         66,956,103      L1-dcache-loads                                               (39.73%)
    13.144201603         11,685,451      L1-dcache-load-misses     #   17.45% of all L1-dcache accesses  (44.11%)
    13.144201603            113,419      L2-loads                                                      (44.11%)
    13.144201603             90,510      L2-load-misses            #   73.81% of all LL-cache accesses  (44.38%)
    13.144201603            131,844      LLC-loads                                                     (44.38%)
    13.144201603             89,996      LLC-load-misses           #   73.39% of all LL-cache accesses  (40.01%)
    13.194537612         86,092,216      mem_inst_retired.any                                          (44.38%)
    13.194537612             56,763      branch-misses                                                 (36.69%)
    13.194537612        178,840,867      instructions              #    1.37  insn per cycle           (44.64%)
    13.194537612        130,326,551      cycles                                                        (39.73%)
    13.194537612              8,382      L1-icache-load-misses                                         (39.73%)
    13.194537612         51,936,882      L1-dcache-loads                                               (39.73%)
    13.194537612         13,483,591      L1-dcache-load-misses     #   25.96% of all L1-dcache accesses  (39.73%)
    13.194537612            133,055      L2-loads                                                      (31.78%)
    13.194537612             98,030      L2-load-misses            #   74.85% of all LL-cache accesses  (39.46%)
    13.194537612            128,885      LLC-loads                                                     (44.38%)
    13.194537612             93,302      LLC-load-misses           #   71.24% of all LL-cache accesses  (44.38%)
    13.244888710         92,685,217      mem_inst_retired.any                                          (44.39%)
    13.244888710             29,867      branch-misses                                                 (44.39%)
    13.244888710        216,661,362      instructions              #    1.66  insn per cycle           (52.33%)
    13.244888710        130,319,665      cycles                                                        (49.31%)
    13.244888710             14,689      L1-icache-load-misses                                         (41.36%)
    13.244888710         65,482,789      L1-dcache-loads                                               (39.72%)
    13.244888710         11,700,724      L1-dcache-load-misses     #   17.87% of all L1-dcache accesses  (39.72%)
    13.244888710            110,587      L2-loads                                                      (31.77%)
    13.244888710             95,083      L2-load-misses            #   77.93% of all LL-cache accesses  (31.78%)
    13.244888710            133,438      LLC-loads                                                     (34.79%)
    13.244888710             91,107      LLC-load-misses           #   74.67% of all LL-cache accesses  (42.74%)
    13.295224958         97,612,879      mem_inst_retired.any                                          (38.11%)
    13.295224958             28,091      branch-misses                                                 (44.38%)
    13.295224958        208,168,404      instructions              #    1.60  insn per cycle           (52.32%)
    13.295224958        130,314,699      cycles                                                        (52.32%)
    13.295224958             10,842      L1-icache-load-misses                                         (52.32%)
    13.295224958         54,363,323      L1-dcache-loads                                               (46.02%)
    13.295224958         13,509,604      L1-dcache-load-misses     #   24.85% of all L1-dcache accesses  (39.73%)
    13.295224958            132,837      L2-loads                                                      (31.79%)
    13.295224958             93,526      L2-load-misses            #   75.67% of all LL-cache accesses  (31.78%)
    13.295224958            114,363      LLC-loads                                                     (31.79%)
    13.295224958             72,848      LLC-load-misses           #   58.94% of all LL-cache accesses  (31.79%)
    13.345530637         83,955,279      mem_inst_retired.any                                          (31.81%)
    13.345530637             58,794      branch-misses                                                 (33.48%)
    13.345530637        176,141,236      instructions              #    1.35  insn per cycle           (49.39%)
    13.345530637        130,184,116      cycles                                                        (52.29%)
    13.345530637             17,628      L1-icache-load-misses                                         (52.29%)
    13.345530637         58,030,816      L1-dcache-loads                                               (52.29%)
    13.345530637         11,956,972      L1-dcache-load-misses     #   20.60% of all L1-dcache accesses  (50.63%)
    13.345530637            120,026      L2-loads                                                      (31.81%)
    13.345530637             98,238      L2-load-misses            #   75.14% of all LL-cache accesses  (31.81%)
    13.345530637            141,449      LLC-loads                                                     (31.81%)
    13.345530637            100,123      LLC-load-misses           #   76.58% of all LL-cache accesses  (31.81%)
    13.395851831        101,378,035      mem_inst_retired.any                                          (31.79%)
    13.395851831              9,797      branch-misses                                                 (31.79%)
    13.395851831        228,635,184      instructions              #    1.75  insn per cycle           (39.74%)
    13.395851831        130,294,548      cycles                                                        (44.78%)
    13.395851831             12,213      L1-icache-load-misses                                         (52.31%)
    13.395851831         60,594,853      L1-dcache-loads                                               (52.31%)
    13.395851831         12,536,543      L1-dcache-load-misses     #   20.69% of all L1-dcache accesses  (52.31%)
    13.395851831            121,772      L2-loads                                                      (39.34%)
    13.395851831             91,148      L2-load-misses            #   78.75% of all LL-cache accesses  (31.79%)
    13.395851831            109,710      LLC-loads                                                     (31.79%)
    13.395851831             70,289      LLC-load-misses           #   60.73% of all LL-cache accesses  (31.79%)
    13.446177363         82,603,549      mem_inst_retired.any                                          (31.79%)
    13.446177363             61,829      branch-misses                                                 (31.79%)
    13.446177363        172,116,139      instructions              #    1.32  insn per cycle           (39.74%)
    13.446177363        130,237,907      cycles                                                        (39.74%)
    13.446177363              9,928      L1-icache-load-misses                                         (40.17%)
    13.446177363         52,445,105      L1-dcache-loads                                               (48.11%)
    13.446177363         13,506,394      L1-dcache-load-misses     #   25.75% of all L1-dcache accesses  (52.31%)
    13.446177363            139,558      L2-loads                                                      (44.36%)
    13.446177363            100,496      L2-load-misses            #   71.92% of all LL-cache accesses  (43.96%)
    13.446177363            139,894      LLC-loads                                                     (36.01%)
    13.446177363             97,966      LLC-load-misses           #   70.11% of all LL-cache accesses  (31.79%)
    13.496504057        101,374,807      mem_inst_retired.any                                          (32.65%)
    13.496504057              8,454      branch-misses                                                 (31.79%)
    13.496504057        228,951,596      instructions              #    1.76  insn per cycle           (39.74%)
    13.496504057        130,252,427      cycles                                                        (39.74%)
    13.496504057             11,924      L1-icache-load-misses                                         (39.74%)
    13.496504057         62,291,608      L1-dcache-loads                                               (39.74%)
    13.496504057         12,660,009      L1-dcache-load-misses     #   20.32% of all L1-dcache accesses  (43.49%)
    13.496504057            126,540      L2-loads                                                      (43.49%)
    13.496504057             94,192      L2-load-misses            #   77.39% of all LL-cache accesses  (44.36%)
    13.496504057            116,887      LLC-loads                                                     (44.36%)
    13.496504057             72,568      LLC-load-misses           #   59.62% of all LL-cache accesses  (40.63%)
    13.546840523         89,110,981      mem_inst_retired.any                                          (44.38%)
    13.546840523             54,989      branch-misses                                                 (37.29%)
    13.546840523        180,284,557      instructions              #    1.38  insn per cycle           (45.24%)
    13.546840523        130,321,074      cycles                                                        (39.73%)
    13.546840523             10,395      L1-icache-load-misses                                         (39.73%)
    13.546840523         52,011,545      L1-dcache-loads                                               (39.73%)
    13.546840523         13,439,543      L1-dcache-load-misses     #   25.84% of all L1-dcache accesses  (39.73%)
    13.546840523            125,963      L2-loads                                                      (31.78%)
    13.546840523             85,829      L2-load-misses            #   72.83% of all LL-cache accesses  (38.85%)
    13.546840523            109,734      LLC-loads                                                     (44.38%)
    13.546840523             83,207      LLC-load-misses           #   70.61% of all LL-cache accesses  (44.38%)
    13.597181216         92,531,408      mem_inst_retired.any                                          (44.38%)
    13.597181216             29,784      branch-misses                                                 (44.38%)
    13.597181216        209,804,492      instructions              #    1.61  insn per cycle           (52.32%)
    13.597181216        130,302,088      cycles                                                        (49.90%)
    13.597181216             12,473      L1-icache-load-misses                                         (41.95%)
    13.597181216         60,140,812      L1-dcache-loads                                               (39.73%)
    13.597181216         12,506,208      L1-dcache-load-misses     #   20.79% of all L1-dcache accesses  (39.73%)
    13.597181216            138,158      L2-loads                                                      (31.78%)
    13.597181216            102,830      L2-load-misses            #   76.31% of all LL-cache accesses  (31.78%)
    13.597181216            131,339      LLC-loads                                                     (34.20%)
    13.597181216             86,483      LLC-load-misses           #   64.18% of all LL-cache accesses  (42.14%)
    13.647512120        101,756,840      mem_inst_retired.any                                          (37.53%)
    13.647512120             24,578      branch-misses                                                 (44.37%)
    13.647512120        207,455,250      instructions              #    1.59  insn per cycle           (52.32%)
    13.647512120        130,312,684      cycles                                                        (52.32%)
    13.647512120             10,870      L1-icache-load-misses                                         (52.32%)
    13.647512120         53,743,848      L1-dcache-loads                                               (46.60%)
    13.647512120         13,346,733      L1-dcache-load-misses     #   24.83% of all L1-dcache accesses  (39.73%)
    13.647512120            119,919      L2-loads                                                      (31.79%)
    13.647512120             77,883      L2-load-misses            #   75.10% of all LL-cache accesses  (31.79%)
    13.647512120             87,485      LLC-loads                                                     (31.79%)
    13.647512120             57,866      LLC-load-misses           #   55.80% of all LL-cache accesses  (31.79%)
    13.697857103         83,457,155      mem_inst_retired.any                                          (31.79%)
    13.697857103             63,093      branch-misses                                                 (32.89%)
    13.697857103        186,597,846      instructions              #    1.43  insn per cycle           (48.76%)
    13.697857103        130,244,348      cycles                                                        (52.31%)
    13.697857103             12,098      L1-icache-load-misses                                         (52.31%)
    13.697857103         55,616,419      L1-dcache-loads                                               (52.32%)
    13.697857103         12,928,553      L1-dcache-load-misses     #   23.25% of all L1-dcache accesses  (51.23%)
    13.697857103            140,719      L2-loads                                                      (31.79%)
    13.697857103            101,240      L2-load-misses            #   73.30% of all LL-cache accesses  (31.79%)
    13.697857103            135,508      LLC-loads                                                     (31.79%)
    13.697857103             98,846      LLC-load-misses           #   71.57% of all LL-cache accesses  (31.79%)
    13.748197658        103,927,437      mem_inst_retired.any                                          (31.78%)
    13.748197658              6,600      branch-misses                                                 (31.78%)
    13.748197658        231,863,999      instructions              #    1.78  insn per cycle           (39.73%)
    13.748197658        130,337,802      cycles                                                        (44.12%)
    13.748197658              8,539      L1-icache-load-misses                                         (52.06%)
    13.748197658         56,592,823      L1-dcache-loads                                               (52.32%)
    13.748197658         12,984,520      L1-dcache-load-misses     #   22.94% of all L1-dcache accesses  (52.32%)
    13.748197658            121,779      L2-loads                                                      (40.00%)
    13.748197658             72,144      L2-load-misses            #   71.44% of all LL-cache accesses  (32.06%)
    13.748197658             80,196      LLC-loads                                                     (31.79%)
    13.748197658             54,393      LLC-load-misses           #   53.86% of all LL-cache accesses  (31.79%)
    13.798507399         83,565,600      mem_inst_retired.any                                          (31.80%)
    13.798507399             64,029      branch-misses                                                 (31.80%)
    13.798507399        174,918,750      instructions              #    1.34  insn per cycle           (39.75%)
    13.798507399        130,243,791      cycles                                                        (39.75%)
    13.798507399              6,937      L1-icache-load-misses                                         (39.75%)
    13.798507399         53,141,274      L1-dcache-loads                                               (47.44%)
    13.798507399         13,215,100      L1-dcache-load-misses     #   24.87% of all L1-dcache accesses  (52.30%)
    13.798507399            124,855      L2-loads                                                      (44.35%)
    13.798507399             93,578      L2-load-misses            #   74.00% of all LL-cache accesses  (44.35%)
    13.798507399            128,042      LLC-loads                                                     (36.67%)
    13.798507399            100,734      LLC-load-misses           #   79.66% of all LL-cache accesses  (31.80%)
    13.848813364        103,025,783      mem_inst_retired.any                                          (33.28%)
    13.848813364              6,693      branch-misses                                                 (31.81%)
    13.848813364        226,348,811      instructions              #    1.74  insn per cycle           (39.76%)
    13.848813364        130,237,622      cycles                                                        (39.75%)
    13.848813364              7,299      L1-icache-load-misses                                         (39.76%)
    13.848813364         55,686,734      L1-dcache-loads                                               (39.76%)
    13.848813364         13,224,075      L1-dcache-load-misses     #   23.75% of all L1-dcache accesses  (42.85%)
    13.848813364            121,085      L2-loads                                                      (42.85%)
    13.848813364             78,526      L2-load-misses            #   73.01% of all LL-cache accesses  (44.34%)
    13.848813364             94,017      LLC-loads                                                     (44.34%)
    13.848813364             64,237      LLC-load-misses           #   59.73% of all LL-cache accesses  (41.26%)
#           time             counts unit events
    13.899130023         90,893,111      mem_inst_retired.any                                          (44.36%)
    13.899130023             54,597      branch-misses                                                 (37.89%)
    13.899130023        183,947,769      instructions              #    1.41  insn per cycle           (45.84%)
    13.899130023        130,280,008      cycles                                                        (39.74%)
    13.899130023              7,812      L1-icache-load-misses                                         (39.74%)
    13.899130023         54,226,732      L1-dcache-loads                                               (39.74%)
    13.899130023         12,662,303      L1-dcache-load-misses     #   23.35% of all L1-dcache accesses  (39.74%)
    13.899130023             92,098      L2-loads                                                      (31.79%)
    13.899130023             67,216      L2-load-misses            #   73.66% of all LL-cache accesses  (38.25%)
    13.899130023             90,403      LLC-loads                                                     (44.36%)
    13.899130023             76,180      LLC-load-misses           #   83.48% of all LL-cache accesses  (44.36%)
    13.949442082         91,436,541      mem_inst_retired.any                                          (44.34%)
    13.949442082             33,697      branch-misses                                                 (44.34%)
    13.949442082        200,016,730      instructions              #    1.54  insn per cycle           (52.30%)
    13.949442082        130,228,714      cycles                                                        (50.44%)
    13.949442082              8,475      L1-icache-load-misses                                         (42.50%)
    13.949442082         54,293,488      L1-dcache-loads                                               (39.75%)
    13.949442082         13,696,279      L1-dcache-load-misses     #   25.23% of all L1-dcache accesses  (39.75%)
    13.949442082            133,173      L2-loads                                                      (31.80%)
    13.949442082             98,846      L2-load-misses            #   74.71% of all LL-cache accesses  (31.80%)
    13.949442082            131,445      LLC-loads                                                     (33.64%)
    13.949442082             95,229      LLC-load-misses           #   71.97% of all LL-cache accesses  (41.59%)
    13.999746228        101,537,226      mem_inst_retired.any                                          (37.03%)
    13.999746228             29,495      branch-misses                                                 (44.34%)
    13.999746228        202,462,921      instructions              #    1.55  insn per cycle           (52.29%)
    13.999746228        130,245,706      cycles                                                        (52.28%)
    13.999746228              7,729      L1-icache-load-misses                                         (52.29%)
    13.999746228         56,360,236      L1-dcache-loads                                               (47.09%)
    13.999746228         12,344,016      L1-dcache-load-misses     #   21.90% of all L1-dcache accesses  (39.76%)
    13.999746228             82,197      L2-loads                                                      (31.81%)
    13.999746228             55,746      L2-load-misses            #   70.32% of all LL-cache accesses  (31.81%)
    13.999746228             76,362      LLC-loads                                                     (31.81%)
    13.999746228             59,196      LLC-load-misses           #   74.67% of all LL-cache accesses  (31.80%)
    14.050098458         84,861,777      mem_inst_retired.any                                          (31.78%)
    14.050098458             62,714      branch-misses                                                 (32.42%)
    14.050098458        172,085,956      instructions              #    1.32  insn per cycle           (48.30%)
    14.050098458        130,331,683      cycles                                                        (52.33%)
    14.050098458              9,292      L1-icache-load-misses                                         (52.33%)
    14.050098458         51,504,788      L1-dcache-loads                                               (52.33%)
    14.050098458         13,704,764      L1-dcache-load-misses     #   26.61% of all L1-dcache accesses  (51.72%)
    14.050098458            134,617      L2-loads                                                      (31.78%)
    14.050098458             99,414      L2-load-misses            #   72.94% of all LL-cache accesses  (31.78%)
    14.050098458            137,985      LLC-loads                                                     (31.78%)
    14.050098458             99,064      LLC-load-misses           #   72.68% of all LL-cache accesses  (31.78%)
    14.100407015        102,305,302      mem_inst_retired.any                                          (31.81%)
    14.100407015             26,149      branch-misses                                                 (31.81%)
    14.100407015        196,267,284      instructions              #    1.51  insn per cycle           (39.76%)
    14.100407015        130,213,504      cycles                                                        (43.68%)
    14.100407015              8,222      L1-icache-load-misses                                         (51.63%)
    14.100407015         55,372,430      L1-dcache-loads                                               (52.30%)
    14.100407015         12,487,388      L1-dcache-load-misses     #   22.55% of all L1-dcache accesses  (52.30%)
    14.100407015             86,101      L2-loads                                                      (40.43%)
    14.100407015             54,121      L2-load-misses            #   66.67% of all LL-cache accesses  (32.48%)
    14.100407015             76,255      LLC-loads                                                     (31.80%)
    14.100407015             59,070      LLC-load-misses           #   72.77% of all LL-cache accesses  (31.79%)
    14.150735317         84,923,243      mem_inst_retired.any                                          (31.79%)
    14.150735317             63,940      branch-misses                                                 (31.79%)
    14.150735317        177,681,656      instructions              #    1.36  insn per cycle           (39.74%)
    14.150735317        130,299,562      cycles                                                        (39.74%)
    14.150735317              7,869      L1-icache-load-misses                                         (39.74%)
    14.150735317         58,331,153      L1-dcache-loads                                               (47.01%)
    14.150735317         12,283,021      L1-dcache-load-misses     #   21.06% of all L1-dcache accesses  (52.32%)
    14.150735317            105,886      L2-loads                                                      (44.37%)
    14.150735317             85,878      L2-load-misses            #   74.61% of all LL-cache accesses  (44.37%)
    14.150735317            124,328      LLC-loads                                                     (37.11%)
    14.150735317             98,286      LLC-load-misses           #   85.39% of all LL-cache accesses  (31.79%)
    14.201038825         98,575,040      mem_inst_retired.any                                          (33.73%)
    14.201038825             35,276      branch-misses                                                 (31.81%)
    14.201038825        196,181,317      instructions              #    1.51  insn per cycle           (39.76%)
    14.201038825        130,236,383      cycles                                                        (39.76%)
    14.201038825              7,204      L1-icache-load-misses                                         (39.75%)
    14.201038825         50,867,764      L1-dcache-loads                                               (39.75%)
    14.201038825         13,361,605      L1-dcache-load-misses     #   26.27% of all L1-dcache accesses  (42.40%)
    14.201038825            118,544      L2-loads                                                      (42.40%)
    14.201038825             85,912      L2-load-misses            #   77.35% of all LL-cache accesses  (44.34%)
    14.201038825            103,588      LLC-loads                                                     (44.34%)
    14.201038825             69,077      LLC-load-misses           #   62.19% of all LL-cache accesses  (41.71%)
    14.251383616         89,679,101      mem_inst_retired.any                                          (44.38%)
    14.251383616             51,596      branch-misses                                                 (38.37%)
    14.251383616        188,256,295      instructions              #    1.44  insn per cycle           (46.31%)
    14.251383616        130,350,108      cycles                                                        (39.72%)
    14.251383616              8,109      L1-icache-load-misses                                         (39.72%)
    14.251383616         61,143,527      L1-dcache-loads                                               (39.72%)
    14.251383616         11,277,676      L1-dcache-load-misses     #   18.44% of all L1-dcache accesses  (39.72%)
    14.251383616             69,382      L2-loads                                                      (31.78%)
    14.251383616             65,544      L2-load-misses            #   80.19% of all LL-cache accesses  (37.78%)
    14.251383616             94,091      LLC-loads                                                     (44.39%)
    14.251383616             79,502      LLC-load-misses           #   97.27% of all LL-cache accesses  (44.39%)
    14.301702124         72,514,223      mem_inst_retired.any                                          (44.33%)
    14.301702124             51,991      branch-misses                                                 (44.34%)
    14.301702124        154,980,252      instructions              #    1.19  insn per cycle           (52.29%)
    14.301702124        130,031,077      cycles                                                        (50.94%)
    14.301702124             19,953      L1-icache-load-misses                                         (42.99%)
    14.301702124         44,248,493      L1-dcache-loads                                               (39.76%)
    14.301702124         10,664,711      L1-dcache-load-misses     #   24.10% of all L1-dcache accesses  (39.76%)
    14.301702124            129,407      L2-loads                                                      (31.81%)
    14.301702124             98,799      L2-load-misses            #   77.36% of all LL-cache accesses  (31.80%)
    14.301702124            126,012      LLC-loads                                                     (33.14%)
    14.301702124             92,953      LLC-load-misses           #   72.78% of all LL-cache accesses  (41.09%)
    14.352059736         83,610,372      mem_inst_retired.any                                          (36.48%)
    14.352059736             18,834      branch-misses                                                 (44.40%)
    14.352059736        173,993,302      instructions              #    1.34  insn per cycle           (52.34%)
    14.352059736        130,201,661      cycles                                                        (52.34%)
    14.352059736             20,221      L1-icache-load-misses                                         (52.34%)
    14.352059736         46,393,029      L1-dcache-loads                                               (47.67%)
    14.352059736         10,083,745      L1-dcache-load-misses     #   21.74% of all L1-dcache accesses  (39.73%)
    14.352059736             99,580      L2-loads                                                      (31.77%)
    14.352059736             66,317      L2-load-misses            #   74.98% of all LL-cache accesses  (31.77%)
    14.352059736             77,301      LLC-loads                                                     (31.77%)
    14.352059736             56,960      LLC-load-misses           #   64.40% of all LL-cache accesses  (31.77%)
    14.402424761         82,522,353      mem_inst_retired.any                                          (31.77%)
    14.402424761             64,304      branch-misses                                                 (31.79%)
    14.402424761        181,972,279      instructions              #    1.40  insn per cycle           (47.67%)
    14.402424761        130,313,034      cycles                                                        (52.34%)
    14.402424761             12,118      L1-icache-load-misses                                         (52.34%)
    14.402424761         53,169,658      L1-dcache-loads                                               (52.33%)
    14.402424761         12,753,033      L1-dcache-load-misses     #   23.99% of all L1-dcache accesses  (52.33%)
    14.402424761            142,591      L2-loads                                                      (31.78%)
    14.402424761            100,021      L2-load-misses            #   72.18% of all LL-cache accesses  (31.78%)
    14.402424761            134,549      LLC-loads                                                     (31.78%)
    14.402424761             98,967      LLC-load-misses           #   71.42% of all LL-cache accesses  (31.78%)
    14.452763675        101,820,491      mem_inst_retired.any                                          (31.79%)
    14.452763675              6,474      branch-misses                                                 (31.79%)
    14.452763675        223,301,109      instructions              #    1.71  insn per cycle           (39.73%)
    14.452763675        130,257,677      cycles                                                        (43.00%)
    14.452763675             14,136      L1-icache-load-misses                                         (50.94%)
    14.452763675         55,361,797      L1-dcache-loads                                               (52.32%)
    14.452763675         12,606,854      L1-dcache-load-misses     #   22.77% of all L1-dcache accesses  (52.32%)
    14.452763675            122,089      L2-loads                                                      (41.13%)
    14.452763675             72,517      L2-load-misses            #   71.42% of all LL-cache accesses  (33.18%)
    14.452763675             80,992      LLC-loads                                                     (31.79%)
    14.452763675             54,265      LLC-load-misses           #   53.44% of all LL-cache accesses  (31.79%)
    14.503069710         83,277,690      mem_inst_retired.any                                          (31.80%)
    14.503069710             64,300      branch-misses                                                 (31.80%)
    14.503069710        174,166,737      instructions              #    1.34  insn per cycle           (39.75%)
    14.503069710        130,216,112      cycles                                                        (39.75%)
    14.503069710             11,419      L1-icache-load-misses                                         (39.75%)
    14.503069710         52,524,358      L1-dcache-loads                                               (46.32%)
    14.503069710         13,205,446      L1-dcache-load-misses     #   25.14% of all L1-dcache accesses  (52.29%)
    14.503069710            124,437      L2-loads                                                      (44.34%)
    14.503069710             92,276      L2-load-misses            #   73.31% of all LL-cache accesses  (44.34%)
    14.503069710            127,290      LLC-loads                                                     (37.79%)
    14.503069710             98,983      LLC-load-misses           #   78.64% of all LL-cache accesses  (31.80%)
    14.553382388        102,281,365      mem_inst_retired.any                                          (34.41%)
    14.553382388              6,590      branch-misses                                                 (31.80%)
    14.553382388        228,628,867      instructions              #    1.76  insn per cycle           (39.75%)
    14.553382388        130,243,841      cycles                                                        (39.75%)
    14.553382388             12,274      L1-icache-load-misses                                         (39.75%)
    14.553382388         56,202,203      L1-dcache-loads                                               (39.75%)
    14.553382388         13,150,863      L1-dcache-load-misses     #   23.40% of all L1-dcache accesses  (41.73%)
    14.553382388            124,411      L2-loads                                                      (41.72%)
    14.553382388             80,394      L2-load-misses            #   73.31% of all LL-cache accesses  (44.34%)
    14.553382388             94,901      LLC-loads                                                     (44.34%)
    14.553382388             64,017      LLC-load-misses           #   58.38% of all LL-cache accesses  (42.39%)
    14.603716871         91,145,651      mem_inst_retired.any                                          (44.38%)
    14.603716871             53,295      branch-misses                                                 (39.04%)
    14.603716871        184,638,407      instructions              #    1.42  insn per cycle           (46.99%)
    14.603716871        130,319,448      cycles                                                        (39.73%)
    14.603716871              9,909      L1-icache-load-misses                                         (39.73%)
    14.603716871         53,580,047      L1-dcache-loads                                               (39.73%)
    14.603716871         12,767,623      L1-dcache-load-misses     #   23.83% of all L1-dcache accesses  (39.73%)
    14.603716871             99,014      L2-loads                                                      (31.78%)
    14.603716871             68,535      L2-load-misses            #   72.12% of all LL-cache accesses  (37.11%)
    14.603716871             91,032      LLC-loads                                                     (44.38%)
    14.603716871             75,239      LLC-load-misses           #   79.18% of all LL-cache accesses  (44.38%)
    14.654070397         90,593,399      mem_inst_retired.any                                          (44.39%)
    14.654070397             33,576      branch-misses                                                 (44.39%)
    14.654070397        201,913,877      instructions              #    1.55  insn per cycle           (52.33%)
    14.654070397        130,337,833      cycles                                                        (51.65%)
    14.654070397             10,859      L1-icache-load-misses                                         (43.71%)
    14.654070397         54,946,591      L1-dcache-loads                                               (39.72%)
    14.654070397         13,527,914      L1-dcache-load-misses     #   24.62% of all L1-dcache accesses  (39.72%)
    14.654070397            134,667      L2-loads                                                      (31.78%)
    14.654070397             98,103      L2-load-misses            #   72.70% of all LL-cache accesses  (31.77%)
    14.654070397            135,219      LLC-loads                                                     (32.45%)
    14.654070397             95,965      LLC-load-misses           #   71.12% of all LL-cache accesses  (40.39%)
    14.704385190        101,910,065      mem_inst_retired.any                                          (35.78%)
    14.704385190             25,495      branch-misses                                                 (43.73%)
    14.704385190        205,471,490      instructions              #    1.58  insn per cycle           (52.31%)
    14.704385190        130,203,306      cycles                                                        (52.31%)
    14.704385190             11,218      L1-icache-load-misses                                         (52.31%)
    14.704385190         56,177,673      L1-dcache-loads                                               (48.33%)
    14.704385190         12,498,342      L1-dcache-load-misses     #   22.25% of all L1-dcache accesses  (40.39%)
    14.704385190             88,203      L2-loads                                                      (31.79%)
    14.704385190             57,669      L2-load-misses            #   73.56% of all LL-cache accesses  (31.79%)
    14.704385190             68,601      LLC-loads                                                     (31.81%)
    14.704385190             58,982      LLC-load-misses           #   75.23% of all LL-cache accesses  (31.81%)
    14.754715383         84,097,791      mem_inst_retired.any                                          (31.79%)
    14.754715383             62,273      branch-misses                                                 (31.79%)
    14.754715383        172,697,693      instructions              #    1.33  insn per cycle           (47.06%)
    14.754715383        130,293,623      cycles                                                        (52.31%)
    14.754715383              9,909      L1-icache-load-misses                                         (52.32%)
    14.754715383         51,139,759      L1-dcache-loads                                               (52.32%)
    14.754715383         13,615,030      L1-dcache-load-misses     #   26.62% of all L1-dcache accesses  (52.32%)
    14.754715383            132,155      L2-loads                                                      (31.79%)
    14.754715383             98,123      L2-load-misses            #   73.05% of all LL-cache accesses  (31.79%)
    14.754715383            136,478      LLC-loads                                                     (31.79%)
    14.754715383             99,635      LLC-load-misses           #   74.18% of all LL-cache accesses  (31.79%)
    14.805027373        103,422,702      mem_inst_retired.any                                          (31.80%)
    14.805027373             18,863      branch-misses                                                 (31.80%)
    14.805027373        204,299,108      instructions              #    1.57  insn per cycle           (39.75%)
    14.805027373        130,249,430      cycles                                                        (42.44%)
    14.805027373             11,493      L1-icache-load-misses                                         (50.38%)
    14.805027373         54,915,715      L1-dcache-loads                                               (52.29%)
    14.805027373         12,696,776      L1-dcache-load-misses     #   23.12% of all L1-dcache accesses  (52.29%)
    14.805027373             91,007      L2-loads                                                      (41.68%)
    14.805027373             57,130      L2-load-misses            #   67.88% of all LL-cache accesses  (33.73%)
    14.805027373             77,323      LLC-loads                                                     (31.80%)
    14.805027373             58,954      LLC-load-misses           #   70.05% of all LL-cache accesses  (31.80%)
    14.855336797         84,738,321      mem_inst_retired.any                                          (31.80%)
    14.855336797             63,260      branch-misses                                                 (31.80%)
    14.855336797        175,216,131      instructions              #    1.35  insn per cycle           (39.75%)
    14.855336797        130,233,128      cycles                                                        (39.75%)
    14.855336797             11,352      L1-icache-load-misses                                         (39.75%)
    14.855336797         56,690,795      L1-dcache-loads                                               (45.79%)
    14.855336797         12,359,764      L1-dcache-load-misses     #   21.80% of all L1-dcache accesses  (52.30%)
    14.855336797            108,857      L2-loads                                                      (44.35%)
    14.855336797             84,982      L2-load-misses            #   72.54% of all LL-cache accesses  (44.35%)
    14.855336797            125,451      LLC-loads                                                     (38.32%)
    14.855336797             99,348      LLC-load-misses           #   84.80% of all LL-cache accesses  (31.80%)
    14.905653813        100,571,191      mem_inst_retired.any                                          (34.94%)
    14.905653813             26,938      branch-misses                                                 (31.80%)
    14.905653813        194,722,694      instructions              #    1.49  insn per cycle           (39.75%)
    14.905653813        130,257,633      cycles                                                        (39.75%)
    14.905653813             11,729      L1-icache-load-misses                                         (39.75%)
    14.905653813         50,935,328      L1-dcache-loads                                               (39.75%)
    14.905653813         13,495,932      L1-dcache-load-misses     #   26.50% of all L1-dcache accesses  (41.19%)
    14.905653813            119,753      L2-loads                                                      (41.19%)
    14.905653813             80,773      L2-load-misses            #   71.67% of all LL-cache accesses  (44.35%)
    14.905653813            105,638      LLC-loads                                                     (44.35%)
    14.905653813             69,232      LLC-load-misses           #   61.43% of all LL-cache accesses  (42.92%)
    14.955959946         90,200,333      mem_inst_retired.any                                          (44.34%)
    14.955959946             52,245      branch-misses                                                 (39.54%)
    14.955959946        186,384,534      instructions              #    1.43  insn per cycle           (47.50%)
    14.955959946        130,215,490      cycles                                                        (39.75%)
    14.955959946             13,728      L1-icache-load-misses                                         (39.75%)
    14.955959946         58,468,254      L1-dcache-loads                                               (39.75%)
    14.955959946         11,525,869      L1-dcache-load-misses     #   19.71% of all L1-dcache accesses  (39.75%)
    14.955959946             71,714      L2-loads                                                      (31.80%)
    14.955959946             64,880      L2-load-misses            #   78.37% of all LL-cache accesses  (36.59%)
    14.955959946             93,864      LLC-loads                                                     (44.35%)
    14.955959946             78,406      LLC-load-misses           #   94.71% of all LL-cache accesses  (44.35%)
    15.006269311         89,362,453      mem_inst_retired.any                                          (44.34%)
    15.006269311             51,287      branch-misses                                                 (44.35%)
    15.006269311        182,833,233      instructions              #    1.40  insn per cycle           (52.30%)
    15.006269311        130,226,500      cycles                                                        (52.09%)
    15.006269311              9,357      L1-icache-load-misses                                         (44.14%)
    15.006269311         50,869,221      L1-dcache-loads                                               (39.75%)
    15.006269311         13,583,376      L1-dcache-load-misses     #   26.70% of all L1-dcache accesses  (39.75%)
    15.006269311            136,413      L2-loads                                                      (31.80%)
    15.006269311            100,466      L2-load-misses            #   73.72% of all LL-cache accesses  (31.80%)
    15.006269311            136,165      LLC-loads                                                     (31.99%)
    15.006269311             88,428      LLC-load-misses           #   64.88% of all LL-cache accesses  (39.94%)
    15.056593294         94,874,241      mem_inst_retired.any                                          (35.37%)
    15.056593294             47,915      branch-misses                                                 (43.32%)
    15.056593294        189,125,984      instructions              #    1.45  insn per cycle           (52.31%)
    15.056593294        130,246,831      cycles                                                        (52.30%)
    15.056593294             12,321      L1-icache-load-misses                                         (52.31%)
    15.056593294         58,188,042      L1-dcache-loads                                               (48.75%)
    15.056593294         11,363,882      L1-dcache-load-misses     #   19.53% of all L1-dcache accesses  (40.81%)
    15.056593294             70,678      L2-loads                                                      (31.80%)
    15.056593294             59,579      L2-load-misses            #   79.64% of all LL-cache accesses  (31.79%)
    15.056593294             78,944      LLC-loads                                                     (31.80%)
    15.056593294             63,014      LLC-load-misses           #   84.23% of all LL-cache accesses  (31.79%)
    15.106900705         83,783,223      mem_inst_retired.any                                          (31.80%)
    15.106900705             59,725      branch-misses                                                 (31.80%)
    15.106900705        180,527,406      instructions              #    1.39  insn per cycle           (46.66%)
    15.106900705        130,236,053      cycles                                                        (52.29%)
    15.106900705             10,874      L1-icache-load-misses                                         (52.29%)
    15.106900705         54,660,074      L1-dcache-loads                                               (52.29%)
    15.106900705         13,032,623      L1-dcache-load-misses     #   23.84% of all L1-dcache accesses  (52.29%)
    15.106900705            135,335      L2-loads                                                      (31.81%)
    15.106900705            100,057      L2-load-misses            #   74.49% of all LL-cache accesses  (31.81%)
    15.106900705            133,303      LLC-loads                                                     (31.81%)
    15.106900705             98,300      LLC-load-misses           #   73.18% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    15.157204275         94,493,538      mem_inst_retired.any                                          (31.81%)
    15.157204275             50,656      branch-misses                                                 (31.81%)
    15.157204275        185,644,763      instructions              #    1.43  insn per cycle           (39.76%)
    15.157204275        130,217,832      cycles                                                        (42.08%)
    15.157204275             11,452      L1-icache-load-misses                                         (50.03%)
    15.157204275         57,197,725      L1-dcache-loads                                               (52.29%)
    15.157204275         12,010,867      L1-dcache-load-misses     #   21.00% of all L1-dcache accesses  (52.29%)
    15.157204275             92,086      L2-loads                                                      (42.04%)
    15.157204275             61,324      L2-load-misses            #   71.84% of all LL-cache accesses  (34.09%)
    15.157204275             78,635      LLC-loads                                                     (31.81%)
    15.157204275             68,019      LLC-load-misses           #   79.68% of all LL-cache accesses  (31.81%)
    15.207513958         84,398,091      mem_inst_retired.any                                          (31.80%)
    15.207513958             57,292      branch-misses                                                 (31.80%)
    15.207513958        185,308,818      instructions              #    1.42  insn per cycle           (39.75%)
    15.207513958        130,229,493      cycles                                                        (39.75%)
    15.207513958             12,195      L1-icache-load-misses                                         (39.75%)
    15.207513958         62,083,534      L1-dcache-loads                                               (45.44%)
    15.207513958         11,572,228      L1-dcache-load-misses     #   18.64% of all L1-dcache accesses  (52.30%)
    15.207513958             99,299      L2-loads                                                      (44.35%)
    15.207513958             81,899      L2-load-misses            #   74.54% of all LL-cache accesses  (44.35%)
    15.207513958            120,456      LLC-loads                                                     (38.67%)
    15.207513958             98,322      LLC-load-misses           #   89.48% of all LL-cache accesses  (31.80%)
    15.257858530         89,862,360      mem_inst_retired.any                                          (35.33%)
    15.257858530             57,890      branch-misses                                                 (31.78%)
    15.257858530        178,653,010      instructions              #    1.37  insn per cycle           (39.72%)
    15.257858530        130,316,369      cycles                                                        (39.72%)
    15.257858530             11,504      L1-icache-load-misses                                         (39.72%)
    15.257858530         52,040,980      L1-dcache-loads                                               (39.72%)
    15.257858530         13,421,129      L1-dcache-load-misses     #   25.79% of all L1-dcache accesses  (40.81%)
    15.257858530            129,817      L2-loads                                                      (40.81%)
    15.257858530             86,280      L2-load-misses            #   72.42% of all LL-cache accesses  (44.38%)
    15.257858530            108,459      LLC-loads                                                     (44.38%)
    15.257858530             81,884      LLC-load-misses           #   68.73% of all LL-cache accesses  (43.31%)
    15.308174038         89,010,820      mem_inst_retired.any                                          (44.36%)
    15.308174038             52,671      branch-misses                                                 (39.96%)
    15.308174038        190,790,215      instructions              #    1.47  insn per cycle           (47.92%)
    15.308174038        130,162,056      cycles                                                        (39.95%)
    15.308174038             12,847      L1-icache-load-misses                                         (39.73%)
    15.308174038         65,026,688      L1-dcache-loads                                               (39.74%)
    15.308174038         11,152,542      L1-dcache-load-misses     #   17.15% of all L1-dcache accesses  (39.74%)
    15.308174038             77,058      L2-loads                                                      (31.81%)
    15.308174038             63,934      L2-load-misses            #   71.36% of all LL-cache accesses  (36.18%)
    15.308174038            102,134      LLC-loads                                                     (44.13%)
    15.308174038             79,417      LLC-load-misses           #   88.64% of all LL-cache accesses  (44.36%)
    15.358518156         74,749,390      mem_inst_retired.any                                          (44.38%)
    15.358518156             60,601      branch-misses                                                 (44.38%)
    15.358518156        156,382,968      instructions              #    1.20  insn per cycle           (52.33%)
    15.358518156        130,281,888      cycles                                                        (52.34%)
    15.358518156             14,742      L1-icache-load-misses                                         (44.61%)
    15.358518156         47,912,037      L1-dcache-loads                                               (39.72%)
    15.358518156         12,200,810      L1-dcache-load-misses     #   25.47% of all L1-dcache accesses  (39.72%)
    15.358518156            133,021      L2-loads                                                      (31.78%)
    15.358518156             96,916      L2-load-misses            #   73.97% of all LL-cache accesses  (31.78%)
    15.358518156            129,038      LLC-loads                                                     (31.77%)
    15.358518156            102,380      LLC-load-misses           #   78.14% of all LL-cache accesses  (39.49%)
    15.408899788         85,322,250      mem_inst_retired.any                                          (34.84%)
    15.408899788             22,679      branch-misses                                                 (42.78%)
    15.408899788        166,719,730      instructions              #    1.28  insn per cycle           (52.37%)
    15.408899788        130,213,865      cycles                                                        (52.37%)
    15.408899788             18,031      L1-icache-load-misses                                         (52.37%)
    15.408899788         46,694,852      L1-dcache-loads                                               (49.32%)
    15.408899788          8,067,830      L1-dcache-load-misses     #   17.28% of all L1-dcache accesses  (41.38%)
    15.408899788             72,459      L2-loads                                                      (31.74%)
    15.408899788             52,190      L2-load-misses            #   67.43% of all LL-cache accesses  (31.74%)
    15.408899788             82,333      LLC-loads                                                     (31.75%)
    15.408899788             62,700      LLC-load-misses           #   81.01% of all LL-cache accesses  (31.75%)
    15.459360479         67,017,551      mem_inst_retired.any                                          (31.70%)
    15.459360479             54,073      branch-misses                                                 (31.70%)
    15.459360479        144,513,566      instructions              #    1.11  insn per cycle           (45.90%)
    15.459360479        130,443,856      cycles                                                        (52.43%)
    15.459360479             18,909      L1-icache-load-misses                                         (52.44%)
    15.459360479         41,976,783      L1-dcache-loads                                               (52.44%)
    15.459360479         11,020,133      L1-dcache-load-misses     #   26.25% of all L1-dcache accesses  (52.44%)
    15.459360479            127,600      L2-loads                                                      (31.71%)
    15.459360479             97,045      L2-load-misses            #   75.68% of all LL-cache accesses  (31.72%)
    15.459360479            128,865      LLC-loads                                                     (31.71%)
    15.459360479            102,223      LLC-load-misses           #   79.72% of all LL-cache accesses  (31.71%)
    15.509800054         87,138,607      mem_inst_retired.any                                          (31.73%)
    15.509800054              7,892      branch-misses                                                 (31.73%)
    15.509800054        202,410,641      instructions              #    1.55  insn per cycle           (39.66%)
    15.509800054        130,413,360      cycles                                                        (41.05%)
    15.509800054             19,810      L1-icache-load-misses                                         (48.96%)
    15.509800054         57,018,377      L1-dcache-loads                                               (52.40%)
    15.509800054         11,085,115      L1-dcache-load-misses     #   19.44% of all L1-dcache accesses  (52.40%)
    15.509800054            111,603      L2-loads                                                      (43.10%)
    15.509800054             84,842      L2-load-misses            #   79.72% of all LL-cache accesses  (35.19%)
    15.509800054            101,250      LLC-loads                                                     (31.74%)
    15.509800054             70,305      LLC-load-misses           #   66.06% of all LL-cache accesses  (31.73%)
    15.560110225         84,244,767      mem_inst_retired.any                                          (31.80%)
    15.560110225             61,456      branch-misses                                                 (31.80%)
    15.560110225        172,602,224      instructions              #    1.33  insn per cycle           (39.75%)
    15.560110225        130,232,550      cycles                                                        (39.75%)
    15.560110225              9,523      L1-icache-load-misses                                         (39.75%)
    15.560110225         52,292,013      L1-dcache-loads                                               (44.26%)
    15.560110225         13,636,843      L1-dcache-load-misses     #   26.08% of all L1-dcache accesses  (52.21%)
    15.560110225            140,738      L2-loads                                                      (44.34%)
    15.560110225            101,580      L2-load-misses            #   72.32% of all LL-cache accesses  (44.34%)
    15.560110225            140,169      LLC-loads                                                     (39.85%)
    15.560110225             99,101      LLC-load-misses           #   70.56% of all LL-cache accesses  (31.90%)
    15.610415085        100,790,536      mem_inst_retired.any                                          (36.47%)
    15.610415085              8,350      branch-misses                                                 (31.81%)
    15.610415085        230,037,925      instructions              #    1.77  insn per cycle           (39.75%)
    15.610415085        130,210,744      cycles                                                        (39.74%)
    15.610415085             10,522      L1-icache-load-misses                                         (39.75%)
    15.610415085         62,061,915      L1-dcache-loads                                               (39.75%)
    15.610415085         12,656,516      L1-dcache-load-misses     #   20.39% of all L1-dcache accesses  (39.75%)
    15.610415085            128,678      L2-loads                                                      (39.67%)
    15.610415085             93,848      L2-load-misses            #   77.12% of all LL-cache accesses  (44.35%)
    15.610415085            114,714      LLC-loads                                                     (44.35%)
    15.610415085             73,776      LLC-load-misses           #   60.62% of all LL-cache accesses  (44.35%)
    15.660717810         90,794,568      mem_inst_retired.any                                          (44.34%)
    15.660717810             50,606      branch-misses                                                 (41.05%)
    15.660717810        184,913,650      instructions              #    1.42  insn per cycle           (49.00%)
    15.660717810        130,197,076      cycles                                                        (41.05%)
    15.660717810              8,416      L1-icache-load-misses                                         (39.76%)
    15.660717810         52,070,595      L1-dcache-loads                                               (39.76%)
    15.660717810         13,425,949      L1-dcache-load-misses     #   25.78% of all L1-dcache accesses  (39.76%)
    15.660717810            128,031      L2-loads                                                      (31.81%)
    15.660717810             83,903      L2-load-misses            #   71.29% of all LL-cache accesses  (35.08%)
    15.660717810            107,368      LLC-loads                                                     (43.03%)
    15.660717810             79,209      LLC-load-misses           #   67.30% of all LL-cache accesses  (44.34%)
    15.711025462         90,993,086      mem_inst_retired.any                                          (44.34%)
    15.711025462             34,472      branch-misses                                                 (44.33%)
    15.711025462        204,479,832      instructions              #    1.57  insn per cycle           (52.28%)
    15.711025462        130,163,579      cycles                                                        (52.28%)
    15.711025462             13,850      L1-icache-load-misses                                         (45.63%)
    15.711025462         59,515,397      L1-dcache-loads                                               (39.75%)
    15.711025462         12,440,340      L1-dcache-load-misses     #   20.90% of all L1-dcache accesses  (39.77%)
    15.711025462            137,317      L2-loads                                                      (31.81%)
    15.711025462            102,769      L2-load-misses            #   75.70% of all LL-cache accesses  (31.81%)
    15.711025462            134,206      LLC-loads                                                     (31.81%)
    15.711025462             89,720      LLC-load-misses           #   66.09% of all LL-cache accesses  (38.45%)
    15.761348955        104,579,234      mem_inst_retired.any                                          (33.87%)
    15.761348955             20,760      branch-misses                                                 (41.82%)
    15.761348955        212,376,341      instructions              #    1.63  insn per cycle           (52.30%)
    15.761348955        130,259,035      cycles                                                        (52.30%)
    15.761348955              9,012      L1-icache-load-misses                                         (52.30%)
    15.761348955         54,495,629      L1-dcache-loads                                               (50.25%)
    15.761348955         13,184,929      L1-dcache-load-misses     #   24.19% of all L1-dcache accesses  (42.31%)
    15.761348955            119,694      L2-loads                                                      (31.80%)
    15.761348955             77,025      L2-load-misses            #   74.41% of all LL-cache accesses  (31.80%)
    15.761348955             87,339      LLC-loads                                                     (31.80%)
    15.761348955             56,872      LLC-load-misses           #   54.94% of all LL-cache accesses  (31.80%)
    15.811679718         83,024,589      mem_inst_retired.any                                          (31.79%)
    15.811679718             64,395      branch-misses                                                 (31.79%)
    15.811679718        182,036,224      instructions              #    1.40  insn per cycle           (45.14%)
    15.811679718        130,316,614      cycles                                                        (52.32%)
    15.811679718              7,985      L1-icache-load-misses                                         (52.32%)
    15.811679718         54,127,818      L1-dcache-loads                                               (52.32%)
    15.811679718         13,136,174      L1-dcache-load-misses     #   24.27% of all L1-dcache accesses  (52.32%)
    15.811679718            140,725      L2-loads                                                      (31.79%)
    15.811679718            100,989      L2-load-misses            #   73.49% of all LL-cache accesses  (31.79%)
    15.811679718            134,104      LLC-loads                                                     (31.79%)
    15.811679718             98,551      LLC-load-misses           #   71.72% of all LL-cache accesses  (31.79%)
    15.862001650        103,691,895      mem_inst_retired.any                                          (31.80%)
    15.862001650              6,513      branch-misses                                                 (31.80%)
    15.862001650        230,982,329      instructions              #    1.77  insn per cycle           (39.74%)
    15.862001650        130,270,445      cycles                                                        (40.51%)
    15.862001650             10,941      L1-icache-load-misses                                         (48.46%)
    15.862001650         56,197,126      L1-dcache-loads                                               (52.30%)
    15.862001650         12,970,770      L1-dcache-load-misses     #   23.08% of all L1-dcache accesses  (52.30%)
    15.862001650            122,571      L2-loads                                                      (43.60%)
    15.862001650             74,522      L2-load-misses            #   73.75% of all LL-cache accesses  (35.66%)
    15.862001650             79,515      LLC-loads                                                     (31.80%)
    15.862001650             54,018      LLC-load-misses           #   53.46% of all LL-cache accesses  (31.80%)
    15.912317644         83,447,339      mem_inst_retired.any                                          (31.80%)
    15.912317644             63,990      branch-misses                                                 (31.80%)
    15.912317644        174,603,431      instructions              #    1.34  insn per cycle           (39.75%)
    15.912317644        130,252,408      cycles                                                        (39.75%)
    15.912317644              8,254      L1-icache-load-misses                                         (39.75%)
    15.912317644         53,376,188      L1-dcache-loads                                               (43.85%)
    15.912317644         12,991,827      L1-dcache-load-misses     #   24.34% of all L1-dcache accesses  (51.80%)
    15.912317644            118,876      L2-loads                                                      (44.35%)
    15.912317644             89,438      L2-load-misses            #   73.06% of all LL-cache accesses  (44.35%)
    15.912317644            125,961      LLC-loads                                                     (40.27%)
    15.912317644             99,203      LLC-load-misses           #   81.04% of all LL-cache accesses  (32.32%)
    15.962621370         99,450,453      mem_inst_retired.any                                          (36.88%)
    15.962621370              6,473      branch-misses                                                 (31.80%)
    15.962621370        222,627,611      instructions              #    1.71  insn per cycle           (39.76%)
    15.962621370        130,193,232      cycles                                                        (39.75%)
    15.962621370             10,396      L1-icache-load-misses                                         (39.76%)
    15.962621370         54,859,017      L1-dcache-loads                                               (39.76%)
    15.962621370         13,174,727      L1-dcache-load-misses     #   24.02% of all L1-dcache accesses  (39.75%)
    15.962621370            125,003      L2-loads                                                      (39.25%)
    15.962621370             81,765      L2-load-misses            #   72.96% of all LL-cache accesses  (44.34%)
    15.962621370             99,140      LLC-loads                                                     (44.34%)
    15.962621370             66,717      LLC-load-misses           #   59.53% of all LL-cache accesses  (44.34%)
    16.012956483         92,158,854      mem_inst_retired.any                                          (44.37%)
    16.012956483             50,257      branch-misses                                                 (41.50%)
    16.012956483        187,087,654      instructions              #    1.44  insn per cycle           (49.45%)
    16.012956483        130,260,259      cycles                                                        (41.50%)
    16.012956483             11,231      L1-icache-load-misses                                         (39.73%)
    16.012956483         53,693,144      L1-dcache-loads                                               (39.73%)
    16.012956483         12,735,012      L1-dcache-load-misses     #   23.72% of all L1-dcache accesses  (39.73%)
    16.012956483             95,777      L2-loads                                                      (31.79%)
    16.012956483             65,562      L2-load-misses            #   71.69% of all LL-cache accesses  (34.64%)
    16.012956483             87,123      LLC-loads                                                     (42.59%)
    16.012956483             71,942      LLC-load-misses           #   78.67% of all LL-cache accesses  (44.38%)
    16.063279262         85,721,614      mem_inst_retired.any                                          (44.36%)
    16.063279262             35,026      branch-misses                                                 (44.36%)
    16.063279262        192,376,909      instructions              #    1.48  insn per cycle           (52.31%)
    16.063279262        130,252,846      cycles                                                        (52.31%)
    16.063279262              9,670      L1-icache-load-misses                                         (46.14%)
    16.063279262         54,811,393      L1-dcache-loads                                               (39.75%)
    16.063279262         13,572,620      L1-dcache-load-misses     #   24.76% of all L1-dcache accesses  (39.74%)
    16.063279262            136,456      L2-loads                                                      (31.80%)
    16.063279262             97,753      L2-load-misses            #   72.05% of all LL-cache accesses  (31.80%)
    16.063279262            134,901      LLC-loads                                                     (31.79%)
    16.063279262             97,680      LLC-load-misses           #   71.99% of all LL-cache accesses  (37.95%)
    16.113592184         91,403,464      mem_inst_retired.any                                          (33.37%)
    16.113592184             17,899      branch-misses                                                 (41.32%)
    16.113592184        196,761,157      instructions              #    1.51  insn per cycle           (52.29%)
    16.113592184        130,084,132      cycles                                                        (52.29%)
    16.113592184             20,805      L1-icache-load-misses                                         (52.30%)
    16.113592184         51,160,722      L1-dcache-loads                                               (50.75%)
    16.113592184         11,026,712      L1-dcache-load-misses     #   21.55% of all L1-dcache accesses  (42.80%)
    16.113592184            103,900      L2-loads                                                      (31.80%)
    16.113592184             69,399      L2-load-misses            #   75.33% of all LL-cache accesses  (31.80%)
    16.113592184             80,363      LLC-loads                                                     (31.80%)
    16.113592184             55,717      LLC-load-misses           #   60.48% of all LL-cache accesses  (31.79%)
    16.163915291         76,990,199      mem_inst_retired.any                                          (31.79%)
    16.163915291             58,892      branch-misses                                                 (31.79%)
    16.163915291        167,891,371      instructions              #    1.29  insn per cycle           (44.67%)
    16.163915291        130,185,596      cycles                                                        (52.31%)
    16.163915291             16,086      L1-icache-load-misses                                         (52.31%)
    16.163915291         47,697,072      L1-dcache-loads                                               (52.31%)
    16.163915291         11,613,672      L1-dcache-load-misses     #   24.35% of all L1-dcache accesses  (52.31%)
    16.163915291            137,913      L2-loads                                                      (31.79%)
    16.163915291            103,806      L2-load-misses            #   76.78% of all LL-cache accesses  (31.79%)
    16.163915291            132,481      LLC-loads                                                     (31.79%)
    16.163915291             97,540      LLC-load-misses           #   72.15% of all LL-cache accesses  (31.80%)
    16.214245632        103,958,611      mem_inst_retired.any                                          (31.79%)
    16.214245632              7,272      branch-misses                                                 (31.79%)
    16.214245632        230,654,782      instructions              #    1.77  insn per cycle           (39.74%)
    16.214245632        130,276,360      cycles                                                        (40.04%)
    16.214245632             10,128      L1-icache-load-misses                                         (47.98%)
    16.214245632         57,990,128      L1-dcache-loads                                               (52.31%)
    16.214245632         12,605,384      L1-dcache-load-misses     #   21.74% of all L1-dcache accesses  (52.31%)
    16.214245632            129,170      L2-loads                                                      (44.08%)
    16.214245632             86,044      L2-load-misses            #   76.63% of all LL-cache accesses  (36.14%)
    16.214245632             95,401      LLC-loads                                                     (31.79%)
    16.214245632             60,762      LLC-load-misses           #   54.11% of all LL-cache accesses  (31.79%)
    16.264553978         83,847,677      mem_inst_retired.any                                          (31.80%)
    16.264553978             63,896      branch-misses                                                 (31.80%)
    16.264553978        174,237,757      instructions              #    1.34  insn per cycle           (39.76%)
    16.264553978        130,232,174      cycles                                                        (39.75%)
    16.264553978              8,293      L1-icache-load-misses                                         (39.75%)
    16.264553978         51,771,503      L1-dcache-loads                                               (43.38%)
    16.264553978         13,462,128      L1-dcache-load-misses     #   26.00% of all L1-dcache accesses  (51.32%)
    16.264553978            133,488      L2-loads                                                      (44.34%)
    16.264553978             95,995      L2-load-misses            #   72.57% of all LL-cache accesses  (44.34%)
    16.264553978            131,069      LLC-loads                                                     (40.74%)
    16.264553978             97,512      LLC-load-misses           #   73.72% of all LL-cache accesses  (32.79%)
    16.314871261        102,464,064      mem_inst_retired.any                                          (37.36%)
    16.314871261              6,630      branch-misses                                                 (31.79%)
    16.314871261        232,209,416      instructions              #    1.78  insn per cycle           (39.74%)
    16.314871261        130,284,073      cycles                                                        (39.74%)
    16.314871261              7,880      L1-icache-load-misses                                         (39.74%)
    16.314871261         57,093,871      L1-dcache-loads                                               (39.74%)
    16.314871261         12,826,275      L1-dcache-load-misses     #   22.47% of all L1-dcache accesses  (39.74%)
    16.314871261            132,952      L2-loads                                                      (38.77%)
    16.314871261             87,025      L2-load-misses            #   73.57% of all LL-cache accesses  (44.36%)
    16.314871261            103,613      LLC-loads                                                     (44.36%)
    16.314871261             68,215      LLC-load-misses           #   57.67% of all LL-cache accesses  (44.35%)
    16.365190809         92,135,907      mem_inst_retired.any                                          (44.35%)
    16.365190809             49,857      branch-misses                                                 (41.97%)
    16.365190809        187,768,500      instructions              #    1.44  insn per cycle           (49.93%)
    16.365190809        130,249,469      cycles                                                        (41.98%)
    16.365190809              8,237      L1-icache-load-misses                                         (39.74%)
    16.365190809         52,609,098      L1-dcache-loads                                               (39.74%)
    16.365190809         13,078,192      L1-dcache-load-misses     #   24.86% of all L1-dcache accesses  (39.75%)
    16.365190809            110,024      L2-loads                                                      (31.80%)
    16.365190809             72,392      L2-load-misses            #   70.76% of all LL-cache accesses  (34.16%)
    16.365190809             94,582      LLC-loads                                                     (42.11%)
    16.365190809             73,564      LLC-load-misses           #   71.91% of all LL-cache accesses  (44.36%)
#           time             counts unit events
    16.415519261         88,637,449      mem_inst_retired.any                                          (44.37%)
    16.415519261             36,525      branch-misses                                                 (44.37%)
    16.415519261        203,437,926      instructions              #    1.56  insn per cycle           (52.31%)
    16.415519261        130,310,102      cycles                                                        (52.31%)
    16.415519261              8,577      L1-icache-load-misses                                         (46.61%)
    16.415519261         56,935,861      L1-dcache-loads                                               (39.74%)
    16.415519261         13,105,893      L1-dcache-load-misses     #   23.02% of all L1-dcache accesses  (39.74%)
    16.415519261            140,738      L2-loads                                                      (31.79%)
    16.415519261             98,138      L2-load-misses            #   71.28% of all LL-cache accesses  (31.79%)
    16.415519261            134,635      LLC-loads                                                     (31.79%)
    16.415519261             92,158      LLC-load-misses           #   66.93% of all LL-cache accesses  (37.48%)
    16.465864087        103,425,235      mem_inst_retired.any                                          (32.88%)
    16.465864087             19,178      branch-misses                                                 (40.82%)
    16.465864087        212,788,947      instructions              #    1.63  insn per cycle           (52.32%)
    16.465864087        130,311,583      cycles                                                        (52.32%)
    16.465864087             10,012      L1-icache-load-misses                                         (52.33%)
    16.465864087         56,513,625      L1-dcache-loads                                               (51.26%)
    16.465864087         12,813,684      L1-dcache-load-misses     #   22.67% of all L1-dcache accesses  (43.31%)
    16.465864087            100,286      L2-loads                                                      (31.78%)
    16.465864087             64,752      L2-load-misses            #   74.63% of all LL-cache accesses  (31.78%)
    16.465864087             73,231      LLC-loads                                                     (31.78%)
    16.465864087             55,464      LLC-load-misses           #   63.93% of all LL-cache accesses  (31.78%)
    16.516214958         83,503,129      mem_inst_retired.any                                          (31.78%)
    16.516214958             63,458      branch-misses                                                 (31.78%)
    16.516214958        176,282,477      instructions              #    1.35  insn per cycle           (44.10%)
    16.516214958        130,345,241      cycles                                                        (52.04%)
    16.516214958             10,249      L1-icache-load-misses                                         (52.33%)
    16.516214958         51,450,433      L1-dcache-loads                                               (52.33%)
    16.516214958         13,618,492      L1-dcache-load-misses     #   26.47% of all L1-dcache accesses  (52.33%)
    16.516214958            135,807      L2-loads                                                      (32.09%)
    16.516214958             97,061      L2-load-misses            #   72.00% of all LL-cache accesses  (31.78%)
    16.516214958            133,789      LLC-loads                                                     (31.78%)
    16.516214958             99,631      LLC-load-misses           #   73.91% of all LL-cache accesses  (31.78%)
    16.566549068        103,980,976      mem_inst_retired.any                                          (31.79%)
    16.566549068             10,271      branch-misses                                                 (31.79%)
    16.566549068        217,490,015      instructions              #    1.67  insn per cycle           (39.73%)
    16.566549068        130,304,319      cycles                                                        (39.73%)
    16.566549068              9,547      L1-icache-load-misses                                         (47.39%)
    16.566549068         55,184,175      L1-dcache-loads                                               (52.32%)
    16.566549068         12,955,239      L1-dcache-load-misses     #   23.48% of all L1-dcache accesses  (52.32%)
    16.566549068            102,374      L2-loads                                                      (44.37%)
    16.566549068             63,504      L2-load-misses            #   74.37% of all LL-cache accesses  (36.74%)
    16.566549068             68,414      LLC-loads                                                     (31.79%)
    16.566549068             59,462      LLC-load-misses           #   69.63% of all LL-cache accesses  (31.79%)
    16.616888344         84,410,435      mem_inst_retired.any                                          (31.79%)
    16.616888344             62,639      branch-misses                                                 (31.78%)
    16.616888344        174,643,529      instructions              #    1.34  insn per cycle           (39.73%)
    16.616888344        130,287,408      cycles                                                        (39.73%)
    16.616888344              7,959      L1-icache-load-misses                                         (39.73%)
    16.616888344         55,280,648      L1-dcache-loads                                               (42.74%)
    16.616888344         12,577,448      L1-dcache-load-misses     #   22.75% of all L1-dcache accesses  (50.68%)
    16.616888344            108,320      L2-loads                                                      (44.38%)
    16.616888344             84,483      L2-load-misses            #   73.93% of all LL-cache accesses  (44.38%)
    16.616888344            120,221      LLC-loads                                                     (41.38%)
    16.616888344             97,752      LLC-load-misses           #   85.54% of all LL-cache accesses  (33.44%)
    16.667214005        100,800,374      mem_inst_retired.any                                          (38.05%)
    16.667214005             16,488      branch-misses                                                 (31.80%)
    16.667214005        207,163,207      instructions              #    1.59  insn per cycle           (39.74%)
    16.667214005        130,255,566      cycles                                                        (39.74%)
    16.667214005             10,913      L1-icache-load-misses                                         (39.75%)
    16.667214005         52,063,304      L1-dcache-loads                                               (39.75%)
    16.667214005         13,697,706      L1-dcache-load-misses     #   26.31% of all L1-dcache accesses  (39.72%)
    16.667214005            122,512      L2-loads                                                      (38.09%)
    16.667214005             83,731      L2-load-misses            #   72.74% of all LL-cache accesses  (44.35%)
    16.667214005            107,711      LLC-loads                                                     (44.35%)
    16.667214005             72,594      LLC-load-misses           #   63.06% of all LL-cache accesses  (44.37%)
    16.717545642         92,221,370      mem_inst_retired.any                                          (44.37%)
    16.717545642             48,513      branch-misses                                                 (42.67%)
    16.717545642        182,044,977      instructions              #    1.40  insn per cycle           (50.62%)
    16.717545642        130,268,636      cycles                                                        (42.68%)
    16.717545642              9,352      L1-icache-load-misses                                         (39.73%)
    16.717545642         56,651,457      L1-dcache-loads                                               (39.73%)
    16.717545642         11,997,176      L1-dcache-load-misses     #   21.18% of all L1-dcache accesses  (39.74%)
    16.717545642             78,013      L2-loads                                                      (31.79%)
    16.717545642             55,816      L2-load-misses            #   66.27% of all LL-cache accesses  (33.47%)
    16.717545642             90,425      LLC-loads                                                     (41.41%)
    16.717545642             75,463      LLC-load-misses           #   89.60% of all LL-cache accesses  (44.37%)
    16.767868472         90,165,850      mem_inst_retired.any                                          (44.36%)
    16.767868472             48,514      branch-misses                                                 (44.36%)
    16.767868472        186,730,305      instructions              #    1.43  insn per cycle           (52.31%)
    16.767868472        130,286,391      cycles                                                        (52.31%)
    16.767868472              7,886      L1-icache-load-misses                                         (47.31%)
    16.767868472         51,470,210      L1-dcache-loads                                               (39.74%)
    16.767868472         13,777,349      L1-dcache-load-misses     #   26.77% of all L1-dcache accesses  (39.74%)
    16.767868472            130,988      L2-loads                                                      (31.79%)
    16.767868472            100,474      L2-load-misses            #   75.71% of all LL-cache accesses  (31.79%)
    16.767868472            134,441      LLC-loads                                                     (31.79%)
    16.767868472             92,043      LLC-load-misses           #   69.35% of all LL-cache accesses  (36.78%)
    16.818212235        100,496,612      mem_inst_retired.any                                          (32.18%)
    16.818212235             39,347      branch-misses                                                 (40.12%)
    16.818212235        193,409,201      instructions              #    1.48  insn per cycle           (52.32%)
    16.818212235        130,316,761      cycles                                                        (52.32%)
    16.818212235              9,116      L1-icache-load-misses                                         (52.33%)
    16.818212235         55,913,326      L1-dcache-loads                                               (51.95%)
    16.818212235         11,962,562      L1-dcache-load-misses     #   21.39% of all L1-dcache accesses  (44.01%)
    16.818212235             73,606      L2-loads                                                      (31.78%)
    16.818212235             59,111      L2-load-misses            #   78.41% of all LL-cache accesses  (31.78%)
    16.818212235             77,176      LLC-loads                                                     (31.78%)
    16.818212235             59,559      LLC-load-misses           #   79.00% of all LL-cache accesses  (31.78%)
    16.868526278         84,208,630      mem_inst_retired.any                                          (31.80%)
    16.868526278             62,018      branch-misses                                                 (31.80%)
    16.868526278        176,767,462      instructions              #    1.36  insn per cycle           (43.44%)
    16.868526278        130,253,071      cycles                                                        (51.39%)
    16.868526278              9,851      L1-icache-load-misses                                         (52.30%)
    16.868526278         54,349,757      L1-dcache-loads                                               (52.30%)
    16.868526278         13,067,297      L1-dcache-load-misses     #   24.04% of all L1-dcache accesses  (52.30%)
    16.868526278            132,442      L2-loads                                                      (32.73%)
    16.868526278             99,862      L2-load-misses            #   74.45% of all LL-cache accesses  (31.80%)
    16.868526278            135,837      LLC-loads                                                     (31.80%)
    16.868526278             97,899      LLC-load-misses           #   72.98% of all LL-cache accesses  (31.80%)
    16.918960929         97,263,185      mem_inst_retired.any                                          (31.72%)
    16.918960929             41,076      branch-misses                                                 (31.72%)
    16.918960929        193,351,398      instructions              #    1.48  insn per cycle           (39.65%)
    16.918960929        130,558,484      cycles                                                        (39.65%)
    16.918960929             10,176      L1-icache-load-misses                                         (46.68%)
    16.918960929         55,793,105      L1-dcache-loads                                               (52.42%)
    16.918960929         12,285,683      L1-dcache-load-misses     #   22.02% of all L1-dcache accesses  (52.42%)
    16.918960929             88,682      L2-loads                                                      (44.48%)
    16.918960929             65,837      L2-load-misses            #   79.60% of all LL-cache accesses  (37.48%)
    16.918960929             76,736      LLC-loads                                                     (31.72%)
    16.918960929             61,512      LLC-load-misses           #   74.37% of all LL-cache accesses  (31.72%)
    16.969374303         84,616,486      mem_inst_retired.any                                          (31.74%)
    16.969374303             59,889      branch-misses                                                 (31.74%)
    16.969374303        181,245,536      instructions              #    1.39  insn per cycle           (39.67%)
    16.969374303        130,490,937      cycles                                                        (39.67%)
    16.969374303             10,307      L1-icache-load-misses                                         (39.67%)
    16.969374303         60,975,312      L1-dcache-loads                                               (41.86%)
    16.969374303         11,541,641      L1-dcache-load-misses     #   18.93% of all L1-dcache accesses  (49.80%)
    16.969374303             95,887      L2-loads                                                      (44.45%)
    16.969374303             79,370      L2-load-misses            #   74.57% of all LL-cache accesses  (44.45%)
    16.969374303            116,990      LLC-loads                                                     (42.28%)
    16.969374303             94,533      LLC-load-misses           #   88.81% of all LL-cache accesses  (34.35%)
    17.019804514         94,189,743      mem_inst_retired.any                                          (39.12%)
    17.019804514             49,924      branch-misses                                                 (31.72%)
    17.019804514        186,696,906      instructions              #    1.43  insn per cycle           (39.65%)
    17.019804514        130,492,047      cycles                                                        (39.65%)
    17.019804514             12,024      L1-icache-load-misses                                         (39.65%)
    17.019804514         51,415,018      L1-dcache-loads                                               (39.66%)
    17.019804514         13,442,534      L1-dcache-load-misses     #   26.15% of all L1-dcache accesses  (39.66%)
    17.019804514            136,508      L2-loads                                                      (37.07%)
    17.019804514             90,629      L2-load-misses            #   73.22% of all LL-cache accesses  (44.49%)
    17.019804514            111,038      LLC-loads                                                     (44.50%)
    17.019804514             78,970      LLC-load-misses           #   63.80% of all LL-cache accesses  (44.50%)
    17.070248671         91,207,263      mem_inst_retired.any                                          (44.49%)
    17.070248671             52,539      branch-misses                                                 (43.97%)
    17.070248671        190,794,502      instructions              #    1.46  insn per cycle           (51.91%)
    17.070248671        130,583,049      cycles                                                        (43.98%)
    17.070248671              9,171      L1-icache-load-misses                                         (39.65%)
    17.070248671         63,703,842      L1-dcache-loads                                               (39.65%)
    17.070248671         10,943,665      L1-dcache-load-misses     #   17.18% of all L1-dcache accesses  (39.65%)
    17.070248671             77,133      L2-loads                                                      (31.72%)
    17.070248671             60,038      L2-load-misses            #   71.27% of all LL-cache accesses  (32.22%)
    17.070248671             91,357      LLC-loads                                                     (40.13%)
    17.070248671             80,816      LLC-load-misses           #   95.93% of all LL-cache accesses  (44.48%)
    17.120659239         83,053,166      mem_inst_retired.any                                          (43.27%)
    17.120659239             63,834      branch-misses                                                 (44.47%)
    17.120659239        172,465,328      instructions              #    1.32  insn per cycle           (52.42%)
    17.120659239        130,375,977      cycles                                                        (52.40%)
    17.120659239              9,515      L1-icache-load-misses                                         (48.81%)
    17.120659239         52,356,230      L1-dcache-loads                                               (40.87%)
    17.120659239         13,541,660      L1-dcache-load-misses     #   25.86% of all L1-dcache accesses  (39.69%)
    17.120659239            134,665      L2-loads                                                      (31.76%)
    17.120659239             97,956      L2-load-misses            #   72.92% of all LL-cache accesses  (31.72%)
    17.120659239            133,999      LLC-loads                                                     (31.72%)
    17.120659239             99,857      LLC-load-misses           #   74.34% of all LL-cache accesses  (35.30%)
    17.171074069         88,309,802      mem_inst_retired.any                                          (31.73%)
    17.171074069             58,274      branch-misses                                                 (38.50%)
    17.171074069        186,217,687      instructions              #    1.43  insn per cycle           (52.39%)
    17.171074069        130,538,738      cycles                                                        (52.39%)
    17.171074069              9,151      L1-icache-load-misses                                         (52.40%)
    17.171074069         62,614,426      L1-dcache-loads                                               (52.40%)
    17.171074069         11,503,284      L1-dcache-load-misses     #   18.37% of all L1-dcache accesses  (45.65%)
    17.171074069             77,005      L2-loads                                                      (31.74%)
    17.171074069             59,694      L2-load-misses            #   72.14% of all LL-cache accesses  (31.73%)
    17.171074069             88,494      LLC-loads                                                     (31.74%)
    17.171074069             76,276      LLC-load-misses           #   92.18% of all LL-cache accesses  (31.73%)
    17.221507068         85,554,526      mem_inst_retired.any                                          (31.73%)
    17.221507068             49,268      branch-misses                                                 (31.73%)
    17.221507068        196,057,727      instructions              #    1.50  insn per cycle           (41.63%)
    17.221507068        130,540,044      cycles                                                        (49.56%)
    17.221507068              9,081      L1-icache-load-misses                                         (52.41%)
    17.221507068         58,727,001      L1-dcache-loads                                               (52.42%)
    17.221507068         12,638,257      L1-dcache-load-misses     #   21.52% of all L1-dcache accesses  (52.41%)
    17.221507068            128,253      L2-loads                                                      (34.59%)
    17.221507068             98,008      L2-load-misses            #   74.79% of all LL-cache accesses  (31.72%)
    17.221507068            133,848      LLC-loads                                                     (31.72%)
    17.221507068             97,636      LLC-load-misses           #   74.50% of all LL-cache accesses  (31.73%)
    17.271922727         86,022,392      mem_inst_retired.any                                          (31.74%)
    17.271922727             65,384      branch-misses                                                 (31.74%)
    17.271922727        171,443,487      instructions              #    1.31  insn per cycle           (39.67%)
    17.271922727        130,522,049      cycles                                                        (39.67%)
    17.271922727              8,941      L1-icache-load-misses                                         (44.75%)
    17.271922727         56,477,681      L1-dcache-loads                                               (52.40%)
    17.271922727         12,841,932      L1-dcache-load-misses     #   22.74% of all L1-dcache accesses  (52.40%)
    17.271922727             98,354      L2-loads                                                      (44.46%)
    17.271922727             70,453      L2-load-misses            #   70.58% of all LL-cache accesses  (39.40%)
    17.271922727            101,291      LLC-loads                                                     (31.74%)
    17.271922727             85,177      LLC-load-misses           #   85.33% of all LL-cache accesses  (31.73%)
    17.322341216         87,933,713      mem_inst_retired.any                                          (31.72%)
    17.322341216             41,434      branch-misses                                                 (31.72%)
    17.322341216        206,524,167      instructions              #    1.58  insn per cycle           (39.65%)
    17.322341216        130,505,332      cycles                                                        (39.67%)
    17.322341216              8,098      L1-icache-load-misses                                         (39.67%)
    17.322341216         66,229,730      L1-dcache-loads                                               (39.96%)
    17.322341216         11,472,623      L1-dcache-load-misses     #   17.32% of all L1-dcache accesses  (47.89%)
    17.322341216             98,426      L2-loads                                                      (44.47%)
    17.322341216             82,463      L2-load-misses            #   77.41% of all LL-cache accesses  (44.47%)
    17.322341216            114,621      LLC-loads                                                     (44.19%)
    17.322341216             91,299      LLC-load-misses           #   85.71% of all LL-cache accesses  (36.26%)
    17.372756985         83,432,922      mem_inst_retired.any                                          (41.03%)
    17.372756985             64,659      branch-misses                                                 (33.10%)
    17.372756985        170,674,137      instructions              #    1.31  insn per cycle           (41.04%)
    17.372756985        130,539,643      cycles                                                        (39.66%)
    17.372756985              7,437      L1-icache-load-misses                                         (39.67%)
    17.372756985         52,009,114      L1-dcache-loads                                               (39.67%)
    17.372756985         13,648,941      L1-dcache-load-misses     #   26.24% of all L1-dcache accesses  (39.67%)
    17.372756985            128,668      L2-loads                                                      (35.15%)
    17.372756985             94,996      L2-load-misses            #   72.52% of all LL-cache accesses  (43.08%)
    17.372756985            133,300      LLC-loads                                                     (44.47%)
    17.372756985             99,739      LLC-load-misses           #   76.15% of all LL-cache accesses  (44.46%)
    17.423193022         86,994,061      mem_inst_retired.any                                          (44.49%)
    17.423193022             44,037      branch-misses                                                 (44.48%)
    17.423193022        202,961,942      instructions              #    1.55  insn per cycle           (52.41%)
    17.423193022        130,536,726      cycles                                                        (45.86%)
    17.423193022              7,740      L1-icache-load-misses                                         (39.65%)
    17.423193022         66,148,299      L1-dcache-loads                                               (39.65%)
    17.423193022         10,911,474      L1-dcache-load-misses     #   16.50% of all L1-dcache accesses  (39.66%)
    17.423193022             85,893      L2-loads                                                      (31.73%)
    17.423193022             76,720      L2-load-misses            #   74.93% of all LL-cache accesses  (31.73%)
    17.423193022            118,897      LLC-loads                                                     (38.27%)
    17.423193022             94,903      LLC-load-misses           #   92.68% of all LL-cache accesses  (44.49%)
    17.473609814         91,510,652      mem_inst_retired.any                                          (41.41%)
    17.473609814             40,508      branch-misses                                                 (44.46%)
    17.473609814        194,967,180      instructions              #    1.49  insn per cycle           (52.39%)
    17.473609814        130,509,170      cycles                                                        (52.39%)
    17.473609814              7,869      L1-icache-load-misses                                         (50.68%)
    17.473609814         53,395,869      L1-dcache-loads                                               (42.75%)
    17.473609814         13,668,288      L1-dcache-load-misses     #   25.60% of all L1-dcache accesses  (39.67%)
    17.473609814            133,926      L2-loads                                                      (31.74%)
    17.473609814             98,486      L2-load-misses            #   74.00% of all LL-cache accesses  (31.74%)
    17.473609814            132,245      LLC-loads                                                     (31.74%)
    17.473609814             91,011      LLC-load-misses           #   68.39% of all LL-cache accesses  (33.44%)
    17.524023660         82,899,630      mem_inst_retired.any                                          (31.73%)
    17.524023660             55,346      branch-misses                                                 (36.61%)
    17.524023660        191,275,324      instructions              #    1.47  insn per cycle           (52.40%)
    17.524023660        130,523,982      cycles                                                        (52.40%)
    17.524023660              8,902      L1-icache-load-misses                                         (52.39%)
    17.524023660         62,393,420      L1-dcache-loads                                               (52.39%)
    17.524023660         11,594,228      L1-dcache-load-misses     #   18.58% of all L1-dcache accesses  (47.54%)
    17.524023660             97,267      L2-loads                                                      (31.73%)
    17.524023660             81,772      L2-load-misses            #   72.86% of all LL-cache accesses  (31.74%)
    17.524023660            127,204      LLC-loads                                                     (31.74%)
    17.524023660            102,191      LLC-load-misses           #   91.05% of all LL-cache accesses  (31.74%)
    17.574467161         95,916,852      mem_inst_retired.any                                          (31.72%)
    17.574467161             18,846      branch-misses                                                 (31.72%)
    17.574467161        228,560,057      instructions              #    1.75  insn per cycle           (39.73%)
    17.574467161        130,581,887      cycles                                                        (47.66%)
    17.574467161              7,131      L1-icache-load-misses                                         (52.42%)
    17.574467161         60,438,482      L1-dcache-loads                                               (52.42%)
    17.574467161         12,744,383      L1-dcache-load-misses     #   21.09% of all L1-dcache accesses  (52.42%)
    17.574467161            125,202      L2-loads                                                      (36.50%)
    17.574467161             97,684      L2-load-misses            #   77.78% of all LL-cache accesses  (31.72%)
    17.574467161            125,989      LLC-loads                                                     (31.72%)
    17.574467161             85,377      LLC-load-misses           #   67.98% of all LL-cache accesses  (31.72%)
    17.624882176         84,004,947      mem_inst_retired.any                                          (31.75%)
    17.624882176             61,325      branch-misses                                                 (31.75%)
    17.624882176        176,008,295      instructions              #    1.35  insn per cycle           (39.68%)
    17.624882176        130,478,836      cycles                                                        (39.68%)
    17.624882176             10,430      L1-icache-load-misses                                         (42.84%)
    17.624882176         55,818,232      L1-dcache-loads                                               (50.77%)
    17.624882176         12,788,161      L1-dcache-load-misses     #   22.91% of all L1-dcache accesses  (52.39%)
    17.624882176            114,756      L2-loads                                                      (44.44%)
    17.624882176             91,533      L2-load-misses            #   73.41% of all LL-cache accesses  (41.31%)
    17.624882176            134,604      LLC-loads                                                     (33.37%)
    17.624882176            103,266      LLC-load-misses           #   82.82% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    17.675302915         99,202,509      mem_inst_retired.any                                          (31.73%)
    17.675302915             13,418      branch-misses                                                 (31.73%)
    17.675302915        234,610,267      instructions              #    1.80  insn per cycle           (39.66%)
    17.675302915        130,552,050      cycles                                                        (39.66%)
    17.675302915              6,832      L1-icache-load-misses                                         (39.66%)
    17.675302915         66,199,036      L1-dcache-loads                                               (39.66%)
    17.675302915         12,185,251      L1-dcache-load-misses     #   18.41% of all L1-dcache accesses  (45.98%)
    17.675302915            120,308      L2-loads                                                      (44.47%)
    17.675302915             95,098      L2-load-misses            #   75.71% of all LL-cache accesses  (44.47%)
    17.675302915            130,899      LLC-loads                                                     (44.47%)
    17.675302915             84,513      LLC-load-misses           #   67.29% of all LL-cache accesses  (38.18%)
    17.725760411         87,759,275      mem_inst_retired.any                                          (42.98%)
    17.725760411             57,715      branch-misses                                                 (35.06%)
    17.725760411        178,253,013      instructions              #    1.36  insn per cycle           (42.99%)
    17.725760411        130,609,126      cycles                                                        (39.62%)
    17.725760411              8,047      L1-icache-load-misses                                         (39.64%)
    17.725760411         52,243,649      L1-dcache-loads                                               (39.64%)
    17.725760411         13,564,119      L1-dcache-load-misses     #   25.96% of all L1-dcache accesses  (39.64%)
    17.725760411            134,856      L2-loads                                                      (33.22%)
    17.725760411             93,871      L2-load-misses            #   73.17% of all LL-cache accesses  (41.14%)
    17.725760411            121,720      LLC-loads                                                     (44.52%)
    17.725760411             90,709      LLC-load-misses           #   70.71% of all LL-cache accesses  (44.50%)
    17.776169760         89,811,691      mem_inst_retired.any                                          (44.45%)
    17.776169760             10,589      branch-misses                                                 (44.45%)
    17.776169760        209,870,732      instructions              #    1.61  insn per cycle           (52.39%)
    17.776169760        130,456,158      cycles                                                        (47.82%)
    17.776169760             12,068      L1-icache-load-misses                                         (39.89%)
    17.776169760         71,092,124      L1-dcache-loads                                               (39.68%)
    17.776169760          6,843,284      L1-dcache-load-misses     #    9.63% of all L1-dcache accesses  (39.68%)
    17.776169760            247,188      L2-loads                                                      (31.74%)
    17.776169760            216,422      L2-load-misses            #   98.40% of all LL-cache accesses  (31.74%)
    17.776169760            192,706      LLC-loads                                                     (36.30%)
    17.776169760            128,862      LLC-load-misses           #   58.59% of all LL-cache accesses  (44.23%)
    17.826595158         60,976,620      mem_inst_retired.any                                          (39.48%)
    17.826595158             29,681      branch-misses                                                 (44.49%)
    17.826595158        131,288,841      instructions              #    1.01  insn per cycle           (52.41%)
    17.826595158        130,327,197      cycles                                                        (52.41%)
    17.826595158             25,496      L1-icache-load-misses                                         (52.41%)
    17.826595158         35,584,017      L1-dcache-loads                                               (44.69%)
    17.826595158          8,874,654      L1-dcache-load-misses     #   24.94% of all L1-dcache accesses  (39.64%)
    17.826595158             95,656      L2-loads                                                      (31.73%)
    17.826595158             62,098      L2-load-misses            #   67.10% of all LL-cache accesses  (31.72%)
    17.826595158             89,434      LLC-loads                                                     (31.73%)
    17.826595158             63,527      LLC-load-misses           #   68.64% of all LL-cache accesses  (31.72%)
    17.877026769         93,556,874      mem_inst_retired.any                                          (31.73%)
    17.877026769             25,348      branch-misses                                                 (34.65%)
    17.877026769        202,358,623      instructions              #    1.55  insn per cycle           (50.52%)
    17.877026769        130,456,480      cycles                                                        (52.41%)
    17.877026769             21,033      L1-icache-load-misses                                         (52.41%)
    17.877026769         48,402,601      L1-dcache-loads                                               (52.40%)
    17.877026769         10,434,752      L1-dcache-load-misses     #   21.56% of all L1-dcache accesses  (49.50%)
    17.877026769            109,497      L2-loads                                                      (31.72%)
    17.877026769             89,037      L2-load-misses            #   74.26% of all LL-cache accesses  (31.73%)
    17.877026769            130,316      LLC-loads                                                     (31.73%)
    17.877026769             88,807      LLC-load-misses           #   74.06% of all LL-cache accesses  (31.73%)
    17.927449992         83,209,703      mem_inst_retired.any                                          (31.73%)
    17.927449992             61,706      branch-misses                                                 (31.73%)
    17.927449992        175,201,735      instructions              #    1.34  insn per cycle           (39.66%)
    17.927449992        130,544,098      cycles                                                        (45.70%)
    17.927449992              9,017      L1-icache-load-misses                                         (52.41%)
    17.927449992         57,994,350      L1-dcache-loads                                               (52.40%)
    17.927449992         12,388,345      L1-dcache-load-misses     #   21.36% of all L1-dcache accesses  (52.40%)
    17.927449992            108,496      L2-loads                                                      (38.46%)
    17.927449992             85,328      L2-load-misses            #   71.56% of all LL-cache accesses  (31.72%)
    17.927449992            129,990      LLC-loads                                                     (31.73%)
    17.927449992            102,637      LLC-load-misses           #   86.07% of all LL-cache accesses  (31.73%)
    17.977863075         96,834,413      mem_inst_retired.any                                          (31.74%)
    17.977863075             16,627      branch-misses                                                 (31.74%)
    17.977863075        230,840,837      instructions              #    1.77  insn per cycle           (39.67%)
    17.977863075        130,521,032      cycles                                                        (39.67%)
    17.977863075             10,206      L1-icache-load-misses                                         (40.89%)
    17.977863075         64,292,566      L1-dcache-loads                                               (48.83%)
    17.977863075         12,048,277      L1-dcache-load-misses     #   18.74% of all L1-dcache accesses  (52.39%)
    17.977863075            109,036      L2-loads                                                      (44.46%)
    17.977863075             88,058      L2-load-misses            #   76.10% of all LL-cache accesses  (43.25%)
    17.977863075            122,390      LLC-loads                                                     (35.32%)
    17.977863075             82,603      LLC-load-misses           #   71.39% of all LL-cache accesses  (31.74%)
    18.028271934         84,964,155      mem_inst_retired.any                                          (32.13%)
    18.028271934             61,403      branch-misses                                                 (31.74%)
    18.028271934        176,087,189      instructions              #    1.35  insn per cycle           (39.68%)
    18.028271934        130,490,010      cycles                                                        (39.67%)
    18.028271934              9,308      L1-icache-load-misses                                         (39.67%)
    18.028271934         52,302,858      L1-dcache-loads                                               (39.67%)
    18.028271934         13,625,575      L1-dcache-load-misses     #   26.05% of all L1-dcache accesses  (44.04%)
    18.028271934            140,277      L2-loads                                                      (44.05%)
    18.028271934            102,926      L2-load-misses            #   73.65% of all LL-cache accesses  (44.45%)
    18.028271934            139,205      LLC-loads                                                     (44.45%)
    18.028271934            100,912      LLC-load-misses           #   72.21% of all LL-cache accesses  (40.10%)
    18.078700011         96,308,518      mem_inst_retired.any                                          (44.48%)
    18.078700011             18,927      branch-misses                                                 (36.95%)
    18.078700011        227,233,271      instructions              #    1.74  insn per cycle           (44.88%)
    18.078700011        130,572,321      cycles                                                        (39.66%)
    18.078700011              8,300      L1-icache-load-misses                                         (39.66%)
    18.078700011         65,697,188      L1-dcache-loads                                               (39.66%)
    18.078700011         12,122,771      L1-dcache-load-misses     #   18.45% of all L1-dcache accesses  (39.66%)
    18.078700011            119,386      L2-loads                                                      (31.73%)
    18.078700011             95,417      L2-load-misses            #   77.39% of all LL-cache accesses  (39.24%)
    18.078700011            127,186      LLC-loads                                                     (44.48%)
    18.078700011             83,883      LLC-load-misses           #   68.04% of all LL-cache accesses  (44.48%)
    18.129115306         93,758,878      mem_inst_retired.any                                          (44.46%)
    18.129115306             41,492      branch-misses                                                 (44.46%)
    18.129115306        194,256,673      instructions              #    1.49  insn per cycle           (52.39%)
    18.129115306        130,495,287      cycles                                                        (49.69%)
    18.129115306              9,014      L1-icache-load-misses                                         (41.76%)
    18.129115306         52,341,705      L1-dcache-loads                                               (39.67%)
    18.129115306         13,540,598      L1-dcache-load-misses     #   25.87% of all L1-dcache accesses  (39.67%)
    18.129115306            132,334      L2-loads                                                      (31.74%)
    18.129115306             90,761      L2-load-misses            #   74.36% of all LL-cache accesses  (31.74%)
    18.129115306            111,767      LLC-loads                                                     (34.43%)
    18.129115306             77,114      LLC-load-misses           #   63.18% of all LL-cache accesses  (42.36%)
    18.179528427         88,163,241      mem_inst_retired.any                                          (37.60%)
    18.179528427             45,173      branch-misses                                                 (44.46%)
    18.179528427        195,805,391      instructions              #    1.50  insn per cycle           (52.39%)
    18.179528427        130,541,930      cycles                                                        (52.39%)
    18.179528427              8,181      L1-icache-load-misses                                         (52.40%)
    18.179528427         61,937,766      L1-dcache-loads                                               (46.55%)
    18.179528427         12,606,692      L1-dcache-load-misses     #   20.35% of all L1-dcache accesses  (39.67%)
    18.179528427            126,099      L2-loads                                                      (31.74%)
    18.179528427            102,008      L2-load-misses            #   77.02% of all LL-cache accesses  (31.74%)
    18.179528427            138,794      LLC-loads                                                     (31.73%)
    18.179528427             98,732      LLC-load-misses           #   74.54% of all LL-cache accesses  (31.73%)
    18.229970910        103,997,188      mem_inst_retired.any                                          (31.72%)
    18.229970910              9,279      branch-misses                                                 (32.79%)
    18.229970910        221,978,126      instructions              #    1.70  insn per cycle           (48.65%)
    18.229970910        130,558,339      cycles                                                        (52.42%)
    18.229970910              8,676      L1-icache-load-misses                                         (52.42%)
    18.229970910         57,752,700      L1-dcache-loads                                               (52.42%)
    18.229970910         12,911,435      L1-dcache-load-misses     #   22.36% of all L1-dcache accesses  (51.37%)
    18.229970910            125,465      L2-loads                                                      (31.72%)
    18.229970910             84,550      L2-load-misses            #   76.05% of all LL-cache accesses  (31.72%)
    18.229970910             96,880      LLC-loads                                                     (31.72%)
    18.229970910             62,671      LLC-load-misses           #   56.37% of all LL-cache accesses  (31.72%)
    18.280383226         84,002,607      mem_inst_retired.any                                          (31.74%)
    18.280383226             63,351      branch-misses                                                 (31.74%)
    18.280383226        174,303,893      instructions              #    1.34  insn per cycle           (39.67%)
    18.280383226        130,521,423      cycles                                                        (43.83%)
    18.280383226              8,764      L1-icache-load-misses                                         (51.76%)
    18.280383226         53,393,109      L1-dcache-loads                                               (52.39%)
    18.280383226         13,448,554      L1-dcache-load-misses     #   25.19% of all L1-dcache accesses  (52.39%)
    18.280383226            137,701      L2-loads                                                      (40.31%)
    18.280383226            102,911      L2-load-misses            #   75.09% of all LL-cache accesses  (32.38%)
    18.280383226            136,383      LLC-loads                                                     (31.74%)
    18.280383226             98,503      LLC-load-misses           #   71.88% of all LL-cache accesses  (31.74%)
    18.330796852        105,370,901      mem_inst_retired.any                                          (31.74%)
    18.330796852              6,796      branch-misses                                                 (31.74%)
    18.330796852        232,653,557      instructions              #    1.78  insn per cycle           (39.67%)
    18.330796852        130,520,689      cycles                                                        (39.67%)
    18.330796852              9,251      L1-icache-load-misses                                         (39.67%)
    18.330796852         57,233,915      L1-dcache-loads                                               (46.98%)
    18.330796852         12,902,366      L1-dcache-load-misses     #   22.54% of all L1-dcache accesses  (52.40%)
    18.330796852            131,739      L2-loads                                                      (44.46%)
    18.330796852             86,486      L2-load-misses            #   75.90% of all LL-cache accesses  (44.46%)
    18.330796852             96,170      LLC-loads                                                     (37.17%)
    18.330796852             57,880      LLC-load-misses           #   50.79% of all LL-cache accesses  (31.73%)
    18.381227615         85,420,083      mem_inst_retired.any                                          (34.02%)
    18.381227615             64,688      branch-misses                                                 (31.73%)
    18.381227615        175,253,068      instructions              #    1.34  insn per cycle           (39.66%)
    18.381227615        130,552,826      cycles                                                        (39.65%)
    18.381227615              8,740      L1-icache-load-misses                                         (39.66%)
    18.381227615         53,133,851      L1-dcache-loads                                               (39.66%)
    18.381227615         13,231,187      L1-dcache-load-misses     #   24.90% of all L1-dcache accesses  (42.17%)
    18.381227615            114,673      L2-loads                                                      (42.17%)
    18.381227615             83,953      L2-load-misses            #   73.05% of all LL-cache accesses  (44.48%)
    18.381227615            115,187      LLC-loads                                                     (44.48%)
    18.381227615             89,648      LLC-load-misses           #   78.00% of all LL-cache accesses  (41.98%)
    18.431642794         96,816,242      mem_inst_retired.any                                          (44.48%)
    18.431642794             17,414      branch-misses                                                 (38.84%)
    18.431642794        221,546,159      instructions              #    1.70  insn per cycle           (46.78%)
    18.431642794        130,484,155      cycles                                                        (39.68%)
    18.431642794              9,634      L1-icache-load-misses                                         (39.68%)
    18.431642794         56,853,179      L1-dcache-loads                                               (39.68%)
    18.431642794         13,023,703      L1-dcache-load-misses     #   22.91% of all L1-dcache accesses  (39.65%)
    18.431642794            140,760      L2-loads                                                      (31.71%)
    18.431642794             91,979      L2-load-misses            #   72.66% of all LL-cache accesses  (37.33%)
    18.431642794            112,432      LLC-loads                                                     (44.45%)
    18.431642794             76,515      LLC-load-misses           #   60.44% of all LL-cache accesses  (44.48%)
    18.482072329         96,465,561      mem_inst_retired.any                                          (44.48%)
    18.482072329             38,610      branch-misses                                                 (44.47%)
    18.482072329        194,099,855      instructions              #    1.49  insn per cycle           (52.40%)
    18.482072329        130,544,638      cycles                                                        (51.57%)
    18.482072329              8,793      L1-icache-load-misses                                         (43.65%)
    18.482072329         53,341,599      L1-dcache-loads                                               (39.66%)
    18.482072329         12,968,088      L1-dcache-load-misses     #   24.31% of all L1-dcache accesses  (39.66%)
    18.482072329            101,301      L2-loads                                                      (31.73%)
    18.482072329             65,332      L2-load-misses            #   73.92% of all LL-cache accesses  (31.73%)
    18.482072329             75,456      LLC-loads                                                     (32.55%)
    18.482072329             63,014      LLC-load-misses           #   71.30% of all LL-cache accesses  (40.47%)
    18.532485136         86,128,247      mem_inst_retired.any                                          (35.71%)
    18.532485136             48,414      branch-misses                                                 (43.63%)
    18.532485136        195,962,608      instructions              #    1.50  insn per cycle           (52.39%)
    18.532485136        130,489,867      cycles                                                        (52.39%)
    18.532485136              8,454      L1-icache-load-misses                                         (52.39%)
    18.532485136         55,416,601      L1-dcache-loads                                               (48.45%)
    18.532485136         13,380,697      L1-dcache-load-misses     #   24.15% of all L1-dcache accesses  (40.52%)
    18.532485136            134,738      L2-loads                                                      (31.74%)
    18.532485136             98,511      L2-load-misses            #   73.49% of all LL-cache accesses  (31.74%)
    18.532485136            133,356      LLC-loads                                                     (31.74%)
    18.532485136            101,090      LLC-load-misses           #   75.41% of all LL-cache accesses  (31.74%)
    18.582921337        104,405,980      mem_inst_retired.any                                          (31.72%)
    18.582921337              9,961      branch-misses                                                 (31.72%)
    18.582921337        211,989,012      instructions              #    1.62  insn per cycle           (46.76%)
    18.582921337        130,593,324      cycles                                                        (52.42%)
    18.582921337              7,127      L1-icache-load-misses                                         (52.42%)
    18.582921337         55,408,821      L1-dcache-loads                                               (52.42%)
    18.582921337         13,014,530      L1-dcache-load-misses     #   23.49% of all L1-dcache accesses  (52.42%)
    18.582921337             94,177      L2-loads                                                      (31.72%)
    18.582921337             60,381      L2-load-misses            #   73.30% of all LL-cache accesses  (31.72%)
    18.582921337             70,568      LLC-loads                                                     (31.72%)
    18.582921337             59,755      LLC-load-misses           #   72.54% of all LL-cache accesses  (31.72%)
    18.633338188         83,758,944      mem_inst_retired.any                                          (31.73%)
    18.633338188             62,123      branch-misses                                                 (31.74%)
    18.633338188        174,225,248      instructions              #    1.33  insn per cycle           (39.67%)
    18.633338188        130,510,992      cycles                                                        (41.94%)
    18.633338188              9,358      L1-icache-load-misses                                         (49.87%)
    18.633338188         53,257,097      L1-dcache-loads                                               (52.39%)
    18.633338188         13,286,639      L1-dcache-load-misses     #   24.95% of all L1-dcache accesses  (52.39%)
    18.633338188            126,947      L2-loads                                                      (42.21%)
    18.633338188             96,073      L2-load-misses            #   73.39% of all LL-cache accesses  (34.28%)
    18.633338188            134,858      LLC-loads                                                     (31.74%)
    18.633338188             99,861      LLC-load-misses           #   76.29% of all LL-cache accesses  (31.74%)
    18.683754702        104,290,735      mem_inst_retired.any                                          (31.74%)
    18.683754702             15,171      branch-misses                                                 (31.74%)
    18.683754702        208,492,035      instructions              #    1.60  insn per cycle           (39.68%)
    18.683754702        130,489,901      cycles                                                        (39.68%)
    18.683754702              9,740      L1-icache-load-misses                                         (39.65%)
    18.683754702         50,418,253      L1-dcache-loads                                               (45.06%)
    18.683754702         11,948,381      L1-dcache-load-misses     #   23.70% of all L1-dcache accesses  (52.39%)
    18.683754702            103,345      L2-loads                                                      (44.45%)
    18.683754702             70,375      L2-load-misses            #   75.92% of all LL-cache accesses  (44.48%)
    18.683754702             82,036      LLC-loads                                                     (39.09%)
    18.683754702             59,078      LLC-load-misses           #   63.74% of all LL-cache accesses  (31.74%)
    18.734218181         68,940,142      mem_inst_retired.any                                          (35.98%)
    18.734218181             51,508      branch-misses                                                 (31.71%)
    18.734218181        142,736,137      instructions              #    1.09  insn per cycle           (39.63%)
    18.734218181        130,496,550      cycles                                                        (39.63%)
    18.734218181             18,472      L1-icache-load-misses                                         (39.63%)
    18.734218181         43,798,090      L1-dcache-loads                                               (39.62%)
    18.734218181         11,168,594      L1-dcache-load-misses     #   25.50% of all L1-dcache accesses  (40.23%)
    18.734218181            117,373      L2-loads                                                      (40.22%)
    18.734218181             87,432      L2-load-misses            #   73.97% of all LL-cache accesses  (44.51%)
    18.734218181            119,040      LLC-loads                                                     (44.52%)
    18.734218181             93,951      LLC-load-misses           #   79.48% of all LL-cache accesses  (43.94%)
    18.784668928         87,758,324      mem_inst_retired.any                                          (44.50%)
    18.784668928             18,783      branch-misses                                                 (40.84%)
    18.784668928        191,278,444      instructions              #    1.47  insn per cycle           (48.78%)
    18.784668928        130,311,713      cycles                                                        (40.84%)
    18.784668928             22,164      L1-icache-load-misses                                         (39.64%)
    18.784668928         53,690,714      L1-dcache-loads                                               (39.64%)
    18.784668928         10,724,568      L1-dcache-load-misses     #   19.97% of all L1-dcache accesses  (39.64%)
    18.784668928            121,825      L2-loads                                                      (31.71%)
    18.784668928             92,776      L2-load-misses            #   76.64% of all LL-cache accesses  (35.36%)
    18.784668928            120,292      LLC-loads                                                     (43.29%)
    18.784668928             79,107      LLC-load-misses           #   65.35% of all LL-cache accesses  (44.49%)
    18.835079902         95,640,975      mem_inst_retired.any                                          (44.47%)
    18.835079902             37,072      branch-misses                                                 (44.47%)
    18.835079902        198,664,642      instructions              #    1.52  insn per cycle           (52.41%)
    18.835079902        130,459,513      cycles                                                        (52.38%)
    18.835079902             12,313      L1-icache-load-misses                                         (45.65%)
    18.835079902         51,759,447      L1-dcache-loads                                               (39.65%)
    18.835079902         13,437,481      L1-dcache-load-misses     #   25.96% of all L1-dcache accesses  (39.65%)
    18.835079902            132,394      L2-loads                                                      (31.75%)
    18.835079902             90,403      L2-load-misses            #   75.71% of all LL-cache accesses  (31.74%)
    18.835079902            106,430      LLC-loads                                                     (31.75%)
    18.835079902             74,300      LLC-load-misses           #   62.22% of all LL-cache accesses  (38.47%)
    18.885513993         85,609,741      mem_inst_retired.any                                          (33.69%)
    18.885513993             49,214      branch-misses                                                 (41.62%)
    18.885513993        190,009,581      instructions              #    1.46  insn per cycle           (52.41%)
    18.885513993        130,535,690      cycles                                                        (52.41%)
    18.885513993             10,212      L1-icache-load-misses                                         (52.41%)
    18.885513993         60,983,877      L1-dcache-loads                                               (50.47%)
    18.885513993         12,671,616      L1-dcache-load-misses     #   20.78% of all L1-dcache accesses  (42.54%)
    18.885513993            125,698      L2-loads                                                      (31.73%)
    18.885513993            101,762      L2-load-misses            #   77.40% of all LL-cache accesses  (31.73%)
    18.885513993            137,252      LLC-loads                                                     (31.73%)
    18.885513993             97,980      LLC-load-misses           #   74.52% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    18.935923450        103,858,042      mem_inst_retired.any                                          (31.74%)
    18.935923450              7,489      branch-misses                                                 (31.74%)
    18.935923450        225,401,559      instructions              #    1.73  insn per cycle           (44.74%)
    18.935923450        130,511,428      cycles                                                        (52.39%)
    18.935923450              9,980      L1-icache-load-misses                                         (52.39%)
    18.935923450         58,618,457      L1-dcache-loads                                               (52.39%)
    18.935923450         12,680,745      L1-dcache-load-misses     #   21.63% of all L1-dcache accesses  (52.39%)
    18.935923450            128,190      L2-loads                                                      (31.74%)
    18.935923450             84,710      L2-load-misses            #   74.55% of all LL-cache accesses  (31.74%)
    18.935923450             99,062      LLC-loads                                                     (31.74%)
    18.935923450             62,536      LLC-load-misses           #   55.04% of all LL-cache accesses  (31.74%)
    18.986342249         83,743,764      mem_inst_retired.any                                          (31.73%)
    18.986342249             63,390      branch-misses                                                 (31.73%)
    18.986342249        173,621,707      instructions              #    1.33  insn per cycle           (39.67%)
    18.986342249        130,513,728      cycles                                                        (39.95%)
    18.986342249              9,155      L1-icache-load-misses                                         (47.89%)
    18.986342249         52,240,874      L1-dcache-loads                                               (52.40%)
    18.986342249         13,597,730      L1-dcache-load-misses     #   26.03% of all L1-dcache accesses  (52.40%)
    18.986342249            135,733      L2-loads                                                      (44.20%)
    18.986342249            102,689      L2-load-misses            #   75.84% of all LL-cache accesses  (36.26%)
    18.986342249            135,084      LLC-loads                                                     (31.74%)
    18.986342249             98,362      LLC-load-misses           #   72.64% of all LL-cache accesses  (31.73%)
    19.036752932        105,069,726      mem_inst_retired.any                                          (31.74%)
    19.036752932              6,792      branch-misses                                                 (31.74%)
    19.036752932        232,276,522      instructions              #    1.78  insn per cycle           (39.68%)
    19.036752932        130,500,359      cycles                                                        (39.68%)
    19.036752932              8,559      L1-icache-load-misses                                         (39.68%)
    19.036752932         57,902,330      L1-dcache-loads                                               (43.09%)
    19.036752932         12,799,723      L1-dcache-load-misses     #   22.11% of all L1-dcache accesses  (51.03%)
    19.036752932            131,964      L2-loads                                                      (44.45%)
    19.036752932             87,954      L2-load-misses            #   75.79% of all LL-cache accesses  (44.45%)
    19.036752932            100,146      LLC-loads                                                     (41.05%)
    19.036752932             59,528      LLC-load-misses           #   51.29% of all LL-cache accesses  (33.12%)
    19.087174903         87,256,893      mem_inst_retired.any                                          (37.89%)
    19.087174903             64,332      branch-misses                                                 (31.73%)
    19.087174903        174,903,004      instructions              #    1.34  insn per cycle           (39.66%)
    19.087174903        130,536,900      cycles                                                        (39.66%)
    19.087174903              8,017      L1-icache-load-misses                                         (39.66%)
    19.087174903         52,886,751      L1-dcache-loads                                               (39.66%)
    19.087174903         13,254,752      L1-dcache-load-misses     #   25.06% of all L1-dcache accesses  (39.66%)
    19.087174903            114,436      L2-loads                                                      (38.30%)
    19.087174903             81,098      L2-load-misses            #   71.83% of all LL-cache accesses  (44.47%)
    19.087174903            111,355      LLC-loads                                                     (44.47%)
    19.087174903             86,774      LLC-load-misses           #   76.86% of all LL-cache accesses  (44.47%)
    19.137585682         94,713,570      mem_inst_retired.any                                          (44.46%)
    19.137585682             21,297      branch-misses                                                 (42.68%)
    19.137585682        218,776,315      instructions              #    1.68  insn per cycle           (50.62%)
    19.137585682        130,483,019      cycles                                                        (42.69%)
    19.137585682              9,134      L1-icache-load-misses                                         (39.67%)
    19.137585682         57,460,671      L1-dcache-loads                                               (39.67%)
    19.137585682         13,007,122      L1-dcache-load-misses     #   22.64% of all L1-dcache accesses  (39.67%)
    19.137585682            142,329      L2-loads                                                      (31.74%)
    19.137585682             97,427      L2-load-misses            #   74.55% of all LL-cache accesses  (33.49%)
    19.137585682            119,051      LLC-loads                                                     (41.43%)
    19.137585682             80,832      LLC-load-misses           #   61.85% of all LL-cache accesses  (44.46%)
    19.188001112         98,407,582      mem_inst_retired.any                                          (44.46%)
    19.188001112             33,269      branch-misses                                                 (44.46%)
    19.188001112        199,300,482      instructions              #    1.53  insn per cycle           (52.40%)
    19.188001112        130,544,568      cycles                                                        (52.40%)
    19.188001112              8,295      L1-icache-load-misses                                         (47.48%)
    19.188001112         53,222,562      L1-dcache-loads                                               (39.67%)
    19.188001112         13,020,927      L1-dcache-load-misses     #   24.47% of all L1-dcache accesses  (39.67%)
    19.188001112            103,929      L2-loads                                                      (31.73%)
    19.188001112             66,786      L2-load-misses            #   74.87% of all LL-cache accesses  (31.74%)
    19.188001112             74,482      LLC-loads                                                     (31.74%)
    19.188001112             59,019      LLC-load-misses           #   66.16% of all LL-cache accesses  (36.64%)
    19.238433360         83,975,329      mem_inst_retired.any                                          (31.86%)
    19.238433360             52,489      branch-misses                                                 (39.79%)
    19.238433360        192,358,358      instructions              #    1.47  insn per cycle           (52.41%)
    19.238433360        130,540,440      cycles                                                        (52.41%)
    19.238433360              8,137      L1-icache-load-misses                                         (52.41%)
    19.238433360         55,533,917      L1-dcache-loads                                               (52.30%)
    19.238433360         13,396,522      L1-dcache-load-misses     #   24.12% of all L1-dcache accesses  (44.37%)
    19.238433360            137,007      L2-loads                                                      (31.73%)
    19.238433360             98,600      L2-load-misses            #   72.55% of all LL-cache accesses  (31.72%)
    19.238433360            134,814      LLC-loads                                                     (31.72%)
    19.238433360            101,001      LLC-load-misses           #   74.31% of all LL-cache accesses  (31.72%)
    19.288842718        104,307,585      mem_inst_retired.any                                          (31.75%)
    19.288842718              9,144      branch-misses                                                 (31.75%)
    19.288842718        216,699,988      instructions              #    1.66  insn per cycle           (42.93%)
    19.288842718        130,486,571      cycles                                                        (50.86%)
    19.288842718              9,665      L1-icache-load-misses                                         (52.39%)
    19.288842718         55,049,855      L1-dcache-loads                                               (52.38%)
    19.288842718         13,043,677      L1-dcache-load-misses     #   23.69% of all L1-dcache accesses  (52.38%)
    19.288842718             99,616      L2-loads                                                      (33.29%)
    19.288842718             61,458      L2-load-misses            #   72.21% of all LL-cache accesses  (31.73%)
    19.288842718             70,612      LLC-loads                                                     (31.75%)
    19.288842718             59,734      LLC-load-misses           #   70.18% of all LL-cache accesses  (31.75%)
    19.339258208         83,886,175      mem_inst_retired.any                                          (31.73%)
    19.339258208             62,943      branch-misses                                                 (31.73%)
    19.339258208        174,634,215      instructions              #    1.34  insn per cycle           (39.67%)
    19.339258208        130,511,947      cycles                                                        (39.67%)
    19.339258208              7,980      L1-icache-load-misses                                         (46.06%)
    19.339258208         54,251,092      L1-dcache-loads                                               (52.40%)
    19.339258208         13,127,159      L1-dcache-load-misses     #   24.20% of all L1-dcache accesses  (52.40%)
    19.339258208            122,407      L2-loads                                                      (44.46%)
    19.339258208             93,287      L2-load-misses            #   72.47% of all LL-cache accesses  (38.08%)
    19.339258208            135,045      LLC-loads                                                     (31.74%)
    19.339258208            100,195      LLC-load-misses           #   77.84% of all LL-cache accesses  (31.74%)
    19.389706570        104,421,040      mem_inst_retired.any                                          (31.72%)
    19.389706570             14,374      branch-misses                                                 (31.72%)
    19.389706570        211,965,205      instructions              #    1.62  insn per cycle           (39.64%)
    19.389706570        130,609,818      cycles                                                        (39.64%)
    19.389706570              8,646      L1-icache-load-misses                                         (39.64%)
    19.389706570         53,475,445      L1-dcache-loads                                               (41.24%)
    19.389706570         13,232,114      L1-dcache-load-misses     #   24.74% of all L1-dcache accesses  (49.17%)
    19.389706570            107,638      L2-loads                                                      (44.49%)
    19.389706570             72,621      L2-load-misses            #   75.12% of all LL-cache accesses  (44.49%)
    19.389706570             85,697      LLC-loads                                                     (42.91%)
    19.389706570             62,998      LLC-load-misses           #   65.17% of all LL-cache accesses  (34.99%)
    19.440115768         88,404,768      mem_inst_retired.any                                          (39.76%)
    19.440115768             62,163      branch-misses                                                 (31.83%)
    19.440115768        173,963,340      instructions              #    1.33  insn per cycle           (39.77%)
    19.440115768        130,492,509      cycles                                                        (39.67%)
    19.440115768              9,892      L1-icache-load-misses                                         (39.67%)
    19.440115768         56,033,340      L1-dcache-loads                                               (39.67%)
    19.440115768         12,076,784      L1-dcache-load-misses     #   21.55% of all L1-dcache accesses  (39.67%)
    19.440115768             87,952      L2-loads                                                      (36.41%)
    19.440115768             67,270      L2-load-misses            #   71.80% of all LL-cache accesses  (44.35%)
    19.440115768             99,421      LLC-loads                                                     (44.46%)
    19.440115768             81,744      LLC-load-misses           #   87.25% of all LL-cache accesses  (44.46%)
    19.490530054         94,464,462      mem_inst_retired.any                                          (44.45%)
    19.490530054             34,547      branch-misses                                                 (44.45%)
    19.490530054        195,904,604      instructions              #    1.50  insn per cycle           (52.39%)
    19.490530054        130,487,074      cycles                                                        (44.58%)
    19.490530054             10,995      L1-icache-load-misses                                         (39.68%)
    19.490530054         51,765,258      L1-dcache-loads                                               (39.68%)
    19.490530054         13,723,650      L1-dcache-load-misses     #   26.51% of all L1-dcache accesses  (39.68%)
    19.490530054            134,267      L2-loads                                                      (31.74%)
    19.490530054             99,950      L2-load-misses            #   74.26% of all LL-cache accesses  (31.74%)
    19.490530054            134,918      LLC-loads                                                     (39.54%)
    19.490530054             88,244      LLC-load-misses           #   65.56% of all LL-cache accesses  (44.45%)
    19.540947100         97,281,361      mem_inst_retired.any                                          (42.73%)
    19.540947100             37,970      branch-misses                                                 (44.46%)
    19.540947100        194,099,888      instructions              #    1.49  insn per cycle           (52.39%)
    19.540947100        130,513,822      cycles                                                        (52.39%)
    19.540947100              8,590      L1-icache-load-misses                                         (49.36%)
    19.540947100         57,868,622      L1-dcache-loads                                               (41.43%)
    19.540947100         11,805,717      L1-dcache-load-misses     #   20.40% of all L1-dcache accesses  (39.67%)
    19.540947100             73,902      L2-loads                                                      (31.74%)
    19.540947100             53,339      L2-load-misses            #   70.20% of all LL-cache accesses  (31.74%)
    19.540947100             78,056      LLC-loads                                                     (31.74%)
    19.540947100             62,528      LLC-load-misses           #   82.30% of all LL-cache accesses  (34.76%)
    19.591375601         84,506,929      mem_inst_retired.any                                          (31.73%)
    19.591375601             63,731      branch-misses                                                 (37.91%)
    19.591375601        171,310,060      instructions              #    1.31  insn per cycle           (52.40%)
    19.591375601        130,528,268      cycles                                                        (52.40%)
    19.591375601             10,661      L1-icache-load-misses                                         (52.40%)
    19.591375601         51,679,286      L1-dcache-loads                                               (52.41%)
    19.591375601         13,654,997      L1-dcache-load-misses     #   26.42% of all L1-dcache accesses  (46.25%)
    19.591375601            132,049      L2-loads                                                      (31.73%)
    19.591375601            100,428      L2-load-misses            #   75.28% of all LL-cache accesses  (31.73%)
    19.591375601            134,763      LLC-loads                                                     (31.73%)
    19.591375601             98,116      LLC-load-misses           #   73.55% of all LL-cache accesses  (31.73%)
    19.641788612         98,420,879      mem_inst_retired.any                                          (31.74%)
    19.641788612             38,050      branch-misses                                                 (31.74%)
    19.641788612        194,113,403      instructions              #    1.49  insn per cycle           (41.05%)
    19.641788612        130,471,615      cycles                                                        (48.98%)
    19.641788612              9,260      L1-icache-load-misses                                         (52.40%)
    19.641788612         56,966,169      L1-dcache-loads                                               (52.38%)
    19.641788612         11,974,655      L1-dcache-load-misses     #   21.02% of all L1-dcache accesses  (52.38%)
    19.641788612             75,962      L2-loads                                                      (35.16%)
    19.641788612             59,106      L2-load-misses            #   77.41% of all LL-cache accesses  (31.73%)
    19.641788612             76,745      LLC-loads                                                     (31.75%)
    19.641788612             60,370      LLC-load-misses           #   79.07% of all LL-cache accesses  (31.75%)
    19.692203837         84,160,518      mem_inst_retired.any                                          (31.74%)
    19.692203837             60,386      branch-misses                                                 (31.74%)
    19.692203837        180,041,982      instructions              #    1.38  insn per cycle           (39.67%)
    19.692203837        130,502,838      cycles                                                        (39.67%)
    19.692203837              8,911      L1-icache-load-misses                                         (44.19%)
    19.692203837         59,191,577      L1-dcache-loads                                               (52.12%)
    19.692203837         12,258,792      L1-dcache-load-misses     #   20.71% of all L1-dcache accesses  (52.39%)
    19.692203837            113,105      L2-loads                                                      (44.46%)
    19.692203837             90,066      L2-load-misses            #   72.46% of all LL-cache accesses  (39.96%)
    19.692203837            135,477      LLC-loads                                                     (32.02%)
    19.692203837             97,536      LLC-load-misses           #   78.47% of all LL-cache accesses  (31.74%)
    19.742631837         94,873,427      mem_inst_retired.any                                          (31.73%)
    19.742631837             44,137      branch-misses                                                 (31.73%)
    19.742631837        183,284,816      instructions              #    1.40  insn per cycle           (39.66%)
    19.742631837        130,515,484      cycles                                                        (39.66%)
    19.742631837             13,166      L1-icache-load-misses                                         (39.66%)
    19.742631837         49,835,477      L1-dcache-loads                                               (39.66%)
    19.742631837         13,034,834      L1-dcache-load-misses     #   26.16% of all L1-dcache accesses  (47.32%)
    19.742631837            115,039      L2-loads                                                      (44.47%)
    19.742631837             80,235      L2-load-misses            #   77.11% of all LL-cache accesses  (44.47%)
    19.742631837             93,056      LLC-loads                                                     (44.47%)
    19.742631837             69,591      LLC-load-misses           #   66.88% of all LL-cache accesses  (36.83%)
    19.793068601         89,783,736      mem_inst_retired.any                                          (41.63%)
    19.793068601             56,446      branch-misses                                                 (33.70%)
    19.793068601        185,538,551      instructions              #    1.42  insn per cycle           (41.64%)
    19.793068601        130,572,091      cycles                                                        (39.65%)
    19.793068601             13,065      L1-icache-load-misses                                         (39.65%)
    19.793068601         62,815,520      L1-dcache-loads                                               (39.65%)
    19.793068601         11,014,103      L1-dcache-load-misses     #   17.53% of all L1-dcache accesses  (39.65%)
    19.793068601             85,256      L2-loads                                                      (34.56%)
    19.793068601             69,323      L2-load-misses            #   74.14% of all LL-cache accesses  (42.49%)
    19.793068601            101,746      LLC-loads                                                     (44.49%)
    19.793068601             85,418      LLC-load-misses           #   91.36% of all LL-cache accesses  (44.49%)
    19.843380682         85,846,331      mem_inst_retired.any                                          (44.35%)
    19.843380682             57,654      branch-misses                                                 (44.35%)
    19.843380682        178,768,292      instructions              #    1.37  insn per cycle           (52.30%)
    19.843380682        130,234,984      cycles                                                        (46.34%)
    19.843380682              8,231      L1-icache-load-misses                                         (39.75%)
    19.843380682         51,638,243      L1-dcache-loads                                               (39.75%)
    19.843380682         13,434,738      L1-dcache-load-misses     #   26.02% of all L1-dcache accesses  (39.75%)
    19.843380682            136,518      L2-loads                                                      (31.80%)
    19.843380682             99,206      L2-load-misses            #   76.53% of all LL-cache accesses  (31.80%)
    19.843380682            122,755      LLC-loads                                                     (37.74%)
    19.843380682             91,960      LLC-load-misses           #   70.94% of all LL-cache accesses  (44.35%)
    19.893744955         85,253,595      mem_inst_retired.any                                          (41.08%)
    19.893744955             46,914      branch-misses                                                 (44.40%)
    19.893744955        178,200,827      instructions              #    1.37  insn per cycle           (52.35%)
    19.893744955        130,268,376      cycles                                                        (52.35%)
    19.893744955             16,307      L1-icache-load-misses                                         (51.01%)
    19.893744955         59,787,713      L1-dcache-loads                                               (43.07%)
    19.893744955         10,204,796      L1-dcache-load-misses     #   17.07% of all L1-dcache accesses  (39.71%)
    19.893744955             77,830      L2-loads                                                      (31.76%)
    19.893744955             58,889      L2-load-misses            #   74.72% of all LL-cache accesses  (31.76%)
    19.893744955             79,789      LLC-loads                                                     (31.76%)
    19.893744955             71,336      LLC-load-misses           #   90.52% of all LL-cache accesses  (33.10%)
    19.944118838         68,050,759      mem_inst_retired.any                                          (31.76%)
    19.944118838             50,892      branch-misses                                                 (36.39%)
    19.944118838        139,993,394      instructions              #    1.08  insn per cycle           (52.26%)
    19.944118838        130,123,903      cycles                                                        (52.36%)
    19.944118838             21,890      L1-icache-load-misses                                         (52.35%)
    19.944118838         41,682,238      L1-dcache-loads                                               (52.35%)
    19.944118838         11,563,652      L1-dcache-load-misses     #   27.74% of all L1-dcache accesses  (47.76%)
    19.944118838            125,662      L2-loads                                                      (31.76%)
    19.944118838             96,085      L2-load-misses            #   76.25% of all LL-cache accesses  (31.76%)
    19.944118838            126,375      LLC-loads                                                     (31.76%)
    19.944118838             92,050      LLC-load-misses           #   73.04% of all LL-cache accesses  (31.76%)
    19.994573289        103,956,292      mem_inst_retired.any                                          (31.71%)
    19.994573289             12,152      branch-misses                                                 (31.71%)
    19.994573289        214,874,008      instructions              #    1.65  insn per cycle           (39.64%)
    19.994573289        130,617,592      cycles                                                        (47.47%)
    19.994573289             13,281      L1-icache-load-misses                                         (52.43%)
    19.994573289         51,784,094      L1-dcache-loads                                               (52.43%)
    19.994573289         12,146,621      L1-dcache-load-misses     #   23.46% of all L1-dcache accesses  (52.43%)
    19.994573289             93,060      L2-loads                                                      (36.69%)
    19.994573289             56,716      L2-load-misses            #   69.98% of all LL-cache accesses  (31.71%)
    19.994573289             69,042      LLC-loads                                                     (31.71%)
    19.994573289             59,453      LLC-load-misses           #   73.35% of all LL-cache accesses  (31.72%)
    20.044878430         83,805,652      mem_inst_retired.any                                          (31.80%)
    20.044878430             62,895      branch-misses                                                 (31.80%)
    20.044878430        174,139,506      instructions              #    1.34  insn per cycle           (39.75%)
    20.044878430        130,218,761      cycles                                                        (39.75%)
    20.044878430             10,998      L1-icache-load-misses                                         (42.72%)
    20.044878430         55,367,610      L1-dcache-loads                                               (50.67%)
    20.044878430         12,781,476      L1-dcache-load-misses     #   23.08% of all L1-dcache accesses  (52.29%)
    20.044878430            116,383      L2-loads                                                      (44.34%)
    20.044878430             90,479      L2-load-misses            #   72.30% of all LL-cache accesses  (41.39%)
    20.044878430            133,921      LLC-loads                                                     (33.44%)
    20.044878430            100,428      LLC-load-misses           #   80.24% of all LL-cache accesses  (31.81%)
    20.095197746        103,535,602      mem_inst_retired.any                                          (31.80%)
    20.095197746             18,147      branch-misses                                                 (31.80%)
    20.095197746        205,021,029      instructions              #    1.57  insn per cycle           (39.74%)
    20.095197746        130,279,853      cycles                                                        (39.75%)
    20.095197746             11,085      L1-icache-load-misses                                         (39.75%)
    20.095197746         52,127,569      L1-dcache-loads                                               (39.75%)
    20.095197746         13,356,567      L1-dcache-load-misses     #   25.62% of all L1-dcache accesses  (46.08%)
    20.095197746            111,574      L2-loads                                                      (44.36%)
    20.095197746             75,747      L2-load-misses            #   72.77% of all LL-cache accesses  (44.36%)
    20.095197746             96,598      LLC-loads                                                     (44.36%)
    20.095197746             65,924      LLC-load-misses           #   63.34% of all LL-cache accesses  (38.04%)
    20.145534798         88,515,448      mem_inst_retired.any                                          (42.64%)
    20.145534798             58,100      branch-misses                                                 (34.70%)
    20.145534798        172,930,130      instructions              #    1.33  insn per cycle           (42.65%)
    20.145534798        130,333,735      cycles                                                        (39.72%)
    20.145534798              9,764      L1-icache-load-misses                                         (39.73%)
    20.145534798         57,501,962      L1-dcache-loads                                               (39.73%)
    20.145534798         11,903,719      L1-dcache-load-misses     #   20.70% of all L1-dcache accesses  (39.73%)
    20.145534798             81,176      L2-loads                                                      (33.50%)
    20.145534798             63,615      L2-load-misses            #   70.19% of all LL-cache accesses  (41.44%)
    20.145534798            100,101      LLC-loads                                                     (44.38%)
    20.145534798             82,907      LLC-load-misses           #   91.47% of all LL-cache accesses  (44.38%)
#           time             counts unit events
    20.195860417         93,601,382      mem_inst_retired.any                                          (44.36%)
    20.195860417             40,618      branch-misses                                                 (44.36%)
    20.195860417        193,247,603      instructions              #    1.48  insn per cycle           (52.31%)
    20.195860417        130,278,496      cycles                                                        (47.29%)
    20.195860417              9,561      L1-icache-load-misses                                         (39.74%)
    20.195860417         51,084,854      L1-dcache-loads                                               (39.74%)
    20.195860417         13,679,117      L1-dcache-load-misses     #   26.78% of all L1-dcache accesses  (39.74%)
    20.195860417            133,001      L2-loads                                                      (31.79%)
    20.195860417             99,944      L2-load-misses            #   76.08% of all LL-cache accesses  (31.79%)
    20.195860417            129,733      LLC-loads                                                     (36.80%)
    20.195860417             85,226      LLC-load-misses           #   64.88% of all LL-cache accesses  (44.36%)
    20.246185981         96,423,164      mem_inst_retired.any                                          (40.16%)
    20.246185981             42,292      branch-misses                                                 (44.36%)
    20.246185981        195,833,640      instructions              #    1.50  insn per cycle           (52.31%)
    20.246185981        130,284,003      cycles                                                        (52.31%)
    20.246185981              8,318      L1-icache-load-misses                                         (51.91%)
    20.246185981         57,899,180      L1-dcache-loads                                               (43.97%)
    20.246185981         11,591,404      L1-dcache-load-misses     #   20.02% of all L1-dcache accesses  (39.74%)
    20.246185981             69,929      L2-loads                                                      (31.79%)
    20.246185981             59,708      L2-load-misses            #   81.85% of all LL-cache accesses  (31.79%)
    20.246185981             75,964      LLC-loads                                                     (31.79%)
    20.246185981             60,141      LLC-load-misses           #   82.45% of all LL-cache accesses  (32.18%)
    20.296494826         84,293,162      mem_inst_retired.any                                          (31.80%)
    20.296494826             62,476      branch-misses                                                 (35.55%)
    20.296494826        174,735,749      instructions              #    1.34  insn per cycle           (51.45%)
    20.296494826        130,221,717      cycles                                                        (52.29%)
    20.296494826             10,923      L1-icache-load-misses                                         (52.29%)
    20.296494826         52,652,554      L1-dcache-loads                                               (52.29%)
    20.296494826         13,412,130      L1-dcache-load-misses     #   25.47% of all L1-dcache accesses  (48.57%)
    20.296494826            135,627      L2-loads                                                      (31.81%)
    20.296494826            100,786      L2-load-misses            #   74.27% of all LL-cache accesses  (31.80%)
    20.296494826            135,776      LLC-loads                                                     (31.80%)
    20.296494826             97,768      LLC-load-misses           #   72.05% of all LL-cache accesses  (31.80%)
    20.346808436         95,078,286      mem_inst_retired.any                                          (31.80%)
    20.346808436             44,444      branch-misses                                                 (31.80%)
    20.346808436        190,240,951      instructions              #    1.46  insn per cycle           (39.75%)
    20.346808436        130,278,929      cycles                                                        (46.85%)
    20.346808436              8,289      L1-icache-load-misses                                         (52.30%)
    20.346808436         57,560,318      L1-dcache-loads                                               (52.30%)
    20.346808436         11,881,038      L1-dcache-load-misses     #   20.64% of all L1-dcache accesses  (52.30%)
    20.346808436             77,882      L2-loads                                                      (37.27%)
    20.346808436             58,982      L2-load-misses            #   76.01% of all LL-cache accesses  (31.80%)
    20.346808436             77,304      LLC-loads                                                     (31.80%)
    20.346808436             63,570      LLC-load-misses           #   81.93% of all LL-cache accesses  (31.80%)
    20.397126744         84,105,342      mem_inst_retired.any                                          (31.80%)
    20.397126744             59,312      branch-misses                                                 (31.80%)
    20.397126744        181,661,664      instructions              #    1.39  insn per cycle           (39.75%)
    20.397126744        130,261,262      cycles                                                        (39.75%)
    20.397126744             10,576      L1-icache-load-misses                                         (42.25%)
    20.397126744         60,093,045      L1-dcache-loads                                               (50.19%)
    20.397126744         11,995,308      L1-dcache-load-misses     #   19.96% of all L1-dcache accesses  (52.30%)
    20.397126744            108,672      L2-loads                                                      (44.35%)
    20.397126744             88,075      L2-load-misses            #   74.10% of all LL-cache accesses  (41.87%)
    20.397126744            129,046      LLC-loads                                                     (33.92%)
    20.397126744             98,954      LLC-load-misses           #   83.25% of all LL-cache accesses  (31.80%)
    20.447438029         93,679,815      mem_inst_retired.any                                          (31.80%)
    20.447438029             51,896      branch-misses                                                 (31.80%)
    20.447438029        184,581,552      instructions              #    1.42  insn per cycle           (39.75%)
    20.447438029        130,248,405      cycles                                                        (39.75%)
    20.447438029              9,297      L1-icache-load-misses                                         (39.75%)
    20.447438029         51,690,366      L1-dcache-loads                                               (39.75%)
    20.447438029         13,100,569      L1-dcache-load-misses     #   25.34% of all L1-dcache accesses  (45.59%)
    20.447438029            122,767      L2-loads                                                      (44.35%)
    20.447438029             81,683      L2-load-misses            #   74.67% of all LL-cache accesses  (44.35%)
    20.447438029             96,004      LLC-loads                                                     (44.35%)
    20.447438029             74,790      LLC-load-misses           #   68.37% of all LL-cache accesses  (38.52%)
    20.497746833         89,773,129      mem_inst_retired.any                                          (43.08%)
    20.497746833             53,650      branch-misses                                                 (35.14%)
    20.497746833        190,428,789      instructions              #    1.46  insn per cycle           (43.09%)
    20.497746833        130,253,009      cycles                                                        (39.75%)
    20.497746833              8,764      L1-icache-load-misses                                         (39.75%)
    20.497746833         64,334,577      L1-dcache-loads                                               (39.75%)
    20.497746833         10,894,558      L1-dcache-load-misses     #   16.93% of all L1-dcache accesses  (39.75%)
    20.497746833             78,987      L2-loads                                                      (33.04%)
    20.497746833             67,033      L2-load-misses            #   74.78% of all LL-cache accesses  (40.99%)
    20.497746833            100,305      LLC-loads                                                     (44.35%)
    20.497746833             83,699      LLC-load-misses           #   93.37% of all LL-cache accesses  (44.34%)
    20.548067850         82,839,609      mem_inst_retired.any                                          (44.36%)
    20.548067850             63,307      branch-misses                                                 (44.36%)
    20.548067850        172,434,756      instructions              #    1.32  insn per cycle           (52.31%)
    20.548067850        130,264,301      cycles                                                        (47.71%)
    20.548067850              9,576      L1-icache-load-misses                                         (39.76%)
    20.548067850         52,046,187      L1-dcache-loads                                               (39.74%)
    20.548067850         13,517,216      L1-dcache-load-misses     #   25.97% of all L1-dcache accesses  (39.74%)
    20.548067850            137,020      L2-loads                                                      (31.79%)
    20.548067850             97,880      L2-load-misses            #   73.25% of all LL-cache accesses  (31.79%)
    20.548067850            130,212      LLC-loads                                                     (36.38%)
    20.548067850             98,081      LLC-load-misses           #   73.41% of all LL-cache accesses  (44.33%)
    20.598387452         87,060,155      mem_inst_retired.any                                          (39.75%)
    20.598387452             56,022      branch-misses                                                 (44.35%)
    20.598387452        186,137,983      instructions              #    1.43  insn per cycle           (52.30%)
    20.598387452        130,264,663      cycles                                                        (52.30%)
    20.598387452              7,743      L1-icache-load-misses                                         (52.30%)
    20.598387452         64,398,923      L1-dcache-loads                                               (44.38%)
    20.598387452         11,158,144      L1-dcache-load-misses     #   17.33% of all L1-dcache accesses  (39.75%)
    20.598387452             77,241      L2-loads                                                      (31.80%)
    20.598387452             59,972      L2-load-misses            #   70.05% of all LL-cache accesses  (31.80%)
    20.598387452             93,983      LLC-loads                                                     (31.80%)
    20.598387452             77,929      LLC-load-misses           #   91.03% of all LL-cache accesses  (31.80%)
    20.648695387         75,404,528      mem_inst_retired.any                                          (31.80%)
    20.648695387             47,845      branch-misses                                                 (35.14%)
    20.648695387        167,119,785      instructions              #    1.28  insn per cycle           (51.04%)
    20.648695387        130,176,639      cycles                                                        (52.29%)
    20.648695387             11,933      L1-icache-load-misses                                         (52.29%)
    20.648695387         51,899,990      L1-dcache-loads                                               (52.29%)
    20.648695387         12,722,491      L1-dcache-load-misses     #   24.51% of all L1-dcache accesses  (48.98%)
    20.648695387            131,304      L2-loads                                                      (31.81%)
    20.648695387             97,567      L2-load-misses            #   73.93% of all LL-cache accesses  (31.81%)
    20.648695387            132,655      LLC-loads                                                     (31.80%)
    20.648695387             99,219      LLC-load-misses           #   75.18% of all LL-cache accesses  (31.80%)
    20.699112948         82,156,852      mem_inst_retired.any                                          (31.73%)
    20.699112948             43,875      branch-misses                                                 (31.73%)
    20.699112948        153,410,908      instructions              #    1.18  insn per cycle           (39.66%)
    20.699112948        130,500,525      cycles                                                        (46.35%)
    20.699112948             10,788      L1-icache-load-misses                                         (52.41%)
    20.699112948         51,425,945      L1-dcache-loads                                               (52.40%)
    20.699112948         10,514,990      L1-dcache-load-misses     #   20.45% of all L1-dcache accesses  (52.40%)
    20.699112948             90,667      L2-loads                                                      (37.81%)
    20.699112948             63,051      L2-load-misses            #   71.70% of all LL-cache accesses  (31.73%)
    20.699112948             85,219      LLC-loads                                                     (31.73%)
    20.699112948             74,851      LLC-load-misses           #   85.11% of all LL-cache accesses  (31.73%)
    20.749595659         75,576,432      mem_inst_retired.any                                          (31.69%)
    20.749595659             58,502      branch-misses                                                 (31.70%)
    20.749595659        164,660,623      instructions              #    1.26  insn per cycle           (39.62%)
    20.749595659        130,592,029      cycles                                                        (39.62%)
    20.749595659             12,075      L1-icache-load-misses                                         (41.50%)
    20.749595659         54,168,024      L1-dcache-loads                                               (49.42%)
    20.749595659         11,641,034      L1-dcache-load-misses     #   21.49% of all L1-dcache accesses  (52.45%)
    20.749595659            112,510      L2-loads                                                      (44.52%)
    20.749595659             91,153      L2-load-misses            #   75.54% of all LL-cache accesses  (42.67%)
    20.749595659            128,812      LLC-loads                                                     (34.75%)
    20.749595659            101,232      LLC-load-misses           #   83.90% of all LL-cache accesses  (31.70%)
    20.799898382        101,015,417      mem_inst_retired.any                                          (31.81%)
    20.799898382             28,670      branch-misses                                                 (31.81%)
    20.799898382        192,221,567      instructions              #    1.48  insn per cycle           (39.76%)
    20.799898382        130,225,519      cycles                                                        (39.76%)
    20.799898382             10,468      L1-icache-load-misses                                         (39.76%)
    20.799898382         51,141,331      L1-dcache-loads                                               (39.76%)
    20.799898382         13,339,056      L1-dcache-load-misses     #   26.08% of all L1-dcache accesses  (44.67%)
    20.799898382            115,161      L2-loads                                                      (44.34%)
    20.799898382             77,152      L2-load-misses            #   71.61% of all LL-cache accesses  (44.34%)
    20.799898382            100,308      LLC-loads                                                     (44.34%)
    20.799898382             66,512      LLC-load-misses           #   61.74% of all LL-cache accesses  (39.45%)
    20.850210419         89,201,163      mem_inst_retired.any                                          (44.01%)
    20.850210419             56,471      branch-misses                                                 (36.06%)
    20.850210419        183,931,576      instructions              #    1.41  insn per cycle           (44.01%)
    20.850210419        130,264,335      cycles                                                        (39.74%)
    20.850210419              8,866      L1-icache-load-misses                                         (39.74%)
    20.850210419         59,702,323      L1-dcache-loads                                               (39.75%)
    20.850210419         11,477,714      L1-dcache-load-misses     #   19.22% of all L1-dcache accesses  (39.75%)
    20.850210419             71,411      L2-loads                                                      (32.13%)
    20.850210419             67,661      L2-load-misses            #   78.94% of all LL-cache accesses  (40.07%)
    20.850210419            100,017      LLC-loads                                                     (44.35%)
    20.850210419             82,348      LLC-load-misses           #   96.07% of all LL-cache accesses  (44.35%)
    20.900532918         89,899,381      mem_inst_retired.any                                          (44.36%)
    20.900532918             49,160      branch-misses                                                 (44.36%)
    20.900532918        184,900,918      instructions              #    1.42  insn per cycle           (52.31%)
    20.900532918        130,245,854      cycles                                                        (48.63%)
    20.900532918              9,508      L1-icache-load-misses                                         (40.68%)
    20.900532918         50,868,279      L1-dcache-loads                                               (39.74%)
    20.900532918         13,494,436      L1-dcache-load-misses     #   26.53% of all L1-dcache accesses  (39.74%)
    20.900532918            135,383      L2-loads                                                      (31.79%)
    20.900532918            100,454      L2-load-misses            #   76.34% of all LL-cache accesses  (31.79%)
    20.900532918            127,808      LLC-loads                                                     (35.46%)
    20.900532918             86,223      LLC-load-misses           #   65.52% of all LL-cache accesses  (43.41%)
    20.950840032         90,997,347      mem_inst_retired.any                                          (38.84%)
    20.950840032             48,044      branch-misses                                                 (44.34%)
    20.950840032        186,983,923      instructions              #    1.44  insn per cycle           (52.30%)
    20.950840032        130,247,762      cycles                                                        (52.29%)
    20.950840032              9,526      L1-icache-load-misses                                         (52.30%)
    20.950840032         58,684,927      L1-dcache-loads                                               (45.28%)
    20.950840032         11,071,315      L1-dcache-load-misses     #   18.87% of all L1-dcache accesses  (39.75%)
    20.950840032             68,033      L2-loads                                                      (31.80%)
    20.950840032             59,505      L2-load-misses            #   82.39% of all LL-cache accesses  (31.80%)
    20.950840032             76,406      LLC-loads                                                     (31.80%)
    20.950840032             64,228      LLC-load-misses           #   88.93% of all LL-cache accesses  (31.80%)
    21.001150340         69,029,244      mem_inst_retired.any                                          (31.80%)
    21.001150340             52,568      branch-misses                                                 (34.24%)
    21.001150340        148,379,313      instructions              #    1.14  insn per cycle           (50.14%)
    21.001150340        130,083,167      cycles                                                        (52.28%)
    21.001150340             13,440      L1-icache-load-misses                                         (52.29%)
    21.001150340         45,108,962      L1-dcache-loads                                               (52.29%)
    21.001150340         11,854,471      L1-dcache-load-misses     #   26.28% of all L1-dcache accesses  (49.88%)
    21.001150340            136,735      L2-loads                                                      (31.81%)
    21.001150340            102,002      L2-load-misses            #   75.47% of all LL-cache accesses  (31.80%)
    21.001150340            133,571      LLC-loads                                                     (31.81%)
    21.001150340            100,820      LLC-load-misses           #   74.60% of all LL-cache accesses  (31.80%)
    21.051481164         91,506,028      mem_inst_retired.any                                          (31.78%)
    21.051481164             10,574      branch-misses                                                 (31.78%)
    21.051481164        196,382,376      instructions              #    1.51  insn per cycle           (39.73%)
    21.051481164        130,236,247      cycles                                                        (45.53%)
    21.051481164             12,580      L1-icache-load-misses                                         (52.32%)
    21.051481164         51,027,757      L1-dcache-loads                                               (52.32%)
    21.051481164         11,510,393      L1-dcache-load-misses     #   22.56% of all L1-dcache accesses  (52.32%)
    21.051481164             96,155      L2-loads                                                      (38.61%)
    21.051481164             58,910      L2-load-misses            #   69.25% of all LL-cache accesses  (31.78%)
    21.051481164             73,975      LLC-loads                                                     (31.78%)
    21.051481164             64,621      LLC-load-misses           #   75.97% of all LL-cache accesses  (31.78%)
    21.101842279         64,831,344      mem_inst_retired.any                                          (31.77%)
    21.101842279             50,542      branch-misses                                                 (31.77%)
    21.101842279        139,128,182      instructions              #    1.07  insn per cycle           (39.72%)
    21.101842279        130,169,379      cycles                                                        (39.72%)
    21.101842279             19,053      L1-icache-load-misses                                         (40.86%)
    21.101842279         47,852,148      L1-dcache-loads                                               (48.81%)
    21.101842279         11,925,819      L1-dcache-load-misses     #   24.92% of all L1-dcache accesses  (52.34%)
    21.101842279            121,208      L2-loads                                                      (44.39%)
    21.101842279             90,084      L2-load-misses            #   75.78% of all LL-cache accesses  (43.27%)
    21.101842279            116,550      LLC-loads                                                     (35.32%)
    21.101842279             91,679      LLC-load-misses           #   77.12% of all LL-cache accesses  (31.77%)
    21.152151422        104,661,912      mem_inst_retired.any                                          (31.96%)
    21.152151422              6,902      branch-misses                                                 (31.80%)
    21.152151422        230,727,340      instructions              #    1.77  insn per cycle           (39.75%)
    21.152151422        130,227,751      cycles                                                        (39.75%)
    21.152151422             10,809      L1-icache-load-misses                                         (39.75%)
    21.152151422         57,717,015      L1-dcache-loads                                               (39.75%)
    21.152151422         12,708,880      L1-dcache-load-misses     #   22.02% of all L1-dcache accesses  (44.17%)
    21.152151422            127,445      L2-loads                                                      (44.16%)
    21.152151422             86,148      L2-load-misses            #   75.52% of all LL-cache accesses  (44.34%)
    21.152151422            100,705      LLC-loads                                                     (44.34%)
    21.152151422             64,694      LLC-load-misses           #   56.71% of all LL-cache accesses  (39.95%)
    21.202492892         89,992,234      mem_inst_retired.any                                          (44.38%)
    21.202492892             57,034      branch-misses                                                 (36.60%)
    21.202492892        181,957,394      instructions              #    1.40  insn per cycle           (44.55%)
    21.202492892        130,328,530      cycles                                                        (39.73%)
    21.202492892              9,104      L1-icache-load-misses                                         (39.73%)
    21.202492892         52,624,650      L1-dcache-loads                                               (39.73%)
    21.202492892         13,183,996      L1-dcache-load-misses     #   25.05% of all L1-dcache accesses  (39.73%)
    21.202492892            112,068      L2-loads                                                      (31.78%)
    21.202492892             77,650      L2-load-misses            #   72.50% of all LL-cache accesses  (39.55%)
    21.202492892            102,132      LLC-loads                                                     (44.38%)
    21.202492892             79,967      LLC-load-misses           #   74.67% of all LL-cache accesses  (44.38%)
    21.252826094         91,274,900      mem_inst_retired.any                                          (44.37%)
    21.252826094             29,115      branch-misses                                                 (44.37%)
    21.252826094        210,228,784      instructions              #    1.61  insn per cycle           (52.32%)
    21.252826094        130,276,159      cycles                                                        (49.20%)
    21.252826094              9,060      L1-icache-load-misses                                         (41.26%)
    21.252826094         57,417,134      L1-dcache-loads                                               (39.74%)
    21.252826094         13,044,028      L1-dcache-load-misses     #   22.72% of all L1-dcache accesses  (39.74%)
    21.252826094            141,533      L2-loads                                                      (31.79%)
    21.252826094             98,822      L2-load-misses            #   72.96% of all LL-cache accesses  (31.79%)
    21.252826094            129,359      LLC-loads                                                     (34.89%)
    21.252826094             86,701      LLC-load-misses           #   64.01% of all LL-cache accesses  (42.84%)
    21.303134779        100,640,165      mem_inst_retired.any                                          (38.26%)
    21.303134779             25,322      branch-misses                                                 (44.34%)
    21.303134779        206,992,652      instructions              #    1.59  insn per cycle           (52.30%)
    21.303134779        130,259,789      cycles                                                        (52.29%)
    21.303134779              9,857      L1-icache-load-misses                                         (52.29%)
    21.303134779         55,135,460      L1-dcache-loads                                               (45.87%)
    21.303134779         12,927,993      L1-dcache-load-misses     #   23.45% of all L1-dcache accesses  (39.75%)
    21.303134779            103,619      L2-loads                                                      (31.80%)
    21.303134779             65,910      L2-load-misses            #   73.83% of all LL-cache accesses  (31.80%)
    21.303134779             74,919      LLC-loads                                                     (31.80%)
    21.303134779             53,179      LLC-load-misses           #   59.57% of all LL-cache accesses  (31.81%)
    21.353457257         81,814,422      mem_inst_retired.any                                          (31.80%)
    21.353457257             58,903      branch-misses                                                 (33.65%)
    21.353457257        167,661,362      instructions              #    1.29  insn per cycle           (49.55%)
    21.353457257        130,188,181      cycles                                                        (52.31%)
    21.353457257             13,690      L1-icache-load-misses                                         (52.31%)
    21.353457257         47,976,730      L1-dcache-loads                                               (52.32%)
    21.353457257         12,101,223      L1-dcache-load-misses     #   25.22% of all L1-dcache accesses  (50.49%)
    21.353457257            135,610      L2-loads                                                      (31.79%)
    21.353457257             98,252      L2-load-misses            #   73.02% of all LL-cache accesses  (31.79%)
    21.353457257            133,487      LLC-loads                                                     (31.79%)
    21.353457257            100,996      LLC-load-misses           #   75.06% of all LL-cache accesses  (31.79%)
    21.404282336         60,494,261      mem_inst_retired.any                                          (31.48%)
    21.404282336             10,708      branch-misses                                                 (31.48%)
    21.404282336        168,977,450      instructions              #    1.29  insn per cycle           (39.35%)
    21.404282336        131,335,224      cycles                                                        (44.47%)
    21.404282336             13,116      L1-icache-load-misses                                         (52.34%)
    21.404282336         48,126,878      L1-dcache-loads                                               (52.76%)
    21.404282336          8,874,951      L1-dcache-load-misses     #   18.44% of all L1-dcache accesses  (52.76%)
    21.404282336             88,804      L2-loads                                                      (39.80%)
    21.404282336             56,828      L2-load-misses            #   69.09% of all LL-cache accesses  (31.93%)
    21.404282336             75,701      LLC-loads                                                     (31.49%)
    21.404282336             50,835      LLC-load-misses           #   61.80% of all LL-cache accesses  (31.50%)
#           time             counts unit events
    21.454602736         50,969,688      mem_inst_retired.any                                          (31.79%)
    21.454602736             41,490      branch-misses                                                 (31.79%)
    21.454602736        115,371,644      instructions              #    0.89  insn per cycle           (39.74%)
    21.454602736        130,115,112      cycles                                                        (39.74%)
    21.454602736              9,147      L1-icache-load-misses                                         (39.75%)
    21.454602736         48,774,940      L1-dcache-loads                                               (47.27%)
    21.454602736         11,978,393      L1-dcache-load-misses     #   24.56% of all L1-dcache accesses  (52.31%)
    21.454602736            111,516      L2-loads                                                      (44.36%)
    21.454602736             77,318      L2-load-misses            #   72.94% of all LL-cache accesses  (44.36%)
    21.454602736            100,479      LLC-loads                                                     (36.85%)
    21.454602736             70,813      LLC-load-misses           #   66.81% of all LL-cache accesses  (31.79%)
    21.504914209         79,038,123      mem_inst_retired.any                                          (33.47%)
    21.504914209             51,113      branch-misses                                                 (31.80%)
    21.504914209        178,273,796      instructions              #    1.37  insn per cycle           (39.75%)
    21.504914209        130,188,493      cycles                                                        (39.75%)
    21.504914209              9,234      L1-icache-load-misses                                         (39.75%)
    21.504914209         60,751,418      L1-dcache-loads                                               (39.75%)
    21.504914209         10,165,220      L1-dcache-load-misses     #   16.73% of all L1-dcache accesses  (42.66%)
    21.504914209             93,511      L2-loads                                                      (42.66%)
    21.504914209             77,780      L2-load-misses            #   74.23% of all LL-cache accesses  (44.34%)
    21.504914209            116,060      LLC-loads                                                     (44.34%)
    21.504914209             93,788      LLC-load-misses           #   89.50% of all LL-cache accesses  (41.45%)
    21.555233664         87,720,328      mem_inst_retired.any                                          (44.36%)
    21.555233664             59,636      branch-misses                                                 (38.09%)
    21.555233664        177,305,808      instructions              #    1.36  insn per cycle           (46.04%)
    21.555233664        130,281,978      cycles                                                        (39.74%)
    21.555233664             10,854      L1-icache-load-misses                                         (39.74%)
    21.555233664         52,336,174      L1-dcache-loads                                               (39.74%)
    21.555233664         13,537,408      L1-dcache-load-misses     #   25.87% of all L1-dcache accesses  (39.74%)
    21.555233664            137,113      L2-loads                                                      (31.79%)
    21.555233664             90,128      L2-load-misses            #   71.05% of all LL-cache accesses  (38.05%)
    21.555233664            116,598      LLC-loads                                                     (44.36%)
    21.555233664             87,545      LLC-load-misses           #   69.01% of all LL-cache accesses  (44.36%)
    21.605571136         86,900,241      mem_inst_retired.any                                          (44.37%)
    21.605571136             56,220      branch-misses                                                 (44.37%)
    21.605571136        185,627,434      instructions              #    1.42  insn per cycle           (52.32%)
    21.605571136        130,297,439      cycles                                                        (50.67%)
    21.605571136              8,502      L1-icache-load-misses                                         (42.73%)
    21.605571136         65,561,060      L1-dcache-loads                                               (39.73%)
    21.605571136         11,130,340      L1-dcache-load-misses     #   16.98% of all L1-dcache accesses  (39.73%)
    21.605571136             78,755      L2-loads                                                      (31.79%)
    21.605571136             60,684      L2-load-misses            #   69.35% of all LL-cache accesses  (31.78%)
    21.605571136             96,243      LLC-loads                                                     (33.42%)
    21.605571136             83,785      LLC-load-misses           #   95.76% of all LL-cache accesses  (41.36%)
    21.655878659         85,455,667      mem_inst_retired.any                                          (36.77%)
    21.655878659             52,817      branch-misses                                                 (44.34%)
    21.655878659        184,980,360      instructions              #    1.42  insn per cycle           (52.29%)
    21.655878659        130,249,273      cycles                                                        (52.29%)
    21.655878659              9,471      L1-icache-load-misses                                         (52.30%)
    21.655878659         53,727,472      L1-dcache-loads                                               (47.35%)
    21.655878659         13,583,689      L1-dcache-load-misses     #   25.28% of all L1-dcache accesses  (39.75%)
    21.655878659            137,214      L2-loads                                                      (31.80%)
    21.655878659             97,567      L2-load-misses            #   71.36% of all LL-cache accesses  (31.80%)
    21.655878659            136,233      LLC-loads                                                     (31.80%)
    21.655878659             97,629      LLC-load-misses           #   71.41% of all LL-cache accesses  (31.80%)
    21.706190310         84,575,696      mem_inst_retired.any                                          (31.80%)
    21.706190310             64,552      branch-misses                                                 (32.18%)
    21.706190310        180,745,778      instructions              #    1.39  insn per cycle           (48.07%)
    21.706190310        130,238,729      cycles                                                        (52.29%)
    21.706190310              8,626      L1-icache-load-misses                                         (52.29%)
    21.706190310         62,102,748      L1-dcache-loads                                               (52.29%)
    21.706190310         11,692,003      L1-dcache-load-misses     #   18.83% of all L1-dcache accesses  (51.94%)
    21.706190310             76,495      L2-loads                                                      (31.81%)
    21.706190310             64,462      L2-load-misses            #   71.40% of all LL-cache accesses  (31.81%)
    21.706190310            104,081      LLC-loads                                                     (31.80%)
    21.706190310             86,469      LLC-load-misses           #   95.77% of all LL-cache accesses  (31.80%)
    21.756511264         87,747,493      mem_inst_retired.any                                          (31.81%)
    21.756511264             40,054      branch-misses                                                 (31.80%)
    21.756511264        207,082,740      instructions              #    1.59  insn per cycle           (39.72%)
    21.756511264        130,186,470      cycles                                                        (43.46%)
    21.756511264             11,106      L1-icache-load-misses                                         (51.40%)
    21.756511264         61,299,012      L1-dcache-loads                                               (52.29%)
    21.756511264         12,143,490      L1-dcache-load-misses     #   19.81% of all L1-dcache accesses  (52.29%)
    21.756511264            118,967      L2-loads                                                      (40.66%)
    21.756511264             96,613      L2-load-misses            #   76.64% of all LL-cache accesses  (32.71%)
    21.756511264            133,161      LLC-loads                                                     (31.81%)
    21.756511264             96,299      LLC-load-misses           #   76.39% of all LL-cache accesses  (31.81%)
    21.806838308         82,832,723      mem_inst_retired.any                                          (31.79%)
    21.806838308             64,721      branch-misses                                                 (31.79%)
    21.806838308        170,264,626      instructions              #    1.31  insn per cycle           (39.74%)
    21.806838308        130,289,404      cycles                                                        (39.74%)
    21.806838308              8,387      L1-icache-load-misses                                         (39.74%)
    21.806838308         53,406,771      L1-dcache-loads                                               (46.80%)
    21.806838308         13,092,711      L1-dcache-load-misses     #   24.52% of all L1-dcache accesses  (52.31%)
    21.806838308            109,229      L2-loads                                                      (44.37%)
    21.806838308             80,481      L2-load-misses            #   72.61% of all LL-cache accesses  (44.37%)
    21.806838308            112,453      LLC-loads                                                     (37.32%)
    21.806838308             93,076      LLC-load-misses           #   83.97% of all LL-cache accesses  (31.79%)
    21.857151732         89,628,731      mem_inst_retired.any                                          (33.95%)
    21.857151732             32,201      branch-misses                                                 (31.80%)
    21.857151732        214,890,417      instructions              #    1.65  insn per cycle           (39.75%)
    21.857151732        130,263,354      cycles                                                        (39.75%)
    21.857151732              7,785      L1-icache-load-misses                                         (39.75%)
    21.857151732         66,848,053      L1-dcache-loads                                               (39.75%)
    21.857151732         11,142,131      L1-dcache-load-misses     #   16.67% of all L1-dcache accesses  (42.18%)
    21.857151732             99,818      L2-loads                                                      (42.18%)
    21.857151732             80,490      L2-load-misses            #   74.01% of all LL-cache accesses  (44.34%)
    21.857151732            117,701      LLC-loads                                                     (44.34%)
    21.857151732             91,494      LLC-load-misses           #   84.13% of all LL-cache accesses  (41.93%)
    21.907468336         83,470,854      mem_inst_retired.any                                          (44.35%)
    21.907468336             61,487      branch-misses                                                 (38.56%)
    21.907468336        174,894,127      instructions              #    1.34  insn per cycle           (46.51%)
    21.907468336        130,272,030      cycles                                                        (39.75%)
    21.907468336              7,844      L1-icache-load-misses                                         (39.75%)
    21.907468336         52,055,641      L1-dcache-loads                                               (39.75%)
    21.907468336         13,566,935      L1-dcache-load-misses     #   26.06% of all L1-dcache accesses  (39.75%)
    21.907468336            135,289      L2-loads                                                      (31.80%)
    21.907468336            101,415      L2-load-misses            #   74.23% of all LL-cache accesses  (37.58%)
    21.907468336            137,970      LLC-loads                                                     (44.35%)
    21.907468336            101,056      LLC-load-misses           #   73.96% of all LL-cache accesses  (44.35%)
    21.957774779         86,488,749      mem_inst_retired.any                                          (44.34%)
    21.957774779             37,101      branch-misses                                                 (44.34%)
    21.957774779        206,385,466      instructions              #    1.59  insn per cycle           (52.29%)
    21.957774779        130,196,138      cycles                                                        (51.11%)
    21.957774779              8,171      L1-icache-load-misses                                         (43.16%)
    21.957774779         66,412,365      L1-dcache-loads                                               (39.75%)
    21.957774779         11,008,838      L1-dcache-load-misses     #   16.58% of all L1-dcache accesses  (39.75%)
    21.957774779             96,871      L2-loads                                                      (31.80%)
    21.957774779             81,852      L2-load-misses            #   72.89% of all LL-cache accesses  (31.80%)
    21.957774779            127,706      LLC-loads                                                     (32.97%)
    21.957774779             95,778      LLC-load-misses           #   85.30% of all LL-cache accesses  (40.92%)
    22.008127846         90,121,809      mem_inst_retired.any                                          (36.34%)
    22.008127846             32,019      branch-misses                                                 (44.28%)
    22.008127846        195,949,598      instructions              #    1.50  insn per cycle           (52.33%)
    22.008127846        130,265,749      cycles                                                        (52.33%)
    22.008127846             12,170      L1-icache-load-misses                                         (52.33%)
    22.008127846         53,856,304      L1-dcache-loads                                               (47.79%)
    22.008127846         13,437,532      L1-dcache-load-misses     #   24.95% of all L1-dcache accesses  (39.85%)
    22.008127846            136,807      L2-loads                                                      (31.78%)
    22.008127846             98,161      L2-load-misses            #   73.40% of all LL-cache accesses  (31.78%)
    22.008127846            130,645      LLC-loads                                                     (31.78%)
    22.008127846             87,447      LLC-load-misses           #   65.39% of all LL-cache accesses  (31.78%)
    22.058464017         80,902,212      mem_inst_retired.any                                          (31.78%)
    22.058464017             61,005      branch-misses                                                 (31.78%)
    22.058464017        181,439,703      instructions              #    1.39  insn per cycle           (47.57%)
    22.058464017        130,223,570      cycles                                                        (52.32%)
    22.058464017             15,316      L1-icache-load-misses                                         (52.32%)
    22.058464017         59,554,108      L1-dcache-loads                                               (52.32%)
    22.058464017         11,493,321      L1-dcache-load-misses     #   19.30% of all L1-dcache accesses  (52.32%)
    22.058464017             99,882      L2-loads                                                      (31.79%)
    22.058464017             81,963      L2-load-misses            #   72.08% of all LL-cache accesses  (31.79%)
    22.058464017            127,545      LLC-loads                                                     (31.78%)
    22.058464017            101,184      LLC-load-misses           #   88.98% of all LL-cache accesses  (31.78%)
    22.108771881         91,577,956      mem_inst_retired.any                                          (31.81%)
    22.108771881             21,770      branch-misses                                                 (31.81%)
    22.108771881        220,361,449      instructions              #    1.69  insn per cycle           (39.74%)
    22.108771881        130,127,276      cycles                                                        (42.93%)
    22.108771881             16,372      L1-icache-load-misses                                         (50.88%)
    22.108771881         60,815,764      L1-dcache-loads                                               (52.28%)
    22.108771881         12,169,367      L1-dcache-load-misses     #   20.01% of all L1-dcache accesses  (52.28%)
    22.108771881            126,005      L2-loads                                                      (41.18%)
    22.108771881             93,648      L2-load-misses            #   74.47% of all LL-cache accesses  (33.23%)
    22.108771881            125,512      LLC-loads                                                     (31.81%)
    22.108771881             86,380      LLC-load-misses           #   68.69% of all LL-cache accesses  (31.81%)
    22.159109829         83,310,825      mem_inst_retired.any                                          (31.78%)
    22.159109829             62,080      branch-misses                                                 (31.78%)
    22.159109829        175,379,414      instructions              #    1.35  insn per cycle           (39.73%)
    22.159109829        130,307,766      cycles                                                        (39.73%)
    22.159109829              9,567      L1-icache-load-misses                                         (39.73%)
    22.159109829         54,290,910      L1-dcache-loads                                               (46.28%)
    22.159109829         12,858,885      L1-dcache-load-misses     #   23.69% of all L1-dcache accesses  (52.32%)
    22.159109829            116,361      L2-loads                                                      (44.38%)
    22.159109829             89,836      L2-load-misses            #   72.84% of all LL-cache accesses  (44.38%)
    22.159109829            130,295      LLC-loads                                                     (37.85%)
    22.159109829            102,398      LLC-load-misses           #   83.03% of all LL-cache accesses  (31.78%)
    22.209419887         92,713,025      mem_inst_retired.any                                          (34.48%)
    22.209419887             17,869      branch-misses                                                 (31.80%)
    22.209419887        223,663,041      instructions              #    1.72  insn per cycle           (39.75%)
    22.209419887        130,160,438      cycles                                                        (39.75%)
    22.209419887             15,517      L1-icache-load-misses                                         (39.75%)
    22.209419887         65,538,467      L1-dcache-loads                                               (39.75%)
    22.209419887         11,231,669      L1-dcache-load-misses     #   17.14% of all L1-dcache accesses  (41.65%)
    22.209419887            107,495      L2-loads                                                      (41.65%)
    22.209419887             88,533      L2-load-misses            #   75.69% of all LL-cache accesses  (44.34%)
    22.209419887            126,434      LLC-loads                                                     (44.34%)
    22.209419887             89,436      LLC-load-misses           #   76.46% of all LL-cache accesses  (42.46%)
    22.259740164         84,390,898      mem_inst_retired.any                                          (44.36%)
    22.259740164             55,046      branch-misses                                                 (39.09%)
    22.259740164        177,139,732      instructions              #    1.36  insn per cycle           (47.04%)
    22.259740164        130,186,080      cycles                                                        (39.74%)
    22.259740164             15,218      L1-icache-load-misses                                         (39.74%)
    22.259740164         51,198,991      L1-dcache-loads                                               (39.74%)
    22.259740164         13,259,182      L1-dcache-load-misses     #   25.90% of all L1-dcache accesses  (39.74%)
    22.259740164            133,873      L2-loads                                                      (31.79%)
    22.259740164             96,683      L2-load-misses            #   73.98% of all LL-cache accesses  (37.05%)
    22.259740164            127,501      LLC-loads                                                     (44.36%)
    22.259740164             91,697      LLC-load-misses           #   70.17% of all LL-cache accesses  (44.36%)
    22.310073045         88,889,124      mem_inst_retired.any                                          (44.36%)
    22.310073045             33,493      branch-misses                                                 (44.36%)
    22.310073045        209,593,484      instructions              #    1.61  insn per cycle           (52.31%)
    22.310073045        130,195,251      cycles                                                        (51.68%)
    22.310073045             12,423      L1-icache-load-misses                                         (43.74%)
    22.310073045         65,316,277      L1-dcache-loads                                               (39.74%)
    22.310073045         11,248,296      L1-dcache-load-misses     #   17.22% of all L1-dcache accesses  (39.74%)
    22.310073045            101,412      L2-loads                                                      (31.79%)
    22.310073045             88,950      L2-load-misses            #   74.93% of all LL-cache accesses  (31.79%)
    22.310073045            136,010      LLC-loads                                                     (32.40%)
    22.310073045             93,219      LLC-load-misses           #   78.53% of all LL-cache accesses  (40.35%)
    22.360390175         92,636,712      mem_inst_retired.any                                          (35.78%)
    22.360390175             28,884      branch-misses                                                 (43.70%)
    22.360390175        197,108,013      instructions              #    1.52  insn per cycle           (52.29%)
    22.360390175        130,031,744      cycles                                                        (52.28%)
    22.360390175             20,260      L1-icache-load-misses                                         (52.29%)
    22.360390175         52,615,050      L1-dcache-loads                                               (48.33%)
    22.360390175         13,120,791      L1-dcache-load-misses     #   24.94% of all L1-dcache accesses  (40.42%)
    22.360390175            135,233      L2-loads                                                      (31.80%)
    22.360390175             95,894      L2-load-misses            #   73.25% of all LL-cache accesses  (31.80%)
    22.360390175            126,604      LLC-loads                                                     (31.81%)
    22.360390175             81,170      LLC-load-misses           #   62.00% of all LL-cache accesses  (31.80%)
    22.410830273         75,173,683      mem_inst_retired.any                                          (31.72%)
    22.410830273             57,977      branch-misses                                                 (31.72%)
    22.410830273        169,849,165      instructions              #    1.30  insn per cycle           (46.95%)
    22.410830273        130,428,559      cycles                                                        (52.43%)
    22.410830273             18,604      L1-icache-load-misses                                         (52.42%)
    22.410830273         54,266,803      L1-dcache-loads                                               (52.42%)
    22.410830273         10,671,026      L1-dcache-load-misses     #   19.66% of all L1-dcache accesses  (52.41%)
    22.410830273             92,695      L2-loads                                                      (31.72%)
    22.410830273             81,825      L2-load-misses            #   74.47% of all LL-cache accesses  (31.73%)
    22.410830273            127,063      LLC-loads                                                     (31.73%)
    22.410830273             98,265      LLC-load-misses           #   89.43% of all LL-cache accesses  (31.72%)
    22.461137986         90,164,684      mem_inst_retired.any                                          (31.81%)
    22.461137986             27,213      branch-misses                                                 (31.81%)
    22.461137986        215,885,490      instructions              #    1.66  insn per cycle           (39.76%)
    22.461137986        130,190,035      cycles                                                        (42.22%)
    22.461137986             11,500      L1-icache-load-misses                                         (50.17%)
    22.461137986         60,423,243      L1-dcache-loads                                               (52.29%)
    22.461137986         12,106,181      L1-dcache-load-misses     #   20.04% of all L1-dcache accesses  (52.29%)
    22.461137986            125,469      L2-loads                                                      (41.89%)
    22.461137986             95,701      L2-load-misses            #   74.49% of all LL-cache accesses  (33.94%)
    22.461137986            131,483      LLC-loads                                                     (31.81%)
    22.461137986             92,287      LLC-load-misses           #   71.83% of all LL-cache accesses  (31.81%)
    22.511446965         80,413,276      mem_inst_retired.any                                          (31.80%)
    22.511446965             61,708      branch-misses                                                 (31.80%)
    22.511446965        167,900,298      instructions              #    1.29  insn per cycle           (39.76%)
    22.511446965        130,187,650      cycles                                                        (39.75%)
    22.511446965             10,830      L1-icache-load-misses                                         (39.76%)
    22.511446965         52,321,544      L1-dcache-loads                                               (45.57%)
    22.511446965         12,514,060      L1-dcache-load-misses     #   23.92% of all L1-dcache accesses  (52.29%)
    22.511446965            111,742      L2-loads                                                      (44.34%)
    22.511446965             84,786      L2-load-misses            #   71.33% of all LL-cache accesses  (44.34%)
    22.511446965            125,999      LLC-loads                                                     (38.55%)
    22.511446965            100,077      LLC-load-misses           #   84.19% of all LL-cache accesses  (31.81%)
    22.561765037         89,827,331      mem_inst_retired.any                                          (35.16%)
    22.561765037             26,092      branch-misses                                                 (31.79%)
    22.561765037        218,202,581      instructions              #    1.68  insn per cycle           (39.74%)
    22.561765037        130,250,948      cycles                                                        (39.74%)
    22.561765037              8,817      L1-icache-load-misses                                         (39.75%)
    22.561765037         66,096,747      L1-dcache-loads                                               (39.75%)
    22.561765037         10,947,686      L1-dcache-load-misses     #   16.56% of all L1-dcache accesses  (40.97%)
    22.561765037            102,278      L2-loads                                                      (40.97%)
    22.561765037             82,511      L2-load-misses            #   73.79% of all LL-cache accesses  (44.35%)
    22.561765037            121,365      LLC-loads                                                     (44.35%)
    22.561765037             92,568      LLC-load-misses           #   82.78% of all LL-cache accesses  (43.14%)
    22.612136490         83,883,061      mem_inst_retired.any                                          (44.41%)
    22.612136490             58,804      branch-misses                                                 (39.84%)
    22.612136490        175,982,511      instructions              #    1.35  insn per cycle           (47.78%)
    22.612136490        130,356,761      cycles                                                        (39.84%)
    22.612136490             10,054      L1-icache-load-misses                                         (39.70%)
    22.612136490         51,471,551      L1-dcache-loads                                               (39.71%)
    22.612136490         13,417,234      L1-dcache-load-misses     #   26.07% of all L1-dcache accesses  (39.70%)
    22.612136490            135,430      L2-loads                                                      (31.76%)
    22.612136490            100,900      L2-load-misses            #   74.26% of all LL-cache accesses  (36.32%)
    22.612136490            136,313      LLC-loads                                                     (44.26%)
    22.612136490             98,160      LLC-load-misses           #   72.24% of all LL-cache accesses  (44.41%)
    22.662438157         88,280,580      mem_inst_retired.any                                          (44.34%)
    22.662438157             36,621      branch-misses                                                 (44.34%)
    22.662438157        209,419,651      instructions              #    1.61  insn per cycle           (52.29%)
    22.662438157        130,231,792      cycles                                                        (52.29%)
    22.662438157              9,677      L1-icache-load-misses                                         (44.49%)
    22.662438157         66,475,222      L1-dcache-loads                                               (39.75%)
    22.662438157         11,105,533      L1-dcache-load-misses     #   16.71% of all L1-dcache accesses  (39.76%)
    22.662438157            102,532      L2-loads                                                      (31.80%)
    22.662438157             84,658      L2-load-misses            #   72.32% of all LL-cache accesses  (31.80%)
    22.662438157            131,583      LLC-loads                                                     (31.80%)
    22.662438157             96,075      LLC-load-misses           #   82.08% of all LL-cache accesses  (39.60%)
#           time             counts unit events
    22.712762656         93,462,329      mem_inst_retired.any                                          (35.04%)
    22.712762656             29,707      branch-misses                                                 (42.98%)
    22.712762656        203,685,306      instructions              #    1.56  insn per cycle           (52.30%)
    22.712762656        130,227,092      cycles                                                        (52.30%)
    22.712762656             10,737      L1-icache-load-misses                                         (52.30%)
    22.712762656         54,548,664      L1-dcache-loads                                               (49.09%)
    22.712762656         13,264,191      L1-dcache-load-misses     #   24.32% of all L1-dcache accesses  (41.14%)
    22.712762656            133,723      L2-loads                                                      (31.80%)
    22.712762656             98,117      L2-load-misses            #   75.26% of all LL-cache accesses  (31.80%)
    22.712762656            127,019      LLC-loads                                                     (31.80%)
    22.712762656             84,918      LLC-load-misses           #   65.14% of all LL-cache accesses  (31.80%)
    22.763076860         83,067,132      mem_inst_retired.any                                          (31.80%)
    22.763076860             60,938      branch-misses                                                 (31.80%)
    22.763076860        183,467,050      instructions              #    1.41  insn per cycle           (46.32%)
    22.763076860        130,256,915      cycles                                                        (52.30%)
    22.763076860              9,104      L1-icache-load-misses                                         (52.30%)
    22.763076860         59,585,727      L1-dcache-loads                                               (52.30%)
    22.763076860         11,833,008      L1-dcache-load-misses     #   19.86% of all L1-dcache accesses  (52.30%)
    22.763076860             99,138      L2-loads                                                      (31.80%)
    22.763076860             88,643      L2-load-misses            #   76.14% of all LL-cache accesses  (31.80%)
    22.763076860            133,696      LLC-loads                                                     (31.80%)
    22.763076860            103,234      LLC-load-misses           #   88.68% of all LL-cache accesses  (31.80%)
    22.813375231         96,662,457      mem_inst_retired.any                                          (31.81%)
    22.813375231             15,265      branch-misses                                                 (31.81%)
    22.813375231        229,387,046      instructions              #    1.76  insn per cycle           (39.76%)
    22.813375231        130,184,996      cycles                                                        (41.73%)
    22.813375231             11,114      L1-icache-load-misses                                         (49.68%)
    22.813375231         61,500,330      L1-dcache-loads                                               (52.28%)
    22.813375231         12,254,088      L1-dcache-load-misses     #   19.93% of all L1-dcache accesses  (52.28%)
    22.813375231            116,060      L2-loads                                                      (42.38%)
    22.813375231             92,857      L2-load-misses            #   77.75% of all LL-cache accesses  (34.44%)
    22.813375231            122,805      LLC-loads                                                     (31.80%)
    22.813375231             80,863      LLC-load-misses           #   67.71% of all LL-cache accesses  (31.81%)
    22.863808912         83,373,029      mem_inst_retired.any                                          (31.72%)
    22.863808912             60,053      branch-misses                                                 (31.72%)
    22.863808912        172,888,834      instructions              #    1.32  insn per cycle           (39.65%)
    22.863808912        130,514,793      cycles                                                        (39.65%)
    22.863808912              9,439      L1-icache-load-misses                                         (39.65%)
    22.863808912         52,016,256      L1-dcache-loads                                               (44.99%)
    22.863808912         12,853,031      L1-dcache-load-misses     #   24.71% of all L1-dcache accesses  (52.42%)
    22.863808912            132,173      L2-loads                                                      (44.50%)
    22.863808912             98,521      L2-load-misses            #   72.38% of all LL-cache accesses  (44.49%)
    22.863808912            140,069      LLC-loads                                                     (39.18%)
    22.863808912            103,502      LLC-load-misses           #   76.04% of all LL-cache accesses  (31.72%)
    22.914144068         90,512,502      mem_inst_retired.any                                          (35.90%)
    22.914144068             14,538      branch-misses                                                 (31.78%)
    22.914144068        222,900,776      instructions              #    1.71  insn per cycle           (39.73%)
    22.914144068        130,255,010      cycles                                                        (39.73%)
    22.914144068             10,147      L1-icache-load-misses                                         (39.73%)
    22.914144068         64,147,291      L1-dcache-loads                                               (39.74%)
    22.914144068         10,973,787      L1-dcache-load-misses     #   17.11% of all L1-dcache accesses  (40.24%)
    22.914144068            110,471      L2-loads                                                      (40.22%)
    22.914144068             90,291      L2-load-misses            #   75.51% of all LL-cache accesses  (44.36%)
    22.914144068            128,675      LLC-loads                                                     (44.35%)
    22.914144068             89,301      LLC-load-misses           #   74.68% of all LL-cache accesses  (43.89%)
    22.964451676         77,748,257      mem_inst_retired.any                                          (44.34%)
    22.964451676             56,311      branch-misses                                                 (40.52%)
    22.964451676        165,352,212      instructions              #    1.27  insn per cycle           (48.47%)
    22.964451676        130,119,061      cycles                                                        (40.52%)
    22.964451676              9,997      L1-icache-load-misses                                         (39.75%)
    22.964451676         46,304,827      L1-dcache-loads                                               (39.75%)
    22.964451676         11,745,362      L1-dcache-load-misses     #   25.37% of all L1-dcache accesses  (39.75%)
    22.964451676            133,452      L2-loads                                                      (31.81%)
    22.964451676             99,727      L2-load-misses            #   75.41% of all LL-cache accesses  (35.62%)
    22.964451676            131,032      LLC-loads                                                     (43.56%)
    22.964451676             97,216      LLC-load-misses           #   73.51% of all LL-cache accesses  (44.34%)
    23.014782383         79,064,468      mem_inst_retired.any                                          (44.37%)
    23.014782383             40,265      branch-misses                                                 (44.37%)
    23.014782383        180,222,318      instructions              #    1.38  insn per cycle           (52.32%)
    23.014782383        130,180,622      cycles                                                        (52.32%)
    23.014782383             18,317      L1-icache-load-misses                                         (45.15%)
    23.014782383         60,376,593      L1-dcache-loads                                               (39.73%)
    23.014782383         10,233,392      L1-dcache-load-misses     #   16.95% of all L1-dcache accesses  (39.73%)
    23.014782383             80,803      L2-loads                                                      (31.79%)
    23.014782383             71,072      L2-load-misses            #   76.58% of all LL-cache accesses  (31.79%)
    23.014782383            104,823      LLC-loads                                                     (31.79%)
    23.014782383             88,915      LLC-load-misses           #   95.80% of all LL-cache accesses  (38.95%)
    23.065116907         83,350,049      mem_inst_retired.any                                          (34.34%)
    23.065116907             46,366      branch-misses                                                 (42.28%)
    23.065116907        182,836,097      instructions              #    1.40  insn per cycle           (52.31%)
    23.065116907        130,152,774      cycles                                                        (52.31%)
    23.065116907             20,131      L1-icache-load-misses                                         (52.31%)
    23.065116907         52,278,624      L1-dcache-loads                                               (49.79%)
    23.065116907         12,669,752      L1-dcache-load-misses     #   24.24% of all L1-dcache accesses  (41.84%)
    23.065116907            130,215      L2-loads                                                      (31.79%)
    23.065116907             95,855      L2-load-misses            #   74.11% of all LL-cache accesses  (31.80%)
    23.065116907            128,472      LLC-loads                                                     (31.79%)
    23.065116907             94,327      LLC-load-misses           #   72.93% of all LL-cache accesses  (31.79%)
    23.115421278         83,864,937      mem_inst_retired.any                                          (31.81%)
    23.115421278             65,478      branch-misses                                                 (31.80%)
    23.115421278        178,785,885      instructions              #    1.37  insn per cycle           (45.63%)
    23.115421278        130,244,170      cycles                                                        (52.29%)
    23.115421278             10,005      L1-icache-load-misses                                         (52.29%)
    23.115421278         59,764,214      L1-dcache-loads                                               (52.29%)
    23.115421278         11,784,738      L1-dcache-load-misses     #   19.72% of all L1-dcache accesses  (52.29%)
    23.115421278             77,316      L2-loads                                                      (31.81%)
    23.115421278             67,688      L2-load-misses            #   75.92% of all LL-cache accesses  (31.81%)
    23.115421278            100,989      LLC-loads                                                     (31.81%)
    23.115421278             89,661      LLC-load-misses           #  100.57% of all LL-cache accesses  (31.81%)
    23.165728931         89,220,623      mem_inst_retired.any                                          (31.81%)
    23.165728931             36,069      branch-misses                                                 (31.81%)
    23.165728931        211,742,782      instructions              #    1.63  insn per cycle           (39.76%)
    23.165728931        130,203,062      cycles                                                        (41.05%)
    23.165728931              9,887      L1-icache-load-misses                                         (49.00%)
    23.165728931         61,409,609      L1-dcache-loads                                               (52.28%)
    23.165728931         12,303,455      L1-dcache-load-misses     #   20.04% of all L1-dcache accesses  (52.28%)
    23.165728931            122,643      L2-loads                                                      (43.06%)
    23.165728931            100,937      L2-load-misses            #   79.70% of all LL-cache accesses  (35.11%)
    23.165728931            130,659      LLC-loads                                                     (31.81%)
    23.165728931             95,744      LLC-load-misses           #   75.60% of all LL-cache accesses  (31.81%)
    23.216048652         81,604,968      mem_inst_retired.any                                          (31.80%)
    23.216048652             63,312      branch-misses                                                 (31.79%)
    23.216048652        169,464,464      instructions              #    1.30  insn per cycle           (39.74%)
    23.216048652        130,231,291      cycles                                                        (39.75%)
    23.216048652             11,555      L1-icache-load-misses                                         (39.75%)
    23.216048652         52,808,088      L1-dcache-loads                                               (44.39%)
    23.216048652         12,506,429      L1-dcache-load-misses     #   23.68% of all L1-dcache accesses  (52.31%)
    23.216048652            107,047      L2-loads                                                      (44.35%)
    23.216048652             79,188      L2-load-misses            #   70.73% of all LL-cache accesses  (44.35%)
    23.216048652            116,877      LLC-loads                                                     (39.73%)
    23.216048652             95,362      LLC-load-misses           #   85.17% of all LL-cache accesses  (31.80%)
    23.266353917         82,754,510      mem_inst_retired.any                                          (36.34%)
    23.266353917             32,848      branch-misses                                                 (31.80%)
    23.266353917        205,760,172      instructions              #    1.58  insn per cycle           (39.75%)
    23.266353917        130,218,796      cycles                                                        (39.76%)
    23.266353917              8,342      L1-icache-load-misses                                         (39.76%)
    23.266353917         66,551,629      L1-dcache-loads                                               (39.76%)
    23.266353917         10,998,617      L1-dcache-load-misses     #   16.53% of all L1-dcache accesses  (39.79%)
    23.266353917             92,959      L2-loads                                                      (39.79%)
    23.266353917             82,071      L2-load-misses            #   79.79% of all LL-cache accesses  (44.34%)
    23.266353917            112,771      LLC-loads                                                     (44.33%)
    23.266353917             90,908      LLC-load-misses           #   88.38% of all LL-cache accesses  (44.32%)
    23.316659680         76,770,494      mem_inst_retired.any                                          (44.32%)
    23.316659680             60,821      branch-misses                                                 (40.91%)
    23.316659680        161,308,965      instructions              #    1.24  insn per cycle           (48.87%)
    23.316659680        130,044,813      cycles                                                        (40.96%)
    23.316659680             14,366      L1-icache-load-misses                                         (39.78%)
    23.316659680         50,241,191      L1-dcache-loads                                               (39.77%)
    23.316659680         12,670,124      L1-dcache-load-misses     #   25.22% of all L1-dcache accesses  (39.78%)
    23.316659680            123,041      L2-loads                                                      (31.81%)
    23.316659680             93,034      L2-load-misses            #   73.77% of all LL-cache accesses  (35.20%)
    23.316659680            129,175      LLC-loads                                                     (43.12%)
    23.316659680             96,577      LLC-load-misses           #   76.58% of all LL-cache accesses  (44.31%)
    23.366969236         81,257,828      mem_inst_retired.any                                          (44.35%)
    23.366969236             49,491      branch-misses                                                 (44.35%)
    23.366969236        183,213,775      instructions              #    1.41  insn per cycle           (52.30%)
    23.366969236        130,169,235      cycles                                                        (52.30%)
    23.366969236             15,882      L1-icache-load-misses                                         (45.53%)
    23.366969236         64,144,317      L1-dcache-loads                                               (39.75%)
    23.366969236         10,788,701      L1-dcache-load-misses     #   16.82% of all L1-dcache accesses  (39.75%)
    23.366969236             79,255      L2-loads                                                      (31.80%)
    23.366969236             65,666      L2-load-misses            #   73.26% of all LL-cache accesses  (31.80%)
    23.366969236            100,019      LLC-loads                                                     (31.80%)
    23.366969236             86,851      LLC-load-misses           #   96.89% of all LL-cache accesses  (38.55%)
    23.417289216         85,689,707      mem_inst_retired.any                                          (33.98%)
    23.417289216             45,783      branch-misses                                                 (41.92%)
    23.417289216        188,472,119      instructions              #    1.45  insn per cycle           (52.32%)
    23.417289216        130,229,551      cycles                                                        (52.31%)
    23.417289216             14,831      L1-icache-load-misses                                         (52.31%)
    23.417289216         53,438,912      L1-dcache-loads                                               (50.15%)
    23.417289216         13,222,465      L1-dcache-load-misses     #   24.74% of all L1-dcache accesses  (42.20%)
    23.417289216            132,413      L2-loads                                                      (31.79%)
    23.417289216             98,135      L2-load-misses            #   73.92% of all LL-cache accesses  (31.79%)
    23.417289216            133,097      LLC-loads                                                     (31.79%)
    23.417289216             96,859      LLC-load-misses           #   72.96% of all LL-cache accesses  (31.79%)
    23.467608448         81,626,816      mem_inst_retired.any                                          (31.80%)
    23.467608448            100,283      branch-misses                                                 (31.80%)
    23.467608448        174,491,905      instructions              #    1.34  insn per cycle           (45.25%)
    23.467608448        130,203,306      cycles                                                        (52.29%)
    23.467608448             22,910      L1-icache-load-misses                                         (52.30%)
    23.467608448         60,659,123      L1-dcache-loads                                               (52.30%)
    23.467608448          9,177,675      L1-dcache-load-misses     #   15.13% of all L1-dcache accesses  (52.30%)
    23.467608448            200,870      L2-loads                                                      (31.80%)
    23.467608448            235,164      L2-load-misses            #   99.33% of all LL-cache accesses  (31.80%)
    23.467608448            272,625      LLC-loads                                                     (31.80%)
    23.467608448            243,419      LLC-load-misses           #  102.82% of all LL-cache accesses  (31.80%)
    23.518105875         63,907,480      mem_inst_retired.any                                          (31.68%)
    23.518105875             44,259      branch-misses                                                 (31.69%)
    23.518105875        131,249,322      instructions              #    1.01  insn per cycle           (39.61%)
    23.518105875        130,486,212      cycles                                                        (40.51%)
    23.518105875             28,181      L1-icache-load-misses                                         (48.43%)
    23.518105875         40,071,812      L1-dcache-loads                                               (52.47%)
    23.518105875          9,276,678      L1-dcache-load-misses     #   23.15% of all L1-dcache accesses  (52.47%)
    23.518105875             88,813      L2-loads                                                      (43.68%)
    23.518105875             76,873      L2-load-misses            #   74.95% of all LL-cache accesses  (35.75%)
    23.518105875            116,315      LLC-loads                                                     (31.69%)
    23.518105875             84,303      LLC-load-misses           #   82.20% of all LL-cache accesses  (31.69%)
    23.568435241         73,356,619      mem_inst_retired.any                                          (31.78%)
    23.568435241             47,704      branch-misses                                                 (31.79%)
    23.568435241        185,153,129      instructions              #    1.42  insn per cycle           (39.73%)
    23.568435241        130,232,124      cycles                                                        (39.74%)
    23.568435241             10,344      L1-icache-load-misses                                         (39.74%)
    23.568435241         63,634,672      L1-dcache-loads                                               (43.64%)
    23.568435241         11,026,858      L1-dcache-load-misses     #   17.33% of all L1-dcache accesses  (51.58%)
    23.568435241             88,996      L2-loads                                                      (44.36%)
    23.568435241             66,659      L2-load-misses            #   69.85% of all LL-cache accesses  (44.36%)
    23.568435241            101,875      LLC-loads                                                     (40.48%)
    23.568435241             76,762      LLC-load-misses           #   80.43% of all LL-cache accesses  (32.54%)
    23.618757064         86,207,474      mem_inst_retired.any                                          (37.12%)
    23.618757064             64,932      branch-misses                                                 (31.80%)
    23.618757064        171,122,631      instructions              #    1.31  insn per cycle           (39.75%)
    23.618757064        130,245,079      cycles                                                        (39.75%)
    23.618757064              9,137      L1-icache-load-misses                                         (39.75%)
    23.618757064         52,131,193      L1-dcache-loads                                               (39.75%)
    23.618757064         13,572,086      L1-dcache-load-misses     #   26.03% of all L1-dcache accesses  (39.75%)
    23.618757064            124,239      L2-loads                                                      (39.01%)
    23.618757064             83,537      L2-load-misses            #   70.03% of all LL-cache accesses  (44.35%)
    23.618757064            114,328      LLC-loads                                                     (44.35%)
    23.618757064             86,683      LLC-load-misses           #   72.67% of all LL-cache accesses  (44.35%)
    23.669072599         85,610,521      mem_inst_retired.any                                          (44.37%)
    23.669072599             51,038      branch-misses                                                 (41.76%)
    23.669072599        191,398,041      instructions              #    1.47  insn per cycle           (49.67%)
    23.669072599        130,143,026      cycles                                                        (41.72%)
    23.669072599             21,732      L1-icache-load-misses                                         (39.72%)
    23.669072599         65,450,003      L1-dcache-loads                                               (39.72%)
    23.669072599         11,055,934      L1-dcache-load-misses     #   16.89% of all L1-dcache accesses  (39.72%)
    23.669072599             76,904      L2-loads                                                      (31.81%)
    23.669072599             68,977      L2-load-misses            #   74.05% of all LL-cache accesses  (34.40%)
    23.669072599            109,389      LLC-loads                                                     (42.35%)
    23.669072599             90,586      LLC-load-misses           #   97.25% of all LL-cache accesses  (44.37%)
    23.719399404         86,380,054      mem_inst_retired.any                                          (44.37%)
    23.719399404             55,281      branch-misses                                                 (44.37%)
    23.719399404        181,638,117      instructions              #    1.39  insn per cycle           (52.32%)
    23.719399404        130,308,889      cycles                                                        (52.32%)
    23.719399404              9,711      L1-icache-load-misses                                         (46.38%)
    23.719399404         51,911,253      L1-dcache-loads                                               (39.74%)
    23.719399404         13,606,397      L1-dcache-load-misses     #   26.21% of all L1-dcache accesses  (39.74%)
    23.719399404            132,386      L2-loads                                                      (31.79%)
    23.719399404             98,927      L2-load-misses            #   74.47% of all LL-cache accesses  (31.79%)
    23.719399404            133,284      LLC-loads                                                     (31.79%)
    23.719399404             97,828      LLC-load-misses           #   73.65% of all LL-cache accesses  (37.72%)
    23.769749226         65,219,769      mem_inst_retired.any                                          (33.11%)
    23.769749226             39,218      branch-misses                                                 (41.05%)
    23.769749226        152,735,116      instructions              #    1.17  insn per cycle           (52.33%)
    23.769749226        130,124,691      cycles                                                        (52.33%)
    23.769749226             19,848      L1-icache-load-misses                                         (52.33%)
    23.769749226         51,183,680      L1-dcache-loads                                               (51.03%)
    23.769749226          8,987,291      L1-dcache-load-misses     #   17.56% of all L1-dcache accesses  (43.08%)
    23.769749226             81,872      L2-loads                                                      (31.77%)
    23.769749226             60,641      L2-load-misses            #   71.12% of all LL-cache accesses  (31.78%)
    23.769749226             88,669      LLC-loads                                                     (31.78%)
    23.769749226             70,692      LLC-load-misses           #   82.90% of all LL-cache accesses  (31.78%)
    23.820077587         60,754,894      mem_inst_retired.any                                          (31.78%)
    23.820077587             51,185      branch-misses                                                 (31.78%)
    23.820077587        137,108,252      instructions              #    1.05  insn per cycle           (44.33%)
    23.820077587        130,134,436      cycles                                                        (52.28%)
    23.820077587             19,017      L1-icache-load-misses                                         (52.31%)
    23.820077587         40,897,457      L1-dcache-loads                                               (52.32%)
    23.820077587         10,582,491      L1-dcache-load-misses     #   25.88% of all L1-dcache accesses  (52.32%)
    23.820077587            127,428      L2-loads                                                      (31.85%)
    23.820077587             86,440      L2-load-misses            #   67.15% of all LL-cache accesses  (31.79%)
    23.820077587            130,010      LLC-loads                                                     (31.79%)
    23.820077587             88,811      LLC-load-misses           #   69.00% of all LL-cache accesses  (31.79%)
    23.870421439         80,907,071      mem_inst_retired.any                                          (31.79%)
    23.870421439              5,714      branch-misses                                                 (31.78%)
    23.870421439        195,542,124      instructions              #    1.50  insn per cycle           (39.73%)
    23.870421439        130,114,247      cycles                                                        (39.73%)
    23.870421439             15,292      L1-icache-load-misses                                         (47.64%)
    23.870421439         53,669,690      L1-dcache-loads                                               (52.32%)
    23.870421439         10,991,334      L1-dcache-load-misses     #   20.48% of all L1-dcache accesses  (52.32%)
    23.870421439            109,700      L2-loads                                                      (44.37%)
    23.870421439             65,993      L2-load-misses            #   72.13% of all LL-cache accesses  (36.49%)
    23.870421439             73,273      LLC-loads                                                     (31.79%)
    23.870421439             49,341      LLC-load-misses           #   53.93% of all LL-cache accesses  (31.79%)
    23.920739529         83,324,171      mem_inst_retired.any                                          (31.80%)
    23.920739529             63,857      branch-misses                                                 (31.80%)
    23.920739529        173,829,047      instructions              #    1.33  insn per cycle           (39.75%)
    23.920739529        130,231,135      cycles                                                        (39.75%)
    23.920739529              9,310      L1-icache-load-misses                                         (39.75%)
    23.920739529         52,562,658      L1-dcache-loads                                               (43.01%)
    23.920739529         13,271,961      L1-dcache-load-misses     #   25.25% of all L1-dcache accesses  (50.96%)
    23.920739529            124,038      L2-loads                                                      (44.35%)
    23.920739529             91,976      L2-load-misses            #   73.89% of all LL-cache accesses  (44.35%)
    23.920739529            124,911      LLC-loads                                                     (41.10%)
    23.920739529             97,526      LLC-load-misses           #   78.35% of all LL-cache accesses  (33.16%)
#           time             counts unit events
    23.971046771        100,652,052      mem_inst_retired.any                                          (37.72%)
    23.971046771              6,697      branch-misses                                                 (31.80%)
    23.971046771        230,948,090      instructions              #    1.77  insn per cycle           (39.75%)
    23.971046771        130,243,087      cycles                                                        (39.75%)
    23.971046771              8,781      L1-icache-load-misses                                         (39.75%)
    23.971046771         57,075,915      L1-dcache-loads                                               (39.75%)
    23.971046771         13,120,149      L1-dcache-load-misses     #   22.99% of all L1-dcache accesses  (39.75%)
    23.971046771            129,638      L2-loads                                                      (38.41%)
    23.971046771             84,415      L2-load-misses            #   73.21% of all LL-cache accesses  (44.34%)
    23.971046771            100,982      LLC-loads                                                     (44.34%)
    23.971046771             67,464      LLC-load-misses           #   58.51% of all LL-cache accesses  (44.34%)
    24.021355860         92,857,827      mem_inst_retired.any                                          (44.35%)
    24.021355860             49,555      branch-misses                                                 (42.31%)
    24.021355860        188,911,540      instructions              #    1.45  insn per cycle           (50.27%)
    24.021355860        130,235,619      cycles                                                        (42.32%)
    24.021355860              8,626      L1-icache-load-misses                                         (39.75%)
    24.021355860         53,479,490      L1-dcache-loads                                               (39.75%)
    24.021355860         12,921,927      L1-dcache-load-misses     #   24.16% of all L1-dcache accesses  (39.75%)
    24.021355860            101,476      L2-loads                                                      (31.80%)
    24.021355860             66,527      L2-load-misses            #   69.86% of all LL-cache accesses  (33.82%)
    24.021355860             88,974      LLC-loads                                                     (41.77%)
    24.021355860             71,714      LLC-load-misses           #   75.31% of all LL-cache accesses  (44.35%)
    24.071676512         89,516,385      mem_inst_retired.any                                          (44.36%)
    24.071676512             37,272      branch-misses                                                 (44.36%)
    24.071676512        200,689,888      instructions              #    1.54  insn per cycle           (52.31%)
    24.071676512        130,292,728      cycles                                                        (52.31%)
    24.071676512              7,913      L1-icache-load-misses                                         (46.93%)
    24.071676512         55,720,287      L1-dcache-loads                                               (39.74%)
    24.071676512         13,488,279      L1-dcache-load-misses     #   24.21% of all L1-dcache accesses  (39.74%)
    24.071676512            136,988      L2-loads                                                      (31.80%)
    24.071676512             98,524      L2-load-misses            #   72.46% of all LL-cache accesses  (31.79%)
    24.071676512            134,966      LLC-loads                                                     (31.79%)
    24.071676512             96,895      LLC-load-misses           #   71.26% of all LL-cache accesses  (37.16%)
    24.121996227        103,786,062      mem_inst_retired.any                                          (32.58%)
    24.121996227             21,946      branch-misses                                                 (40.53%)
    24.121996227        207,429,744      instructions              #    1.59  insn per cycle           (52.30%)
    24.121996227        130,238,110      cycles                                                        (52.30%)
    24.121996227             10,759      L1-icache-load-misses                                         (52.30%)
    24.121996227         56,335,003      L1-dcache-loads                                               (51.54%)
    24.121996227         12,680,571      L1-dcache-load-misses     #   22.51% of all L1-dcache accesses  (43.60%)
    24.121996227             92,321      L2-loads                                                      (31.80%)
    24.121996227             58,793      L2-load-misses            #   72.26% of all LL-cache accesses  (31.80%)
    24.121996227             70,398      LLC-loads                                                     (31.80%)
    24.121996227             59,230      LLC-load-misses           #   72.80% of all LL-cache accesses  (31.80%)
    24.172296200         82,814,647      mem_inst_retired.any                                          (31.81%)
    24.172296200             60,429      branch-misses                                                 (31.81%)
    24.172296200        168,730,362      instructions              #    1.30  insn per cycle           (43.89%)
    24.172296200        130,139,041      cycles                                                        (51.83%)
    24.172296200             14,052      L1-icache-load-misses                                         (52.28%)
    24.172296200         50,146,674      L1-dcache-loads                                               (52.28%)
    24.172296200         13,479,561      L1-dcache-load-misses     #   26.88% of all L1-dcache accesses  (52.28%)
    24.172296200            131,682      L2-loads                                                      (32.28%)
    24.172296200             98,197      L2-load-misses            #   73.80% of all LL-cache accesses  (31.81%)
    24.172296200            134,445      LLC-loads                                                     (31.81%)
    24.172296200            100,107      LLC-load-misses           #   75.23% of all LL-cache accesses  (31.81%)
    24.222610263        102,814,578      mem_inst_retired.any                                          (31.81%)
    24.222610263             13,889      branch-misses                                                 (31.81%)
    24.222610263        208,966,855      instructions              #    1.61  insn per cycle           (39.76%)
    24.222610263        130,184,067      cycles                                                        (39.76%)
    24.222610263             11,058      L1-icache-load-misses                                         (47.27%)
    24.222610263         53,997,452      L1-dcache-loads                                               (52.29%)
    24.222610263         12,603,917      L1-dcache-load-misses     #   23.34% of all L1-dcache accesses  (52.28%)
    24.222610263             97,854      L2-loads                                                      (44.33%)
    24.222610263             61,934      L2-load-misses            #   74.99% of all LL-cache accesses  (36.85%)
    24.222610263             67,335      LLC-loads                                                     (31.81%)
    24.222610263             59,484      LLC-load-misses           #   72.02% of all LL-cache accesses  (31.81%)
    24.272910439         83,411,925      mem_inst_retired.any                                          (31.80%)
    24.272910439             62,685      branch-misses                                                 (31.80%)
    24.272910439        172,336,469      instructions              #    1.32  insn per cycle           (39.75%)
    24.272910439        130,143,728      cycles                                                        (39.75%)
    24.272910439              8,725      L1-icache-load-misses                                         (39.77%)
    24.272910439         55,000,444      L1-dcache-loads                                               (42.66%)
    24.272910439         12,391,433      L1-dcache-load-misses     #   22.53% of all L1-dcache accesses  (50.62%)
    24.272910439            107,779      L2-loads                                                      (44.34%)
    24.272910439             83,934      L2-load-misses            #   73.34% of all LL-cache accesses  (44.34%)
    24.272910439            121,111      LLC-loads                                                     (41.46%)
    24.272910439             97,380      LLC-load-misses           #   85.09% of all LL-cache accesses  (33.49%)
    24.323208345         99,514,640      mem_inst_retired.any                                          (38.05%)
    24.323208345             17,112      branch-misses                                                 (31.81%)
    24.323208345        204,014,420      instructions              #    1.57  insn per cycle           (39.76%)
    24.323208345        130,196,422      cycles                                                        (39.75%)
    24.323208345              9,260      L1-icache-load-misses                                         (39.76%)
    24.323208345         51,501,489      L1-dcache-loads                                               (39.76%)
    24.323208345         13,571,011      L1-dcache-load-misses     #   26.35% of all L1-dcache accesses  (39.76%)
    24.323208345            121,636      L2-loads                                                      (38.08%)
    24.323208345             84,184      L2-load-misses            #   72.76% of all LL-cache accesses  (44.34%)
    24.323208345            109,766      LLC-loads                                                     (44.34%)
    24.323208345             73,030      LLC-load-misses           #   63.12% of all LL-cache accesses  (44.33%)
    24.373509598         89,165,898      mem_inst_retired.any                                          (44.33%)
    24.373509598             47,833      branch-misses                                                 (42.63%)
    24.373509598        175,833,398      instructions              #    1.35  insn per cycle           (50.58%)
    24.373509598        130,175,991      cycles                                                        (42.63%)
    24.373509598              7,983      L1-icache-load-misses                                         (39.76%)
    24.373509598         55,820,712      L1-dcache-loads                                               (39.76%)
    24.373509598         11,923,129      L1-dcache-load-misses     #   21.36% of all L1-dcache accesses  (39.76%)
    24.373509598             80,395      L2-loads                                                      (31.81%)
    24.373509598             56,847      L2-load-misses            #   65.62% of all LL-cache accesses  (33.50%)
    24.373509598             92,868      LLC-loads                                                     (41.45%)
    24.373509598             77,080      LLC-load-misses           #   88.97% of all LL-cache accesses  (44.34%)
    24.423843397         80,292,776      mem_inst_retired.any                                          (44.38%)
    24.423843397             39,545      branch-misses                                                 (44.37%)
    24.423843397        172,454,223      instructions              #    1.32  insn per cycle           (52.32%)
    24.423843397        130,254,095      cycles                                                        (52.32%)
    24.423843397              9,823      L1-icache-load-misses                                         (47.24%)
    24.423843397         48,036,288      L1-dcache-loads                                               (39.73%)
    24.423843397         12,631,146      L1-dcache-load-misses     #   26.30% of all L1-dcache accesses  (39.73%)
    24.423843397            132,347      L2-loads                                                      (31.79%)
    24.423843397             99,823      L2-load-misses            #   74.82% of all LL-cache accesses  (31.79%)
    24.423843397            134,496      LLC-loads                                                     (31.79%)
    24.423843397             95,419      LLC-load-misses           #   71.52% of all LL-cache accesses  (36.85%)
    24.474151811        100,629,483      mem_inst_retired.any                                          (32.26%)
    24.474151811             18,724      branch-misses                                                 (40.20%)
    24.474151811        203,988,964      instructions              #    1.57  insn per cycle           (52.29%)
    24.474151811        130,180,921      cycles                                                        (52.29%)
    24.474151811              9,275      L1-icache-load-misses                                         (52.29%)
    24.474151811         54,545,207      L1-dcache-loads                                               (51.86%)
    24.474151811         11,961,733      L1-dcache-load-misses     #   21.93% of all L1-dcache accesses  (43.92%)
    24.474151811             96,950      L2-loads                                                      (31.80%)
    24.474151811             61,871      L2-load-misses            #   72.65% of all LL-cache accesses  (31.80%)
    24.474151811             73,376      LLC-loads                                                     (31.80%)
    24.474151811             60,439      LLC-load-misses           #   70.97% of all LL-cache accesses  (31.80%)
    24.524465484         81,655,092      mem_inst_retired.any                                          (31.80%)
    24.524465484             61,903      branch-misses                                                 (31.80%)
    24.524465484        171,632,610      instructions              #    1.32  insn per cycle           (43.56%)
    24.524465484        130,224,501      cycles                                                        (51.51%)
    24.524465484             10,304      L1-icache-load-misses                                         (52.30%)
    24.524465484         50,163,348      L1-dcache-loads                                               (52.30%)
    24.524465484         13,431,825      L1-dcache-load-misses     #   26.78% of all L1-dcache accesses  (52.30%)
    24.524465484            136,335      L2-loads                                                      (32.60%)
    24.524465484             97,602      L2-load-misses            #   71.59% of all LL-cache accesses  (31.80%)
    24.524465484            136,341      LLC-loads                                                     (31.80%)
    24.524465484             99,687      LLC-load-misses           #   73.12% of all LL-cache accesses  (31.80%)
    24.574923135        102,688,379      mem_inst_retired.any                                          (31.71%)
    24.574923135              8,477      branch-misses                                                 (31.71%)
    24.574923135        215,806,194      instructions              #    1.65  insn per cycle           (39.64%)
    24.574923135        130,595,361      cycles                                                        (39.63%)
    24.574923135              9,673      L1-icache-load-misses                                         (46.78%)
    24.574923135         53,530,004      L1-dcache-loads                                               (52.44%)
    24.574923135         12,515,182      L1-dcache-load-misses     #   23.38% of all L1-dcache accesses  (52.44%)
    24.574923135            108,077      L2-loads                                                      (44.52%)
    24.574923135             66,161      L2-load-misses            #   73.89% of all LL-cache accesses  (37.41%)
    24.574923135             71,008      LLC-loads                                                     (31.70%)
    24.574923135             60,824      LLC-load-misses           #   67.93% of all LL-cache accesses  (31.70%)
    24.625364070         82,253,027      mem_inst_retired.any                                          (31.72%)
    24.625364070             61,867      branch-misses                                                 (31.72%)
    24.625364070        171,428,729      instructions              #    1.31  insn per cycle           (39.65%)
    24.625364070        130,543,507      cycles                                                        (39.65%)
    24.625364070              8,496      L1-icache-load-misses                                         (39.65%)
    24.625364070         53,747,091      L1-dcache-loads                                               (41.91%)
    24.625364070         12,663,068      L1-dcache-load-misses     #   23.56% of all L1-dcache accesses  (49.84%)
    24.625364070            112,383      L2-loads                                                      (44.48%)
    24.625364070             86,439      L2-load-misses            #   74.35% of all LL-cache accesses  (44.47%)
    24.625364070            120,138      LLC-loads                                                     (42.25%)
    24.625364070             97,460      LLC-load-misses           #   83.83% of all LL-cache accesses  (34.32%)
    24.675685733         98,677,125      mem_inst_retired.any                                          (38.98%)
    24.675685733              9,376      branch-misses                                                 (31.79%)
    24.675685733        217,741,418      instructions              #    1.67  insn per cycle           (39.74%)
    24.675685733        130,281,275      cycles                                                        (39.74%)
    24.675685733              8,224      L1-icache-load-misses                                         (39.74%)
    24.675685733         53,226,316      L1-dcache-loads                                               (39.74%)
    24.675685733         13,296,633      L1-dcache-load-misses     #   24.98% of all L1-dcache accesses  (39.74%)
    24.675685733            126,322      L2-loads                                                      (37.16%)
    24.675685733             84,088      L2-load-misses            #   73.20% of all LL-cache accesses  (44.37%)
    24.675685733            103,416      LLC-loads                                                     (44.37%)
    24.675685733             74,707      LLC-load-misses           #   65.04% of all LL-cache accesses  (44.37%)
    24.726054343         90,311,168      mem_inst_retired.any                                          (44.41%)
    24.726054343             44,714      branch-misses                                                 (43.65%)
    24.726054343        181,489,074      instructions              #    1.39  insn per cycle           (51.60%)
    24.726054343        130,330,835      cycles                                                        (43.66%)
    24.726054343              9,416      L1-icache-load-misses                                         (39.71%)
    24.726054343         51,432,452      L1-dcache-loads                                               (39.71%)
    24.726054343         12,195,803      L1-dcache-load-misses     #   23.71% of all L1-dcache accesses  (39.71%)
    24.726054343             96,976      L2-loads                                                      (31.77%)
    24.726054343             63,783      L2-load-misses            #   69.39% of all LL-cache accesses  (32.50%)
    24.726054343             86,853      LLC-loads                                                     (40.44%)
    24.726054343             70,527      LLC-load-misses           #   76.73% of all LL-cache accesses  (44.40%)
    24.776369098         85,977,387      mem_inst_retired.any                                          (43.76%)
    24.776369098             37,828      branch-misses                                                 (44.34%)
    24.776369098        192,071,401      instructions              #    1.48  insn per cycle           (52.30%)
    24.776369098        130,172,630      cycles                                                        (52.29%)
    24.776369098              9,710      L1-icache-load-misses                                         (48.31%)
    24.776369098         53,654,975      L1-dcache-loads                                               (40.36%)
    24.776369098         13,025,981      L1-dcache-load-misses     #   24.28% of all L1-dcache accesses  (39.75%)
    24.776369098            137,333      L2-loads                                                      (31.80%)
    24.776369098             97,671      L2-load-misses            #   71.76% of all LL-cache accesses  (31.80%)
    24.776369098            134,886      LLC-loads                                                     (31.80%)
    24.776369098            101,503      LLC-load-misses           #   74.57% of all LL-cache accesses  (35.78%)
    24.826675209        102,718,175      mem_inst_retired.any                                          (31.80%)
    24.826675209             17,778      branch-misses                                                 (39.16%)
    24.826675209        208,970,250      instructions              #    1.60  insn per cycle           (52.29%)
    24.826675209        130,240,827      cycles                                                        (52.29%)
    24.826675209              8,427      L1-icache-load-misses                                         (52.29%)
    24.826675209         55,698,678      L1-dcache-loads                                               (52.29%)
    24.826675209         12,465,626      L1-dcache-load-misses     #   22.38% of all L1-dcache accesses  (44.95%)
    24.826675209             95,244      L2-loads                                                      (31.80%)
    24.826675209             61,965      L2-load-misses            #   74.09% of all LL-cache accesses  (31.80%)
    24.826675209             72,035      LLC-loads                                                     (31.81%)
    24.826675209             60,009      LLC-load-misses           #   71.75% of all LL-cache accesses  (31.80%)
    24.876997780         82,715,918      mem_inst_retired.any                                          (31.79%)
    24.876997780             62,630      branch-misses                                                 (31.80%)
    24.876997780        172,397,945      instructions              #    1.32  insn per cycle           (42.51%)
    24.876997780        130,257,128      cycles                                                        (50.46%)
    24.876997780              9,500      L1-icache-load-misses                                         (52.30%)
    24.876997780         50,217,135      L1-dcache-loads                                               (52.30%)
    24.876997780         13,460,105      L1-dcache-load-misses     #   26.80% of all L1-dcache accesses  (52.30%)
    24.876997780            136,983      L2-loads                                                      (33.66%)
    24.876997780             97,567      L2-load-misses            #   71.82% of all LL-cache accesses  (31.80%)
    24.876997780            134,734      LLC-loads                                                     (31.80%)
    24.876997780            100,038      LLC-load-misses           #   73.63% of all LL-cache accesses  (31.80%)
    24.927306632        102,573,897      mem_inst_retired.any                                          (31.80%)
    24.927306632              9,534      branch-misses                                                 (31.80%)
    24.927306632        216,183,340      instructions              #    1.66  insn per cycle           (39.75%)
    24.927306632        130,229,204      cycles                                                        (39.75%)
    24.927306632              8,304      L1-icache-load-misses                                         (45.85%)
    24.927306632         54,726,838      L1-dcache-loads                                               (52.30%)
    24.927306632         12,786,651      L1-dcache-load-misses     #   23.36% of all L1-dcache accesses  (52.30%)
    24.927306632            103,954      L2-loads                                                      (44.35%)
    24.927306632             65,012      L2-load-misses            #   74.99% of all LL-cache accesses  (38.26%)
    24.927306632             69,434      LLC-loads                                                     (31.80%)
    24.927306632             59,962      LLC-load-misses           #   69.17% of all LL-cache accesses  (31.80%)
    24.977618617         82,911,209      mem_inst_retired.any                                          (31.80%)
    24.977618617             61,984      branch-misses                                                 (31.80%)
    24.977618617        172,769,629      instructions              #    1.33  insn per cycle           (39.75%)
    24.977618617        130,231,542      cycles                                                        (39.75%)
    24.977618617              7,718      L1-icache-load-misses                                         (39.75%)
    24.977618617         54,347,101      L1-dcache-loads                                               (41.26%)
    24.977618617         12,544,497      L1-dcache-load-misses     #   23.08% of all L1-dcache accesses  (49.21%)
    24.977618617            109,143      L2-loads                                                      (44.34%)
    24.977618617             83,990      L2-load-misses            #   73.32% of all LL-cache accesses  (44.35%)
    24.977618617            119,967      LLC-loads                                                     (42.86%)
    24.977618617             95,849      LLC-load-misses           #   83.67% of all LL-cache accesses  (34.90%)
    25.027934789         99,155,126      mem_inst_retired.any                                          (39.48%)
    25.027934789             12,878      branch-misses                                                 (31.80%)
    25.027934789        211,936,868      instructions              #    1.63  insn per cycle           (39.75%)
    25.027934789        130,248,366      cycles                                                        (39.74%)
    25.027934789              8,378      L1-icache-load-misses                                         (39.74%)
    25.027934789         52,462,570      L1-dcache-loads                                               (39.74%)
    25.027934789         13,493,522      L1-dcache-load-misses     #   25.72% of all L1-dcache accesses  (39.74%)
    25.027934789            124,970      L2-loads                                                      (36.66%)
    25.027934789             84,733      L2-load-misses            #   73.62% of all LL-cache accesses  (44.35%)
    25.027934789            105,209      LLC-loads                                                     (44.35%)
    25.027934789             74,588      LLC-load-misses           #   64.81% of all LL-cache accesses  (44.36%)
    25.078267421         92,078,674      mem_inst_retired.any                                          (44.37%)
    25.078267421             46,126      branch-misses                                                 (44.10%)
    25.078267421        181,603,584      instructions              #    1.39  insn per cycle           (52.05%)
    25.078267421        130,274,053      cycles                                                        (44.11%)
    25.078267421              8,610      L1-icache-load-misses                                         (39.73%)
    25.078267421         54,958,423      L1-dcache-loads                                               (39.73%)
    25.078267421         12,193,880      L1-dcache-load-misses     #   22.19% of all L1-dcache accesses  (39.73%)
    25.078267421             82,742      L2-loads                                                      (31.79%)
    25.078267421             56,505      L2-load-misses            #   66.77% of all LL-cache accesses  (32.04%)
    25.078267421             86,509      LLC-loads                                                     (39.98%)
    25.078267421             74,245      LLC-load-misses           #   87.73% of all LL-cache accesses  (44.37%)
    25.128576109         88,431,468      mem_inst_retired.any                                          (43.34%)
    25.128576109             44,969      branch-misses                                                 (44.34%)
    25.128576109        189,420,932      instructions              #    1.45  insn per cycle           (52.29%)
    25.128576109        130,202,494      cycles                                                        (52.29%)
    25.128576109              8,750      L1-icache-load-misses                                         (48.73%)
    25.128576109         50,504,232      L1-dcache-loads                                               (40.78%)
    25.128576109         13,090,342      L1-dcache-load-misses     #   25.92% of all L1-dcache accesses  (39.75%)
    25.128576109            133,132      L2-loads                                                      (31.80%)
    25.128576109             99,374      L2-load-misses            #   73.20% of all LL-cache accesses  (31.80%)
    25.128576109            138,386      LLC-loads                                                     (31.80%)
    25.128576109             95,328      LLC-load-misses           #   70.22% of all LL-cache accesses  (35.36%)
    25.178891279        101,890,664      mem_inst_retired.any                                          (31.80%)
    25.178891279             23,864      branch-misses                                                 (38.74%)
    25.178891279        196,036,325      instructions              #    1.51  insn per cycle           (52.30%)
    25.178891279        130,242,049      cycles                                                        (52.30%)
    25.178891279              8,464      L1-icache-load-misses                                         (52.30%)
    25.178891279         54,723,680      L1-dcache-loads                                               (52.30%)
    25.178891279         12,369,053      L1-dcache-load-misses     #   22.60% of all L1-dcache accesses  (45.38%)
    25.178891279             83,456      L2-loads                                                      (31.80%)
    25.178891279             55,598      L2-load-misses            #   68.86% of all LL-cache accesses  (31.80%)
    25.178891279             78,021      LLC-loads                                                     (31.80%)
    25.178891279             59,879      LLC-load-misses           #   74.16% of all LL-cache accesses  (31.80%)
#           time             counts unit events
    25.229220524         84,149,256      mem_inst_retired.any                                          (31.79%)
    25.229220524             62,489      branch-misses                                                 (31.79%)
    25.229220524        172,084,170      instructions              #    1.32  insn per cycle           (42.08%)
    25.229220524        130,291,607      cycles                                                        (50.02%)
    25.229220524             10,537      L1-icache-load-misses                                         (52.31%)
    25.229220524         51,864,163      L1-dcache-loads                                               (52.31%)
    25.229220524         13,384,358      L1-dcache-load-misses     #   25.81% of all L1-dcache accesses  (52.31%)
    25.229220524            131,368      L2-loads                                                      (34.10%)
    25.229220524             98,891      L2-load-misses            #   74.03% of all LL-cache accesses  (31.79%)
    25.229220524            135,780      LLC-loads                                                     (31.79%)
    25.229220524             99,381      LLC-load-misses           #   74.40% of all LL-cache accesses  (31.79%)
    25.279605530        103,257,502      mem_inst_retired.any                                          (31.76%)
    25.279605530             23,378      branch-misses                                                 (31.76%)
    25.279605530        199,379,119      instructions              #    1.53  insn per cycle           (39.69%)
    25.279605530        130,445,835      cycles                                                        (39.69%)
    25.279605530              9,079      L1-icache-load-misses                                         (45.34%)
    25.279605530         54,163,966      L1-dcache-loads                                               (52.36%)
    25.279605530         12,560,808      L1-dcache-load-misses     #   23.19% of all L1-dcache accesses  (52.36%)
    25.279605530             94,231      L2-loads                                                      (44.43%)
    25.279605530             61,398      L2-load-misses            #   71.29% of all LL-cache accesses  (38.80%)
    25.279605530             78,029      LLC-loads                                                     (31.76%)
    25.279605530             59,093      LLC-load-misses           #   68.61% of all LL-cache accesses  (31.76%)
    25.329926748         81,734,254      mem_inst_retired.any                                          (31.80%)
    25.329926748             61,292      branch-misses                                                 (31.80%)
    25.329926748        168,286,683      instructions              #    1.29  insn per cycle           (39.74%)
    25.329926748        130,219,682      cycles                                                        (39.74%)
    25.329926748              9,563      L1-icache-load-misses                                         (39.74%)
    25.329926748         54,521,760      L1-dcache-loads                                               (40.65%)
    25.329926748         11,714,168      L1-dcache-load-misses     #   21.49% of all L1-dcache accesses  (48.60%)
    25.329926748            104,123      L2-loads                                                      (44.36%)
    25.329926748             81,043      L2-load-misses            #   72.24% of all LL-cache accesses  (44.36%)
    25.329926748            120,241      LLC-loads                                                     (43.46%)
    25.329926748             93,946      LLC-load-misses           #   83.74% of all LL-cache accesses  (35.51%)
    25.380243660         95,012,375      mem_inst_retired.any                                          (40.09%)
    25.380243660             21,493      branch-misses                                                 (32.14%)
    25.380243660        193,632,745      instructions              #    1.49  insn per cycle           (40.10%)
    25.380243660        130,218,072      cycles                                                        (39.75%)
    25.380243660             10,478      L1-icache-load-misses                                         (39.75%)
    25.380243660         47,126,655      L1-dcache-loads                                               (39.75%)
    25.380243660         12,033,226      L1-dcache-load-misses     #   25.53% of all L1-dcache accesses  (39.74%)
    25.380243660            124,257      L2-loads                                                      (36.04%)
    25.380243660             85,594      L2-load-misses            #   72.21% of all LL-cache accesses  (43.99%)
    25.380243660            112,828      LLC-loads                                                     (44.35%)
    25.380243660             75,984      LLC-load-misses           #   64.10% of all LL-cache accesses  (44.35%)
    25.430577533         72,191,370      mem_inst_retired.any                                          (44.38%)
    25.430577533             34,002      branch-misses                                                 (44.38%)
    25.430577533        135,991,412      instructions              #    1.05  insn per cycle           (52.33%)
    25.430577533        130,077,791      cycles                                                        (44.73%)
    25.430577533              9,140      L1-icache-load-misses                                         (39.72%)
    25.430577533         31,229,445      L1-dcache-loads                                               (39.72%)
    25.430577533          8,071,898      L1-dcache-load-misses     #   25.85% of all L1-dcache accesses  (39.72%)
    25.430577533             83,567      L2-loads                                                      (31.78%)
    25.430577533             63,111      L2-load-misses            #   71.18% of all LL-cache accesses  (31.78%)
    25.430577533             93,750      LLC-loads                                                     (39.37%)
    25.430577533             68,298      LLC-load-misses           #   77.03% of all LL-cache accesses  (44.39%)
    25.480910941         87,407,385      mem_inst_retired.any                                          (42.70%)
    25.480910941             37,447      branch-misses                                                 (44.36%)
    25.480910941        194,984,426      instructions              #    1.50  insn per cycle           (52.31%)
    25.480910941        130,214,280      cycles                                                        (52.31%)
    25.480910941              9,871      L1-icache-load-misses                                         (49.37%)
    25.480910941         62,116,482      L1-dcache-loads                                               (41.43%)
    25.480910941         11,681,726      L1-dcache-load-misses     #   18.81% of all L1-dcache accesses  (39.74%)
    25.480910941            120,479      L2-loads                                                      (31.80%)
    25.480910941             98,625      L2-load-misses            #   75.21% of all LL-cache accesses  (31.79%)
    25.480910941            141,775      LLC-loads                                                     (31.79%)
    25.480910941             96,786      LLC-load-misses           #   73.81% of all LL-cache accesses  (34.71%)
    25.531219014        101,665,599      mem_inst_retired.any                                          (31.80%)
    25.531219014             18,685      branch-misses                                                 (38.08%)
    25.531219014        213,449,570      instructions              #    1.64  insn per cycle           (52.30%)
    25.531219014        130,261,262      cycles                                                        (52.30%)
    25.531219014              9,325      L1-icache-load-misses                                         (52.30%)
    25.531219014         55,427,508      L1-dcache-loads                                               (52.30%)
    25.531219014         13,476,893      L1-dcache-load-misses     #   24.31% of all L1-dcache accesses  (46.04%)
    25.531219014            132,198      L2-loads                                                      (31.80%)
    25.531219014             91,086      L2-load-misses            #   74.98% of all LL-cache accesses  (31.80%)
    25.531219014            110,770      LLC-loads                                                     (31.80%)
    25.531219014             69,765      LLC-load-misses           #   57.43% of all LL-cache accesses  (31.80%)
    25.581564897         83,585,993      mem_inst_retired.any                                          (31.78%)
    25.581564897             61,111      branch-misses                                                 (31.78%)
    25.581564897        172,840,383      instructions              #    1.33  insn per cycle           (41.41%)
    25.581564897        130,310,651      cycles                                                        (49.35%)
    25.581564897              9,001      L1-icache-load-misses                                         (52.32%)
    25.581564897         57,356,535      L1-dcache-loads                                               (52.32%)
    25.581564897         12,613,202      L1-dcache-load-misses     #   21.99% of all L1-dcache accesses  (52.33%)
    25.581564897            126,656      L2-loads                                                      (34.78%)
    25.581564897            101,371      L2-load-misses            #   75.94% of all LL-cache accesses  (31.78%)
    25.581564897            140,322      LLC-loads                                                     (31.78%)
    25.581564897             98,280      LLC-load-misses           #   73.62% of all LL-cache accesses  (31.78%)
    25.631850882         93,692,899      mem_inst_retired.any                                          (31.81%)
    25.631850882              8,301      branch-misses                                                 (31.81%)
    25.631850882        214,825,871      instructions              #    1.65  insn per cycle           (39.77%)
    25.631850882        130,130,366      cycles                                                        (39.77%)
    25.631850882             10,647      L1-icache-load-misses                                         (44.74%)
    25.631850882         60,553,593      L1-dcache-loads                                               (52.28%)
    25.631850882         12,352,711      L1-dcache-load-misses     #   20.40% of all L1-dcache accesses  (52.28%)
    25.631850882            118,009      L2-loads                                                      (44.32%)
    25.631850882             87,937      L2-load-misses            #   79.73% of all LL-cache accesses  (39.36%)
    25.631850882            102,578      LLC-loads                                                     (31.82%)
    25.631850882             67,486      LLC-load-misses           #   61.19% of all LL-cache accesses  (31.81%)
    25.682180540         84,544,282      mem_inst_retired.any                                          (31.79%)
    25.682180540             61,962      branch-misses                                                 (31.79%)
    25.682180540        173,614,619      instructions              #    1.33  insn per cycle           (39.74%)
    25.682180540        130,283,210      cycles                                                        (39.74%)
    25.682180540              8,638      L1-icache-load-misses                                         (39.74%)
    25.682180540         52,286,367      L1-dcache-loads                                               (40.16%)
    25.682180540         13,687,895      L1-dcache-load-misses     #   26.18% of all L1-dcache accesses  (48.11%)
    25.682180540            138,785      L2-loads                                                      (44.36%)
    25.682180540            100,360      L2-load-misses            #   73.19% of all LL-cache accesses  (44.36%)
    25.682180540            135,453      LLC-loads                                                     (43.96%)
    25.682180540             97,392      LLC-load-misses           #   71.03% of all LL-cache accesses  (36.01%)
    25.732501255         99,242,461      mem_inst_retired.any                                          (40.60%)
    25.732501255              9,508      branch-misses                                                 (32.65%)
    25.732501255        228,970,970      instructions              #    1.76  insn per cycle           (40.61%)
    25.732501255        130,280,754      cycles                                                        (39.74%)
    25.732501255              9,081      L1-icache-load-misses                                         (39.74%)
    25.732501255         61,460,963      L1-dcache-loads                                               (39.74%)
    25.732501255         12,591,499      L1-dcache-load-misses     #   20.49% of all L1-dcache accesses  (39.74%)
    25.732501255            129,881      L2-loads                                                      (35.54%)
    25.732501255             94,271      L2-load-misses            #   77.13% of all LL-cache accesses  (43.48%)
    25.732501255            114,566      LLC-loads                                                     (44.36%)
    25.732501255             73,925      LLC-load-misses           #   60.48% of all LL-cache accesses  (44.36%)
    25.782812135         93,069,259      mem_inst_retired.any                                          (44.35%)
    25.782812135             46,028      branch-misses                                                 (44.35%)
    25.782812135        190,240,735      instructions              #    1.46  insn per cycle           (52.30%)
    25.782812135        130,238,462      cycles                                                        (45.21%)
    25.782812135              7,650      L1-icache-load-misses                                         (39.75%)
    25.782812135         52,147,319      L1-dcache-loads                                               (39.75%)
    25.782812135         13,394,179      L1-dcache-load-misses     #   25.69% of all L1-dcache accesses  (39.75%)
    25.782812135            126,545      L2-loads                                                      (31.80%)
    25.782812135             81,703      L2-load-misses            #   71.37% of all LL-cache accesses  (31.80%)
    25.782812135            102,419      LLC-loads                                                     (38.87%)
    25.782812135             74,324      LLC-load-misses           #   64.92% of all LL-cache accesses  (44.35%)
    25.833132980         79,632,042      mem_inst_retired.any                                          (42.24%)
    25.833132980             32,845      branch-misses                                                 (44.36%)
    25.833132980        183,537,667      instructions              #    1.41  insn per cycle           (52.31%)
    25.833132980        130,248,899      cycles                                                        (52.31%)
    25.833132980              9,560      L1-icache-load-misses                                         (49.83%)
    25.833132980         57,987,059      L1-dcache-loads                                               (41.89%)
    25.833132980         12,600,854      L1-dcache-load-misses     #   21.73% of all L1-dcache accesses  (39.74%)
    25.833132980            138,546      L2-loads                                                      (31.79%)
    25.833132980            102,527      L2-load-misses            #   75.48% of all LL-cache accesses  (31.79%)
    25.833132980            133,127      LLC-loads                                                     (31.79%)
    25.833132980             96,177      LLC-load-misses           #   70.80% of all LL-cache accesses  (34.26%)
    25.883553585        101,864,818      mem_inst_retired.any                                          (31.74%)
    25.883553585             16,752      branch-misses                                                 (37.55%)
    25.883553585        208,730,493      instructions              #    1.60  insn per cycle           (52.40%)
    25.883553585        130,478,993      cycles                                                        (52.39%)
    25.883553585              9,339      L1-icache-load-misses                                         (52.39%)
    25.883553585         52,820,458      L1-dcache-loads                                               (52.39%)
    25.883553585         12,292,190      L1-dcache-load-misses     #   23.27% of all L1-dcache accesses  (46.61%)
    25.883553585            125,859      L2-loads                                                      (31.74%)
    25.883553585             87,206      L2-load-misses            #   76.81% of all LL-cache accesses  (31.74%)
    25.883553585            101,203      LLC-loads                                                     (31.74%)
    25.883553585             66,108      LLC-load-misses           #   58.23% of all LL-cache accesses  (31.74%)
    25.933866075         81,230,659      mem_inst_retired.any                                          (31.80%)
    25.933866075             59,280      branch-misses                                                 (31.80%)
    25.933866075        168,088,747      instructions              #    1.29  insn per cycle           (40.77%)
    25.933866075        130,217,896      cycles                                                        (48.72%)
    25.933866075              9,892      L1-icache-load-misses                                         (52.29%)
    25.933866075         55,314,751      L1-dcache-loads                                               (52.30%)
    25.933866075         12,636,180      L1-dcache-load-misses     #   22.84% of all L1-dcache accesses  (52.30%)
    25.933866075            128,141      L2-loads                                                      (35.39%)
    25.933866075            102,385      L2-load-misses            #   77.26% of all LL-cache accesses  (31.80%)
    25.933866075            136,900      LLC-loads                                                     (31.80%)
    25.933866075             97,580      LLC-load-misses           #   73.63% of all LL-cache accesses  (31.80%)
    25.984195045        102,082,853      mem_inst_retired.any                                          (31.79%)
    25.984195045              8,335      branch-misses                                                 (31.79%)
    25.984195045        228,376,204      instructions              #    1.75  insn per cycle           (39.74%)
    25.984195045        130,271,429      cycles                                                        (39.74%)
    25.984195045              9,153      L1-icache-load-misses                                         (44.12%)
    25.984195045         58,409,727      L1-dcache-loads                                               (52.06%)
    25.984195045         12,361,612      L1-dcache-load-misses     #   21.16% of all L1-dcache accesses  (52.31%)
    25.984195045            125,711      L2-loads                                                      (44.36%)
    25.984195045             91,467      L2-load-misses            #   79.54% of all LL-cache accesses  (40.00%)
    25.984195045            104,292      LLC-loads                                                     (32.06%)
    25.984195045             66,069      LLC-load-misses           #   57.45% of all LL-cache accesses  (31.79%)
    26.034515397         82,783,093      mem_inst_retired.any                                          (31.80%)
    26.034515397             60,900      branch-misses                                                 (31.80%)
    26.034515397        168,707,741      instructions              #    1.30  insn per cycle           (39.74%)
    26.034515397        130,239,499      cycles                                                        (39.74%)
    26.034515397              9,161      L1-icache-load-misses                                         (39.74%)
    26.034515397         49,335,864      L1-dcache-loads                                               (39.74%)
    26.034515397         13,046,383      L1-dcache-load-misses     #   26.44% of all L1-dcache accesses  (47.44%)
    26.034515397            137,997      L2-loads                                                      (44.36%)
    26.034515397             99,132      L2-load-misses            #   72.73% of all LL-cache accesses  (44.36%)
    26.034515397            134,609      LLC-loads                                                     (44.36%)
    26.034515397             96,101      LLC-load-misses           #   70.51% of all LL-cache accesses  (36.68%)
    26.084840973         97,792,726      mem_inst_retired.any                                          (41.26%)
    26.084840973             10,608      branch-misses                                                 (33.32%)
    26.084840973        224,124,370      instructions              #    1.72  insn per cycle           (41.27%)
    26.084840973        130,283,805      cycles                                                        (39.74%)
    26.084840973              9,703      L1-icache-load-misses                                         (39.74%)
    26.084840973         61,450,546      L1-dcache-loads                                               (39.74%)
    26.084840973         12,399,362      L1-dcache-load-misses     #   20.18% of all L1-dcache accesses  (39.74%)
    26.084840973            129,153      L2-loads                                                      (34.87%)
    26.084840973             94,698      L2-load-misses            #   76.63% of all LL-cache accesses  (42.81%)
    26.084840973            117,991      LLC-loads                                                     (44.36%)
    26.084840973             75,350      LLC-load-misses           #   60.98% of all LL-cache accesses  (44.36%)
    26.135169927         91,780,425      mem_inst_retired.any                                          (44.37%)
    26.135169927             44,392      branch-misses                                                 (44.37%)
    26.135169927        187,468,027      instructions              #    1.44  insn per cycle           (52.31%)
    26.135169927        130,265,178      cycles                                                        (45.91%)
    26.135169927              9,417      L1-icache-load-misses                                         (39.74%)
    26.135169927         51,144,497      L1-dcache-loads                                               (39.74%)
    26.135169927         13,276,717      L1-dcache-load-misses     #   25.96% of all L1-dcache accesses  (39.74%)
    26.135169927            127,867      L2-loads                                                      (31.79%)
    26.135169927             85,779      L2-load-misses            #   73.53% of all LL-cache accesses  (31.79%)
    26.135169927            105,459      LLC-loads                                                     (38.18%)
    26.135169927             76,263      LLC-load-misses           #   65.37% of all LL-cache accesses  (44.37%)
    26.185491177         88,201,980      mem_inst_retired.any                                          (41.54%)
    26.185491177             39,275      branch-misses                                                 (44.35%)
    26.185491177        197,748,089      instructions              #    1.52  insn per cycle           (52.30%)
    26.185491177        130,238,077      cycles                                                        (52.30%)
    26.185491177              8,449      L1-icache-load-misses                                         (50.53%)
    26.185491177         60,316,423      L1-dcache-loads                                               (42.59%)
    26.185491177         12,430,102      L1-dcache-load-misses     #   20.61% of all L1-dcache accesses  (39.74%)
    26.185491177            134,761      L2-loads                                                      (31.80%)
    26.185491177            102,541      L2-load-misses            #   75.23% of all LL-cache accesses  (31.80%)
    26.185491177            137,862      LLC-loads                                                     (31.80%)
    26.185491177             95,204      LLC-load-misses           #   69.84% of all LL-cache accesses  (33.56%)
    26.235838305        103,463,759      mem_inst_retired.any                                          (31.76%)
    26.235838305             15,411      branch-misses                                                 (36.89%)
    26.235838305        215,114,506      instructions              #    1.65  insn per cycle           (52.32%)
    26.235838305        130,292,283      cycles                                                        (52.32%)
    26.235838305             11,655      L1-icache-load-misses                                         (52.32%)
    26.235838305         55,373,064      L1-dcache-loads                                               (52.34%)
    26.235838305         12,817,962      L1-dcache-load-misses     #   23.15% of all L1-dcache accesses  (47.24%)
    26.235838305            124,205      L2-loads                                                      (31.79%)
    26.235838305             82,567      L2-load-misses            #   75.13% of all LL-cache accesses  (31.79%)
    26.235838305             95,595      LLC-loads                                                     (31.79%)
    26.235838305             61,089      LLC-load-misses           #   55.59% of all LL-cache accesses  (31.79%)
    26.286164101         82,618,413      mem_inst_retired.any                                          (31.79%)
    26.286164101             62,701      branch-misses                                                 (31.79%)
    26.286164101        172,180,451      instructions              #    1.32  insn per cycle           (40.20%)
    26.286164101        130,250,255      cycles                                                        (48.14%)
    26.286164101              8,006      L1-icache-load-misses                                         (52.31%)
    26.286164101         53,580,138      L1-dcache-loads                                               (52.31%)
    26.286164101         13,035,768      L1-dcache-load-misses     #   24.33% of all L1-dcache accesses  (52.31%)
    26.286164101            136,887      L2-loads                                                      (35.98%)
    26.286164101            102,803      L2-load-misses            #   75.76% of all LL-cache accesses  (31.79%)
    26.286164101            134,521      LLC-loads                                                     (31.79%)
    26.286164101             97,839      LLC-load-misses           #   72.10% of all LL-cache accesses  (31.79%)
    26.336475937        103,594,473      mem_inst_retired.any                                          (31.80%)
    26.336475937              6,860      branch-misses                                                 (31.80%)
    26.336475937        229,697,252      instructions              #    1.76  insn per cycle           (39.75%)
    26.336475937        130,232,114      cycles                                                        (39.75%)
    26.336475937             10,368      L1-icache-load-misses                                         (43.54%)
    26.336475937         56,477,108      L1-dcache-loads                                               (51.48%)
    26.336475937         12,638,833      L1-dcache-load-misses     #   22.38% of all L1-dcache accesses  (52.29%)
    26.336475937            131,328      L2-loads                                                      (44.34%)
    26.336475937             87,827      L2-load-misses            #   78.58% of all LL-cache accesses  (40.57%)
    26.336475937             92,209      LLC-loads                                                     (32.63%)
    26.336475937             58,939      LLC-load-misses           #   52.73% of all LL-cache accesses  (31.81%)
    26.386806811         82,507,079      mem_inst_retired.any                                          (31.79%)
    26.386806811             63,698      branch-misses                                                 (31.79%)
    26.386806811        171,684,767      instructions              #    1.32  insn per cycle           (39.73%)
    26.386806811        130,243,425      cycles                                                        (39.73%)
    26.386806811             10,620      L1-icache-load-misses                                         (39.73%)
    26.386806811         51,899,995      L1-dcache-loads                                               (39.73%)
    26.386806811         13,132,658      L1-dcache-load-misses     #   25.30% of all L1-dcache accesses  (46.87%)
    26.386806811            122,690      L2-loads                                                      (44.37%)
    26.386806811             90,395      L2-load-misses            #   73.09% of all LL-cache accesses  (44.37%)
    26.386806811            124,678      LLC-loads                                                     (44.37%)
    26.386806811             93,677      LLC-load-misses           #   75.74% of all LL-cache accesses  (37.25%)
    26.437149091         99,351,670      mem_inst_retired.any                                          (41.87%)
    26.437149091              9,835      branch-misses                                                 (33.93%)
    26.437149091        223,952,930      instructions              #    1.72  insn per cycle           (41.88%)
    26.437149091        130,296,459      cycles                                                        (39.72%)
    26.437149091              9,963      L1-icache-load-misses                                         (39.72%)
    26.437149091         55,785,284      L1-dcache-loads                                               (39.72%)
    26.437149091         12,594,880      L1-dcache-load-misses     #   22.58% of all L1-dcache accesses  (39.72%)
    26.437149091            137,288      L2-loads                                                      (34.27%)
    26.437149091             90,823      L2-load-misses            #   74.12% of all LL-cache accesses  (42.22%)
    26.437149091            107,785      LLC-loads                                                     (44.38%)
    26.437149091             71,868      LLC-load-misses           #   58.65% of all LL-cache accesses  (44.38%)
#           time             counts unit events
    26.487463499         93,366,921      mem_inst_retired.any                                          (44.35%)
    26.487463499             44,593      branch-misses                                                 (44.35%)
    26.487463499        190,320,080      instructions              #    1.46  insn per cycle           (52.30%)
    26.487463499        130,214,656      cycles                                                        (46.50%)
    26.487463499              9,079      L1-icache-load-misses                                         (39.75%)
    26.487463499         51,555,020      L1-dcache-loads                                               (39.75%)
    26.487463499         13,051,062      L1-dcache-load-misses     #   25.31% of all L1-dcache accesses  (39.75%)
    26.487463499            116,381      L2-loads                                                      (31.80%)
    26.487463499             74,064      L2-load-misses            #   70.69% of all LL-cache accesses  (31.80%)
    26.487463499             93,174      LLC-loads                                                     (37.58%)
    26.487463499             69,903      LLC-load-misses           #   66.72% of all LL-cache accesses  (44.35%)
    26.537797109         85,825,621      mem_inst_retired.any                                          (40.94%)
    26.537797109             41,978      branch-misses                                                 (44.37%)
    26.537797109        196,319,685      instructions              #    1.51  insn per cycle           (52.31%)
    26.537797109        130,262,876      cycles                                                        (52.31%)
    26.537797109              8,494      L1-icache-load-misses                                         (51.13%)
    26.537797109         57,092,705      L1-dcache-loads                                               (43.19%)
    26.537797109         12,680,597      L1-dcache-load-misses     #   22.21% of all L1-dcache accesses  (39.74%)
    26.537797109            142,723      L2-loads                                                      (31.79%)
    26.537797109            100,323      L2-load-misses            #   72.24% of all LL-cache accesses  (31.79%)
    26.537797109            135,023      LLC-loads                                                     (31.79%)
    26.537797109             97,720      LLC-load-misses           #   70.37% of all LL-cache accesses  (32.96%)
    26.588114111        103,045,375      mem_inst_retired.any                                          (31.81%)
    26.588114111             13,254      branch-misses                                                 (36.33%)
    26.588114111        216,098,431      instructions              #    1.66  insn per cycle           (52.23%)
    26.588114111        130,126,482      cycles                                                        (52.28%)
    26.588114111             11,585      L1-icache-load-misses                                         (52.28%)
    26.588114111         56,464,444      L1-dcache-loads                                               (52.28%)
    26.588114111         12,612,640      L1-dcache-load-misses     #   22.34% of all L1-dcache accesses  (47.79%)
    26.588114111            111,688      L2-loads                                                      (31.81%)
    26.588114111             70,401      L2-load-misses            #   73.56% of all LL-cache accesses  (31.81%)
    26.588114111             79,727      LLC-loads                                                     (31.81%)
    26.588114111             54,105      LLC-load-misses           #   56.53% of all LL-cache accesses  (31.81%)
    26.638412728         81,272,990      mem_inst_retired.any                                          (31.81%)
    26.638412728             62,152      branch-misses                                                 (31.81%)
    26.638412728        170,982,791      instructions              #    1.31  insn per cycle           (39.76%)
    26.638412728        130,219,844      cycles                                                        (47.63%)
    26.638412728              7,327      L1-icache-load-misses                                         (52.29%)
    26.638412728         50,555,729      L1-dcache-loads                                               (52.29%)
    26.638412728         13,393,489      L1-dcache-load-misses     #   26.49% of all L1-dcache accesses  (52.29%)
    26.638412728            139,396      L2-loads                                                      (36.49%)
    26.638412728             99,292      L2-load-misses            #   72.52% of all LL-cache accesses  (31.81%)
    26.638412728            134,444      LLC-loads                                                     (31.81%)
    26.638412728             99,918      LLC-load-misses           #   72.98% of all LL-cache accesses  (31.81%)
    26.688717522        104,086,459      mem_inst_retired.any                                          (31.81%)
    26.688717522              6,505      branch-misses                                                 (31.81%)
    26.688717522        229,202,557      instructions              #    1.76  insn per cycle           (39.76%)
    26.688717522        130,236,275      cycles                                                        (39.76%)
    26.688717522              9,685      L1-icache-load-misses                                         (43.05%)
    26.688717522         55,698,785      L1-dcache-loads                                               (50.99%)
    26.688717522         12,886,285      L1-dcache-load-misses     #   23.14% of all L1-dcache accesses  (52.29%)
    26.688717522            119,620      L2-loads                                                      (44.34%)
    26.688717522             74,088      L2-load-misses            #   74.59% of all LL-cache accesses  (41.07%)
    26.688717522             79,021      LLC-loads                                                     (33.12%)
    26.688717522             53,096      LLC-load-misses           #   53.46% of all LL-cache accesses  (31.81%)
    26.739064611         82,927,461      mem_inst_retired.any                                          (31.78%)
    26.739064611             63,876      branch-misses                                                 (31.78%)
    26.739064611        173,265,597      instructions              #    1.33  insn per cycle           (39.72%)
    26.739064611        130,309,908      cycles                                                        (39.72%)
    26.739064611              9,072      L1-icache-load-misses                                         (39.72%)
    26.739064611         53,379,016      L1-dcache-loads                                               (39.72%)
    26.739064611         12,856,233      L1-dcache-load-misses     #   24.08% of all L1-dcache accesses  (46.37%)
    26.739064611            111,259      L2-loads                                                      (44.38%)
    26.739064611             84,097      L2-load-misses            #   72.98% of all LL-cache accesses  (44.38%)
    26.739064611            119,212      LLC-loads                                                     (44.38%)
    26.739064611             93,248      LLC-load-misses           #   80.92% of all LL-cache accesses  (37.75%)
    26.789366894         98,436,623      mem_inst_retired.any                                          (42.33%)
    26.789366894             11,760      branch-misses                                                 (34.39%)
    26.789366894        220,833,686      instructions              #    1.70  insn per cycle           (42.34%)
    26.789366894        130,222,803      cycles                                                        (39.75%)
    26.789366894              7,899      L1-icache-load-misses                                         (39.75%)
    26.789366894         55,243,409      L1-dcache-loads                                               (39.76%)
    26.789366894         13,506,777      L1-dcache-load-misses     #   24.45% of all L1-dcache accesses  (39.76%)
    26.789366894            134,050      L2-loads                                                      (33.79%)
    26.789366894             87,248      L2-load-misses            #   71.57% of all LL-cache accesses  (41.74%)
    26.789366894            109,746      LLC-loads                                                     (44.34%)
    26.789366894             76,836      LLC-load-misses           #   63.03% of all LL-cache accesses  (44.34%)
    26.839668792         94,414,056      mem_inst_retired.any                                          (44.32%)
    26.839668792             43,702      branch-misses                                                 (44.32%)
    26.839668792        187,494,163      instructions              #    1.44  insn per cycle           (52.28%)
    26.839668792        130,204,495      cycles                                                        (46.94%)
    26.839668792              8,240      L1-icache-load-misses                                         (39.77%)
    26.839668792         54,588,821      L1-dcache-loads                                               (39.77%)
    26.839668792         12,570,474      L1-dcache-load-misses     #   23.03% of all L1-dcache accesses  (39.77%)
    26.839668792             89,197      L2-loads                                                      (31.81%)
    26.839668792             58,665      L2-load-misses            #   70.01% of all LL-cache accesses  (31.81%)
    26.839668792             78,399      LLC-loads                                                     (37.14%)
    26.839668792             71,423      LLC-load-misses           #   85.23% of all LL-cache accesses  (44.33%)
    26.890000609         89,191,516      mem_inst_retired.any                                          (40.53%)
    26.890000609             45,891      branch-misses                                                 (44.37%)
    26.890000609        193,910,761      instructions              #    1.49  insn per cycle           (52.31%)
    26.890000609        130,285,752      cycles                                                        (52.31%)
    26.890000609              7,876      L1-icache-load-misses                                         (51.54%)
    26.890000609         53,773,480      L1-dcache-loads                                               (43.59%)
    26.890000609         13,768,279      L1-dcache-load-misses     #   25.60% of all L1-dcache accesses  (39.74%)
    26.890000609            132,930      L2-loads                                                      (31.79%)
    26.890000609             98,485      L2-load-misses            #   73.19% of all LL-cache accesses  (31.79%)
    26.890000609            136,190      LLC-loads                                                     (31.79%)
    26.890000609             99,881      LLC-load-misses           #   74.23% of all LL-cache accesses  (32.56%)
    26.940302312        103,798,195      mem_inst_retired.any                                          (31.81%)
    26.940302312             24,449      branch-misses                                                 (35.92%)
    26.940302312        196,889,083      instructions              #    1.51  insn per cycle           (51.83%)
    26.940302312        130,198,130      cycles                                                        (52.28%)
    26.940302312              8,901      L1-icache-load-misses                                         (52.28%)
    26.940302312         54,991,587      L1-dcache-loads                                               (52.28%)
    26.940302312         12,666,818      L1-dcache-load-misses     #   23.03% of all L1-dcache accesses  (48.19%)
    26.940302312             82,954      L2-loads                                                      (31.81%)
    26.940302312             54,922      L2-load-misses            #   68.04% of all LL-cache accesses  (31.81%)
    26.940302312             78,482      LLC-loads                                                     (31.81%)
    26.940302312             58,929      LLC-load-misses           #   73.01% of all LL-cache accesses  (31.81%)
    26.990607441         84,680,500      mem_inst_retired.any                                          (31.80%)
    26.990607441             63,308      branch-misses                                                 (31.80%)
    26.990607441        175,653,359      instructions              #    1.35  insn per cycle           (39.76%)
    26.990607441        130,257,402      cycles                                                        (47.24%)
    26.990607441              7,777      L1-icache-load-misses                                         (52.29%)
    26.990607441         53,582,831      L1-dcache-loads                                               (52.29%)
    26.990607441         13,157,496      L1-dcache-load-misses     #   24.56% of all L1-dcache accesses  (52.29%)
    26.990607441            127,754      L2-loads                                                      (36.87%)
    26.990607441            100,230      L2-load-misses            #   75.51% of all LL-cache accesses  (31.80%)
    26.990607441            137,718      LLC-loads                                                     (31.80%)
    26.990607441             99,256      LLC-load-misses           #   74.78% of all LL-cache accesses  (31.80%)
    27.040909878        101,745,517      mem_inst_retired.any                                          (31.81%)
    27.040909878             27,018      branch-misses                                                 (31.81%)
    27.040909878        194,562,547      instructions              #    1.49  insn per cycle           (39.76%)
    27.040909878        130,214,908      cycles                                                        (39.76%)
    27.040909878              8,849      L1-icache-load-misses                                         (42.66%)
    27.040909878         54,257,826      L1-dcache-loads                                               (50.61%)
    27.040909878         12,689,714      L1-dcache-load-misses     #   23.39% of all L1-dcache accesses  (52.29%)
    27.040909878             95,946      L2-loads                                                      (44.34%)
    27.040909878             64,048      L2-load-misses            #   72.81% of all LL-cache accesses  (41.45%)
    27.040909878             79,996      LLC-loads                                                     (33.50%)
    27.040909878             59,156      LLC-load-misses           #   67.24% of all LL-cache accesses  (31.81%)
    27.091234339         83,385,721      mem_inst_retired.any                                          (31.79%)
    27.091234339             61,549      branch-misses                                                 (31.79%)
    27.091234339        173,771,906      instructions              #    1.33  insn per cycle           (39.74%)
    27.091234339        130,248,411      cycles                                                        (39.74%)
    27.091234339              6,973      L1-icache-load-misses                                         (39.74%)
    27.091234339         58,884,519      L1-dcache-loads                                               (39.74%)
    27.091234339         11,907,452      L1-dcache-load-misses     #   20.22% of all L1-dcache accesses  (46.02%)
    27.091234339             92,447      L2-loads                                                      (44.36%)
    27.091234339             75,981      L2-load-misses            #   73.61% of all LL-cache accesses  (44.36%)
    27.091234339            113,997      LLC-loads                                                     (44.36%)
    27.091234339             90,067      LLC-load-misses           #   87.26% of all LL-cache accesses  (38.11%)
    27.141541245         95,931,914      mem_inst_retired.any                                          (42.68%)
    27.141541245             37,658      branch-misses                                                 (34.74%)
    27.141541245        195,725,376      instructions              #    1.50  insn per cycle           (42.69%)
    27.141541245        130,235,316      cycles                                                        (39.76%)
    27.141541245              8,592      L1-icache-load-misses                                         (39.74%)
    27.141541245         50,891,691      L1-dcache-loads                                               (39.74%)
    27.141541245         13,574,199      L1-dcache-load-misses     #   26.67% of all L1-dcache accesses  (39.74%)
    27.141541245            133,168      L2-loads                                                      (33.44%)
    27.141541245             95,740      L2-load-misses            #   76.38% of all LL-cache accesses  (41.41%)
    27.141541245            117,534      LLC-loads                                                     (44.35%)
    27.141541245             77,680      LLC-load-misses           #   61.97% of all LL-cache accesses  (44.35%)
    27.191847932         92,580,964      mem_inst_retired.any                                          (44.34%)
    27.191847932             46,905      branch-misses                                                 (44.34%)
    27.191847932        194,463,397      instructions              #    1.49  insn per cycle           (52.29%)
    27.191847932        130,250,588      cycles                                                        (47.28%)
    27.191847932              6,842      L1-icache-load-misses                                         (39.75%)
    27.191847932         61,186,960      L1-dcache-loads                                               (39.76%)
    27.191847932         11,286,805      L1-dcache-load-misses     #   18.45% of all L1-dcache accesses  (39.76%)
    27.191847932             67,323      L2-loads                                                      (31.81%)
    27.191847932             59,303      L2-load-misses            #   78.75% of all LL-cache accesses  (31.81%)
    27.191847932             83,290      LLC-loads                                                     (36.81%)
    27.191847932             72,996      LLC-load-misses           #   96.93% of all LL-cache accesses  (44.34%)
    27.242158927         83,147,798      mem_inst_retired.any                                          (40.19%)
    27.242158927             62,876      branch-misses                                                 (44.34%)
    27.242158927        169,871,897      instructions              #    1.30  insn per cycle           (52.29%)
    27.242158927        130,208,150      cycles                                                        (52.29%)
    27.242158927              6,866      L1-icache-load-misses                                         (51.87%)
    27.242158927         51,612,845      L1-dcache-loads                                               (43.93%)
    27.242158927         13,525,656      L1-dcache-load-misses     #   26.21% of all L1-dcache accesses  (39.75%)
    27.242158927            136,986      L2-loads                                                      (31.80%)
    27.242158927            100,013      L2-load-misses            #   73.82% of all LL-cache accesses  (31.80%)
    27.242158927            133,991      LLC-loads                                                     (31.80%)
    27.242158927             98,548      LLC-load-misses           #   72.74% of all LL-cache accesses  (32.21%)
    27.292476118         91,930,184      mem_inst_retired.any                                          (31.79%)
    27.292476118             46,540      branch-misses                                                 (35.59%)
    27.292476118        181,478,704      instructions              #    1.39  insn per cycle           (51.49%)
    27.292476118        130,145,572      cycles                                                        (52.29%)
    27.292476118             14,350      L1-icache-load-misses                                         (52.30%)
    27.292476118         57,899,164      L1-dcache-loads                                               (52.30%)
    27.292476118         11,058,920      L1-dcache-load-misses     #   19.10% of all L1-dcache accesses  (48.53%)
    27.292476118             80,286      L2-loads                                                      (31.80%)
    27.292476118             60,861      L2-load-misses            #   76.38% of all LL-cache accesses  (31.80%)
    27.292476118             79,083      LLC-loads                                                     (31.80%)
    27.292476118             68,440      LLC-load-misses           #   85.89% of all LL-cache accesses  (31.80%)
    27.342783209         67,926,970      mem_inst_retired.any                                          (31.82%)
    27.342783209             54,380      branch-misses                                                 (31.84%)
    27.342783209        154,328,895      instructions              #    1.19  insn per cycle           (39.70%)
    27.342783209        129,956,179      cycles                                                        (46.85%)
    27.342783209             20,887      L1-icache-load-misses                                         (52.26%)
    27.342783209         51,089,456      L1-dcache-loads                                               (52.26%)
    27.342783209         12,426,912      L1-dcache-load-misses     #   24.32% of all L1-dcache accesses  (52.26%)
    27.342783209            125,439      L2-loads                                                      (37.27%)
    27.342783209             87,816      L2-load-misses            #   70.82% of all LL-cache accesses  (31.82%)
    27.342783209            122,572      LLC-loads                                                     (31.82%)
    27.342783209             85,716      LLC-load-misses           #   69.12% of all LL-cache accesses  (31.82%)
    27.393096213        100,099,822      mem_inst_retired.any                                          (31.80%)
    27.393096213            162,475      branch-misses                                                 (31.80%)
    27.393096213        202,531,853      instructions              #    1.55  insn per cycle           (39.75%)
    27.393096213        130,273,735      cycles                                                        (39.75%)
    27.393096213             28,018      L1-icache-load-misses                                         (42.31%)
    27.393096213         70,638,465      L1-dcache-loads                                               (50.25%)
    27.393096213          6,694,124      L1-dcache-load-misses     #    9.48% of all L1-dcache accesses  (52.36%)
    27.393096213            262,617      L2-loads                                                      (44.42%)
    27.393096213            153,042      L2-load-misses            #   75.68% of all LL-cache accesses  (41.89%)
    27.393096213            141,817      LLC-loads                                                     (33.95%)
    27.393096213            159,222      LLC-load-misses           #   78.74% of all LL-cache accesses  (31.76%)
    27.420139565         43,887,449      mem_inst_retired.any                                          (59.24%)
    27.420139565             27,375      branch-misses                                                 (59.18%)
    27.420139565        117,110,367      instructions              #    1.68  insn per cycle           (59.27%)
    27.420139565         69,812,233      cycles                                                        (44.20%)
    27.420139565             49,839      L1-icache-load-misses                                         (29.72%)
    27.420139565         26,259,519      L1-dcache-loads                                               (14.91%)
    27.420139565          1,158,920      L1-dcache-load-misses     #    4.41% of all L1-dcache accesses  (10.91%)
    27.420139565            308,147      L2-loads                                                      (25.64%)
    27.420139565            172,180      L2-load-misses            #   63.10% of all LL-cache accesses  (40.56%)
    27.420139565            237,614      LLC-loads                                                     (55.67%)
    27.420139565            129,257      LLC-load-misses           #   47.37% of all LL-cache accesses  (59.40%)
