
EEPROM_Library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004934  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000318  080049ec  080049ec  000059ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d04  08004d04  00006068  2**0
                  CONTENTS
  4 .ARM          00000000  08004d04  08004d04  00006068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d04  08004d04  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d04  08004d04  00005d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d08  08004d08  00005d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004d0c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000268  20000068  08004d74  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002d0  08004d74  000062d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d81b  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000203b  00000000  00000000  000138ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b60  00000000  00000000  000158e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008d6  00000000  00000000  00016448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015e50  00000000  00000000  00016d1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fbb5  00000000  00000000  0002cb6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084636  00000000  00000000  0003c723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c0d59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fa4  00000000  00000000  000c0d9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000c3d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000068 	.word	0x20000068
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080049d4 	.word	0x080049d4

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000006c 	.word	0x2000006c
 80000fc:	080049d4 	.word	0x080049d4

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	@ 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f806 	bl	8000228 <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	46c0      	nop			@ (mov r8, r8)

0800022c <FT24C02A_WriteByte>:
 * @param memAddr Bellek adresi (0-255)
 * @param data Yazılacak veri
 * @return İşlem durumu
 */
FT24C02A_Status FT24C02A_WriteByte(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, uint8_t data)
{
 800022c:	b590      	push	{r4, r7, lr}
 800022e:	b085      	sub	sp, #20
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
 8000234:	0008      	movs	r0, r1
 8000236:	0011      	movs	r1, r2
 8000238:	1cfb      	adds	r3, r7, #3
 800023a:	1c02      	adds	r2, r0, #0
 800023c:	701a      	strb	r2, [r3, #0]
 800023e:	1cbb      	adds	r3, r7, #2
 8000240:	1c0a      	adds	r2, r1, #0
 8000242:	701a      	strb	r2, [r3, #0]
    /* Parametre kontrolü */
    if (handle == NULL || handle->IO.i2c_write == NULL || handle->IO.delay_ms == NULL) {
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	2b00      	cmp	r3, #0
 8000248:	d007      	beq.n	800025a <FT24C02A_WriteByte+0x2e>
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d003      	beq.n	800025a <FT24C02A_WriteByte+0x2e>
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	68db      	ldr	r3, [r3, #12]
 8000256:	2b00      	cmp	r3, #0
 8000258:	d101      	bne.n	800025e <FT24C02A_WriteByte+0x32>
        return FT24C02A_ERROR_PARAM;
 800025a:	2305      	movs	r3, #5
 800025c:	e01c      	b.n	8000298 <FT24C02A_WriteByte+0x6c>
        return FT24C02A_ERROR_ADDR;
    }
    
    /* Veri buffer'ı hazırlama */
    uint8_t buffer[2];
    buffer[0] = memAddr;  /* Bellek adresi */
 800025e:	2108      	movs	r1, #8
 8000260:	187b      	adds	r3, r7, r1
 8000262:	1cfa      	adds	r2, r7, #3
 8000264:	7812      	ldrb	r2, [r2, #0]
 8000266:	701a      	strb	r2, [r3, #0]
    buffer[1] = data;     /* Yazılacak veri */
 8000268:	187b      	adds	r3, r7, r1
 800026a:	1cba      	adds	r2, r7, #2
 800026c:	7812      	ldrb	r2, [r2, #0]
 800026e:	705a      	strb	r2, [r3, #1]
    
    /* I2C üzerinden veriyi gönderme */
    int status = handle->IO.i2c_write(handle->DevAddr, buffer, 2, 100);
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	685c      	ldr	r4, [r3, #4]
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	7818      	ldrb	r0, [r3, #0]
 8000278:	1879      	adds	r1, r7, r1
 800027a:	2364      	movs	r3, #100	@ 0x64
 800027c:	2202      	movs	r2, #2
 800027e:	47a0      	blx	r4
 8000280:	0003      	movs	r3, r0
 8000282:	60fb      	str	r3, [r7, #12]
    if (status != 0) {
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	2b00      	cmp	r3, #0
 8000288:	d001      	beq.n	800028e <FT24C02A_WriteByte+0x62>
        return FT24C02A_ERROR_I2C;
 800028a:	2301      	movs	r3, #1
 800028c:	e004      	b.n	8000298 <FT24C02A_WriteByte+0x6c>
    }
    
    /* Yazma döngüsü süresi kadar bekleme */
    handle->IO.delay_ms(FT24C02A_WRITE_CYCLE_TIME);
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	68db      	ldr	r3, [r3, #12]
 8000292:	2005      	movs	r0, #5
 8000294:	4798      	blx	r3
    
    return FT24C02A_OK;
 8000296:	2300      	movs	r3, #0
}
 8000298:	0018      	movs	r0, r3
 800029a:	46bd      	mov	sp, r7
 800029c:	b005      	add	sp, #20
 800029e:	bd90      	pop	{r4, r7, pc}

080002a0 <FT24C02A_ReadByte>:
 * @param memAddr Bellek adresi (0-255)
 * @param pData Okunan verinin kaydedileceği adres
 * @return İşlem durumu
 */
FT24C02A_Status FT24C02A_ReadByte(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, uint8_t *pData)
{
 80002a0:	b590      	push	{r4, r7, lr}
 80002a2:	b087      	sub	sp, #28
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	60f8      	str	r0, [r7, #12]
 80002a8:	607a      	str	r2, [r7, #4]
 80002aa:	230b      	movs	r3, #11
 80002ac:	18fb      	adds	r3, r7, r3
 80002ae:	1c0a      	adds	r2, r1, #0
 80002b0:	701a      	strb	r2, [r3, #0]
    /* Parametre kontrolü */
    if (handle == NULL || handle->IO.i2c_write == NULL || 
 80002b2:	68fb      	ldr	r3, [r7, #12]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d00a      	beq.n	80002ce <FT24C02A_ReadByte+0x2e>
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	685b      	ldr	r3, [r3, #4]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d006      	beq.n	80002ce <FT24C02A_ReadByte+0x2e>
        handle->IO.i2c_read == NULL || pData == NULL) {
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	689b      	ldr	r3, [r3, #8]
    if (handle == NULL || handle->IO.i2c_write == NULL || 
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d002      	beq.n	80002ce <FT24C02A_ReadByte+0x2e>
        handle->IO.i2c_read == NULL || pData == NULL) {
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d101      	bne.n	80002d2 <FT24C02A_ReadByte+0x32>
        return FT24C02A_ERROR_PARAM;
 80002ce:	2305      	movs	r3, #5
 80002d0:	e01f      	b.n	8000312 <FT24C02A_ReadByte+0x72>
    if (memAddr >= FT24C02A_MAX_SIZE) {
        return FT24C02A_ERROR_ADDR;
    }
    
    /* Önce bellek adresini gönder */
    int status = handle->IO.i2c_write(handle->DevAddr, &memAddr, 1, 100);
 80002d2:	68fb      	ldr	r3, [r7, #12]
 80002d4:	685c      	ldr	r4, [r3, #4]
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	7818      	ldrb	r0, [r3, #0]
 80002da:	230b      	movs	r3, #11
 80002dc:	18f9      	adds	r1, r7, r3
 80002de:	2364      	movs	r3, #100	@ 0x64
 80002e0:	2201      	movs	r2, #1
 80002e2:	47a0      	blx	r4
 80002e4:	0003      	movs	r3, r0
 80002e6:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 80002e8:	697b      	ldr	r3, [r7, #20]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <FT24C02A_ReadByte+0x52>
        return FT24C02A_ERROR_I2C;
 80002ee:	2301      	movs	r3, #1
 80002f0:	e00f      	b.n	8000312 <FT24C02A_ReadByte+0x72>
    }
    
    /* Sonra veriyi oku */
    status = handle->IO.i2c_read(handle->DevAddr, pData, 1, 100);
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	689c      	ldr	r4, [r3, #8]
 80002f6:	68fb      	ldr	r3, [r7, #12]
 80002f8:	7818      	ldrb	r0, [r3, #0]
 80002fa:	6879      	ldr	r1, [r7, #4]
 80002fc:	2364      	movs	r3, #100	@ 0x64
 80002fe:	2201      	movs	r2, #1
 8000300:	47a0      	blx	r4
 8000302:	0003      	movs	r3, r0
 8000304:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 8000306:	697b      	ldr	r3, [r7, #20]
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <FT24C02A_ReadByte+0x70>
        return FT24C02A_ERROR_I2C;
 800030c:	2301      	movs	r3, #1
 800030e:	e000      	b.n	8000312 <FT24C02A_ReadByte+0x72>
    }
    
    return FT24C02A_OK;
 8000310:	2300      	movs	r3, #0
}
 8000312:	0018      	movs	r0, r3
 8000314:	46bd      	mov	sp, r7
 8000316:	b007      	add	sp, #28
 8000318:	bd90      	pop	{r4, r7, pc}

0800031a <FT24C02A_WriteBuffer>:
 * @param size Yazılacak veri boyutu
 * @return İşlem durumu
 */

FT24C02A_Status FT24C02A_WriteBuffer(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, const uint8_t *pData, uint16_t size)
{
 800031a:	b5b0      	push	{r4, r5, r7, lr}
 800031c:	b086      	sub	sp, #24
 800031e:	af00      	add	r7, sp, #0
 8000320:	60f8      	str	r0, [r7, #12]
 8000322:	0008      	movs	r0, r1
 8000324:	607a      	str	r2, [r7, #4]
 8000326:	0019      	movs	r1, r3
 8000328:	230b      	movs	r3, #11
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	1c02      	adds	r2, r0, #0
 800032e:	701a      	strb	r2, [r3, #0]
 8000330:	2308      	movs	r3, #8
 8000332:	18fb      	adds	r3, r7, r3
 8000334:	1c0a      	adds	r2, r1, #0
 8000336:	801a      	strh	r2, [r3, #0]
    if (handle == NULL || handle->IO.i2c_write == NULL || handle->IO.delay_ms == NULL || pData == NULL) {
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	2b00      	cmp	r3, #0
 800033c:	d00a      	beq.n	8000354 <FT24C02A_WriteBuffer+0x3a>
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	685b      	ldr	r3, [r3, #4]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d006      	beq.n	8000354 <FT24C02A_WriteBuffer+0x3a>
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	68db      	ldr	r3, [r3, #12]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d002      	beq.n	8000354 <FT24C02A_WriteBuffer+0x3a>
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d101      	bne.n	8000358 <FT24C02A_WriteBuffer+0x3e>
        return FT24C02A_ERROR_PARAM;
 8000354:	2305      	movs	r3, #5
 8000356:	e03d      	b.n	80003d4 <FT24C02A_WriteBuffer+0xba>
    }

    if ((memAddr + size) > FT24C02A_MAX_SIZE) {
 8000358:	230b      	movs	r3, #11
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	781a      	ldrb	r2, [r3, #0]
 800035e:	2308      	movs	r3, #8
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	881b      	ldrh	r3, [r3, #0]
 8000364:	18d2      	adds	r2, r2, r3
 8000366:	2380      	movs	r3, #128	@ 0x80
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	429a      	cmp	r2, r3
 800036c:	dd01      	ble.n	8000372 <FT24C02A_WriteBuffer+0x58>
        return FT24C02A_ERROR_SIZE;
 800036e:	2303      	movs	r3, #3
 8000370:	e030      	b.n	80003d4 <FT24C02A_WriteBuffer+0xba>
    }

    for (uint16_t i = 0; i < size; i++) {
 8000372:	2316      	movs	r3, #22
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	2200      	movs	r2, #0
 8000378:	801a      	strh	r2, [r3, #0]
 800037a:	e022      	b.n	80003c2 <FT24C02A_WriteBuffer+0xa8>
        FT24C02A_Status status = FT24C02A_WriteByte(handle, memAddr + i, pData[i]);
 800037c:	2016      	movs	r0, #22
 800037e:	183b      	adds	r3, r7, r0
 8000380:	881b      	ldrh	r3, [r3, #0]
 8000382:	b2da      	uxtb	r2, r3
 8000384:	230b      	movs	r3, #11
 8000386:	18fb      	adds	r3, r7, r3
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	18d3      	adds	r3, r2, r3
 800038c:	b2d9      	uxtb	r1, r3
 800038e:	183b      	adds	r3, r7, r0
 8000390:	881b      	ldrh	r3, [r3, #0]
 8000392:	687a      	ldr	r2, [r7, #4]
 8000394:	18d3      	adds	r3, r2, r3
 8000396:	781a      	ldrb	r2, [r3, #0]
 8000398:	2515      	movs	r5, #21
 800039a:	197c      	adds	r4, r7, r5
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	0018      	movs	r0, r3
 80003a0:	f7ff ff44 	bl	800022c <FT24C02A_WriteByte>
 80003a4:	0003      	movs	r3, r0
 80003a6:	7023      	strb	r3, [r4, #0]
        if (status != FT24C02A_OK) {
 80003a8:	197b      	adds	r3, r7, r5
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d002      	beq.n	80003b6 <FT24C02A_WriteBuffer+0x9c>
            return status;
 80003b0:	197b      	adds	r3, r7, r5
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	e00e      	b.n	80003d4 <FT24C02A_WriteBuffer+0xba>
    for (uint16_t i = 0; i < size; i++) {
 80003b6:	2116      	movs	r1, #22
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	881a      	ldrh	r2, [r3, #0]
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	3201      	adds	r2, #1
 80003c0:	801a      	strh	r2, [r3, #0]
 80003c2:	2316      	movs	r3, #22
 80003c4:	18fa      	adds	r2, r7, r3
 80003c6:	2308      	movs	r3, #8
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	8812      	ldrh	r2, [r2, #0]
 80003cc:	881b      	ldrh	r3, [r3, #0]
 80003ce:	429a      	cmp	r2, r3
 80003d0:	d3d4      	bcc.n	800037c <FT24C02A_WriteBuffer+0x62>
        }
    }

    return FT24C02A_OK;
 80003d2:	2300      	movs	r3, #0
}
 80003d4:	0018      	movs	r0, r3
 80003d6:	46bd      	mov	sp, r7
 80003d8:	b006      	add	sp, #24
 80003da:	bdb0      	pop	{r4, r5, r7, pc}

080003dc <FT24C02A_ReadBuffer>:
 * @param size Okunacak veri boyutu
 * @return İşlem durumu
 */

FT24C02A_Status FT24C02A_ReadBuffer(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, uint8_t *pData, uint16_t size)
{
 80003dc:	b5b0      	push	{r4, r5, r7, lr}
 80003de:	b086      	sub	sp, #24
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	60f8      	str	r0, [r7, #12]
 80003e4:	0008      	movs	r0, r1
 80003e6:	607a      	str	r2, [r7, #4]
 80003e8:	0019      	movs	r1, r3
 80003ea:	230b      	movs	r3, #11
 80003ec:	18fb      	adds	r3, r7, r3
 80003ee:	1c02      	adds	r2, r0, #0
 80003f0:	701a      	strb	r2, [r3, #0]
 80003f2:	2308      	movs	r3, #8
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	1c0a      	adds	r2, r1, #0
 80003f8:	801a      	strh	r2, [r3, #0]
    if (handle == NULL || handle->IO.i2c_write == NULL || handle->IO.i2c_read == NULL || pData == NULL) {
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d00a      	beq.n	8000416 <FT24C02A_ReadBuffer+0x3a>
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	685b      	ldr	r3, [r3, #4]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d006      	beq.n	8000416 <FT24C02A_ReadBuffer+0x3a>
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	689b      	ldr	r3, [r3, #8]
 800040c:	2b00      	cmp	r3, #0
 800040e:	d002      	beq.n	8000416 <FT24C02A_ReadBuffer+0x3a>
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	2b00      	cmp	r3, #0
 8000414:	d101      	bne.n	800041a <FT24C02A_ReadBuffer+0x3e>
        return FT24C02A_ERROR_PARAM;
 8000416:	2305      	movs	r3, #5
 8000418:	e03c      	b.n	8000494 <FT24C02A_ReadBuffer+0xb8>
    }

    if ((memAddr + size) > FT24C02A_MAX_SIZE) {
 800041a:	230b      	movs	r3, #11
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	781a      	ldrb	r2, [r3, #0]
 8000420:	2308      	movs	r3, #8
 8000422:	18fb      	adds	r3, r7, r3
 8000424:	881b      	ldrh	r3, [r3, #0]
 8000426:	18d2      	adds	r2, r2, r3
 8000428:	2380      	movs	r3, #128	@ 0x80
 800042a:	005b      	lsls	r3, r3, #1
 800042c:	429a      	cmp	r2, r3
 800042e:	dd01      	ble.n	8000434 <FT24C02A_ReadBuffer+0x58>
        return FT24C02A_ERROR_SIZE;
 8000430:	2303      	movs	r3, #3
 8000432:	e02f      	b.n	8000494 <FT24C02A_ReadBuffer+0xb8>
    }

    for (uint16_t i = 0; i < size; i++) {
 8000434:	2316      	movs	r3, #22
 8000436:	18fb      	adds	r3, r7, r3
 8000438:	2200      	movs	r2, #0
 800043a:	801a      	strh	r2, [r3, #0]
 800043c:	e021      	b.n	8000482 <FT24C02A_ReadBuffer+0xa6>
        FT24C02A_Status status = FT24C02A_ReadByte(handle, memAddr + i, &pData[i]);
 800043e:	2016      	movs	r0, #22
 8000440:	183b      	adds	r3, r7, r0
 8000442:	881b      	ldrh	r3, [r3, #0]
 8000444:	b2da      	uxtb	r2, r3
 8000446:	230b      	movs	r3, #11
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	18d3      	adds	r3, r2, r3
 800044e:	b2d9      	uxtb	r1, r3
 8000450:	183b      	adds	r3, r7, r0
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	687a      	ldr	r2, [r7, #4]
 8000456:	18d2      	adds	r2, r2, r3
 8000458:	2515      	movs	r5, #21
 800045a:	197c      	adds	r4, r7, r5
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff ff1e 	bl	80002a0 <FT24C02A_ReadByte>
 8000464:	0003      	movs	r3, r0
 8000466:	7023      	strb	r3, [r4, #0]
        if (status != FT24C02A_OK) {
 8000468:	197b      	adds	r3, r7, r5
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	2b00      	cmp	r3, #0
 800046e:	d002      	beq.n	8000476 <FT24C02A_ReadBuffer+0x9a>
            return status;
 8000470:	197b      	adds	r3, r7, r5
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	e00e      	b.n	8000494 <FT24C02A_ReadBuffer+0xb8>
    for (uint16_t i = 0; i < size; i++) {
 8000476:	2116      	movs	r1, #22
 8000478:	187b      	adds	r3, r7, r1
 800047a:	881a      	ldrh	r2, [r3, #0]
 800047c:	187b      	adds	r3, r7, r1
 800047e:	3201      	adds	r2, #1
 8000480:	801a      	strh	r2, [r3, #0]
 8000482:	2316      	movs	r3, #22
 8000484:	18fa      	adds	r2, r7, r3
 8000486:	2308      	movs	r3, #8
 8000488:	18fb      	adds	r3, r7, r3
 800048a:	8812      	ldrh	r2, [r2, #0]
 800048c:	881b      	ldrh	r3, [r3, #0]
 800048e:	429a      	cmp	r2, r3
 8000490:	d3d5      	bcc.n	800043e <FT24C02A_ReadBuffer+0x62>
        }
    }

    return FT24C02A_OK;
 8000492:	2300      	movs	r3, #0
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b006      	add	sp, #24
 800049a:	bdb0      	pop	{r4, r5, r7, pc}

0800049c <FT24C02A_WritePage>:
 * @return İşlem durumu
 */


FT24C02A_Status FT24C02A_WritePage(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, const uint8_t *pData, uint16_t size)
{
 800049c:	b590      	push	{r4, r7, lr}
 800049e:	b08d      	sub	sp, #52	@ 0x34
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	60f8      	str	r0, [r7, #12]
 80004a4:	0008      	movs	r0, r1
 80004a6:	607a      	str	r2, [r7, #4]
 80004a8:	0019      	movs	r1, r3
 80004aa:	230b      	movs	r3, #11
 80004ac:	18fb      	adds	r3, r7, r3
 80004ae:	1c02      	adds	r2, r0, #0
 80004b0:	701a      	strb	r2, [r3, #0]
 80004b2:	2308      	movs	r3, #8
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	1c0a      	adds	r2, r1, #0
 80004b8:	801a      	strh	r2, [r3, #0]
    if (handle == NULL || handle->IO.i2c_write == NULL || handle->IO.delay_ms == NULL || pData == NULL) {
 80004ba:	68fb      	ldr	r3, [r7, #12]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d00a      	beq.n	80004d6 <FT24C02A_WritePage+0x3a>
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d006      	beq.n	80004d6 <FT24C02A_WritePage+0x3a>
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	68db      	ldr	r3, [r3, #12]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d002      	beq.n	80004d6 <FT24C02A_WritePage+0x3a>
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d101      	bne.n	80004da <FT24C02A_WritePage+0x3e>
        return FT24C02A_ERROR_PARAM;
 80004d6:	2305      	movs	r3, #5
 80004d8:	e068      	b.n	80005ac <FT24C02A_WritePage+0x110>
    }

    if (size == 0 || size > FT24C02A_PAGE_SIZE) {
 80004da:	2208      	movs	r2, #8
 80004dc:	18bb      	adds	r3, r7, r2
 80004de:	881b      	ldrh	r3, [r3, #0]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d003      	beq.n	80004ec <FT24C02A_WritePage+0x50>
 80004e4:	18bb      	adds	r3, r7, r2
 80004e6:	881b      	ldrh	r3, [r3, #0]
 80004e8:	2b10      	cmp	r3, #16
 80004ea:	d901      	bls.n	80004f0 <FT24C02A_WritePage+0x54>
        return FT24C02A_ERROR_SIZE;
 80004ec:	2303      	movs	r3, #3
 80004ee:	e05d      	b.n	80005ac <FT24C02A_WritePage+0x110>
    }

    if ((memAddr + size) > FT24C02A_MAX_SIZE) {
 80004f0:	230b      	movs	r3, #11
 80004f2:	18fb      	adds	r3, r7, r3
 80004f4:	781a      	ldrb	r2, [r3, #0]
 80004f6:	2308      	movs	r3, #8
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	881b      	ldrh	r3, [r3, #0]
 80004fc:	18d2      	adds	r2, r2, r3
 80004fe:	2380      	movs	r3, #128	@ 0x80
 8000500:	005b      	lsls	r3, r3, #1
 8000502:	429a      	cmp	r2, r3
 8000504:	dd01      	ble.n	800050a <FT24C02A_WritePage+0x6e>
        return FT24C02A_ERROR_ADDR;
 8000506:	2302      	movs	r3, #2
 8000508:	e050      	b.n	80005ac <FT24C02A_WritePage+0x110>
    }

    // Sayfa sınırını geçiyor mu kontrol et
    uint8_t page_start = memAddr & ~(FT24C02A_PAGE_SIZE - 1);  // Sayfa başlangıcı
 800050a:	202d      	movs	r0, #45	@ 0x2d
 800050c:	183b      	adds	r3, r7, r0
 800050e:	240b      	movs	r4, #11
 8000510:	193a      	adds	r2, r7, r4
 8000512:	7812      	ldrb	r2, [r2, #0]
 8000514:	210f      	movs	r1, #15
 8000516:	438a      	bics	r2, r1
 8000518:	701a      	strb	r2, [r3, #0]
    if ((memAddr + size - 1) >= (page_start + FT24C02A_PAGE_SIZE)) {
 800051a:	193b      	adds	r3, r7, r4
 800051c:	781a      	ldrb	r2, [r3, #0]
 800051e:	2308      	movs	r3, #8
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	881b      	ldrh	r3, [r3, #0]
 8000524:	18d2      	adds	r2, r2, r3
 8000526:	183b      	adds	r3, r7, r0
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	3310      	adds	r3, #16
 800052c:	429a      	cmp	r2, r3
 800052e:	dd01      	ble.n	8000534 <FT24C02A_WritePage+0x98>
        return FT24C02A_ERROR_PARAM; // Sayfa sınırını aşmak yasak
 8000530:	2305      	movs	r3, #5
 8000532:	e03b      	b.n	80005ac <FT24C02A_WritePage+0x110>
    }

    uint8_t buffer[FT24C02A_PAGE_SIZE + 1];
    buffer[0] = memAddr;
 8000534:	2314      	movs	r3, #20
 8000536:	18fb      	adds	r3, r7, r3
 8000538:	220b      	movs	r2, #11
 800053a:	18ba      	adds	r2, r7, r2
 800053c:	7812      	ldrb	r2, [r2, #0]
 800053e:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < size; i++) {
 8000540:	232e      	movs	r3, #46	@ 0x2e
 8000542:	18fb      	adds	r3, r7, r3
 8000544:	2200      	movs	r2, #0
 8000546:	801a      	strh	r2, [r3, #0]
 8000548:	e010      	b.n	800056c <FT24C02A_WritePage+0xd0>
        buffer[i + 1] = pData[i];
 800054a:	202e      	movs	r0, #46	@ 0x2e
 800054c:	183b      	adds	r3, r7, r0
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	18d2      	adds	r2, r2, r3
 8000554:	183b      	adds	r3, r7, r0
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	3301      	adds	r3, #1
 800055a:	7811      	ldrb	r1, [r2, #0]
 800055c:	2214      	movs	r2, #20
 800055e:	18ba      	adds	r2, r7, r2
 8000560:	54d1      	strb	r1, [r2, r3]
    for (uint16_t i = 0; i < size; i++) {
 8000562:	183b      	adds	r3, r7, r0
 8000564:	881a      	ldrh	r2, [r3, #0]
 8000566:	183b      	adds	r3, r7, r0
 8000568:	3201      	adds	r2, #1
 800056a:	801a      	strh	r2, [r3, #0]
 800056c:	232e      	movs	r3, #46	@ 0x2e
 800056e:	18fa      	adds	r2, r7, r3
 8000570:	2108      	movs	r1, #8
 8000572:	187b      	adds	r3, r7, r1
 8000574:	8812      	ldrh	r2, [r2, #0]
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	429a      	cmp	r2, r3
 800057a:	d3e6      	bcc.n	800054a <FT24C02A_WritePage+0xae>
    }

    int status = handle->IO.i2c_write(handle->DevAddr, buffer, size + 1, 100);
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	685c      	ldr	r4, [r3, #4]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	7818      	ldrb	r0, [r3, #0]
 8000584:	187b      	adds	r3, r7, r1
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	3301      	adds	r3, #1
 800058a:	b29a      	uxth	r2, r3
 800058c:	2314      	movs	r3, #20
 800058e:	18f9      	adds	r1, r7, r3
 8000590:	2364      	movs	r3, #100	@ 0x64
 8000592:	47a0      	blx	r4
 8000594:	0003      	movs	r3, r0
 8000596:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (status != 0) {
 8000598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <FT24C02A_WritePage+0x106>
        return FT24C02A_ERROR_I2C;
 800059e:	2301      	movs	r3, #1
 80005a0:	e004      	b.n	80005ac <FT24C02A_WritePage+0x110>
    }

    handle->IO.delay_ms(FT24C02A_WRITE_CYCLE_TIME);
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	68db      	ldr	r3, [r3, #12]
 80005a6:	2005      	movs	r0, #5
 80005a8:	4798      	blx	r3
    return FT24C02A_OK;
 80005aa:	2300      	movs	r3, #0
}
 80005ac:	0018      	movs	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	b00d      	add	sp, #52	@ 0x34
 80005b2:	bd90      	pop	{r4, r7, pc}

080005b4 <FT24C02A_ReadPage>:
 * @param size Okunacak veri miktarı (1–16 byte önerilir)
 * @return İşlem durumu
 */

FT24C02A_Status FT24C02A_ReadPage(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, uint8_t *pData, uint16_t size)
{
 80005b4:	b590      	push	{r4, r7, lr}
 80005b6:	b087      	sub	sp, #28
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	0008      	movs	r0, r1
 80005be:	607a      	str	r2, [r7, #4]
 80005c0:	0019      	movs	r1, r3
 80005c2:	230b      	movs	r3, #11
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	1c02      	adds	r2, r0, #0
 80005c8:	701a      	strb	r2, [r3, #0]
 80005ca:	2308      	movs	r3, #8
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	1c0a      	adds	r2, r1, #0
 80005d0:	801a      	strh	r2, [r3, #0]
    if (handle == NULL || handle->IO.i2c_write == NULL || handle->IO.i2c_read == NULL || pData == NULL) {
 80005d2:	68fb      	ldr	r3, [r7, #12]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00a      	beq.n	80005ee <FT24C02A_ReadPage+0x3a>
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	685b      	ldr	r3, [r3, #4]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d006      	beq.n	80005ee <FT24C02A_ReadPage+0x3a>
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d002      	beq.n	80005ee <FT24C02A_ReadPage+0x3a>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d101      	bne.n	80005f2 <FT24C02A_ReadPage+0x3e>
        return FT24C02A_ERROR_PARAM;
 80005ee:	2305      	movs	r3, #5
 80005f0:	e02f      	b.n	8000652 <FT24C02A_ReadPage+0x9e>
    }

    if ((memAddr + size) > FT24C02A_MAX_SIZE) {
 80005f2:	230b      	movs	r3, #11
 80005f4:	18fb      	adds	r3, r7, r3
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	001a      	movs	r2, r3
 80005fa:	2308      	movs	r3, #8
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	18d2      	adds	r2, r2, r3
 8000602:	2380      	movs	r3, #128	@ 0x80
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	429a      	cmp	r2, r3
 8000608:	dd01      	ble.n	800060e <FT24C02A_ReadPage+0x5a>
        return FT24C02A_ERROR_ADDR;
 800060a:	2302      	movs	r3, #2
 800060c:	e021      	b.n	8000652 <FT24C02A_ReadPage+0x9e>
    }

    int status = handle->IO.i2c_write(handle->DevAddr, &memAddr, 1, 100);
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	685c      	ldr	r4, [r3, #4]
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	7818      	ldrb	r0, [r3, #0]
 8000616:	230b      	movs	r3, #11
 8000618:	18f9      	adds	r1, r7, r3
 800061a:	2364      	movs	r3, #100	@ 0x64
 800061c:	2201      	movs	r2, #1
 800061e:	47a0      	blx	r4
 8000620:	0003      	movs	r3, r0
 8000622:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <FT24C02A_ReadPage+0x7a>
        return FT24C02A_ERROR_I2C;
 800062a:	2301      	movs	r3, #1
 800062c:	e011      	b.n	8000652 <FT24C02A_ReadPage+0x9e>
    }

    status = handle->IO.i2c_read(handle->DevAddr, pData, size, 100);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	689c      	ldr	r4, [r3, #8]
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	7818      	ldrb	r0, [r3, #0]
 8000636:	2308      	movs	r3, #8
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	881a      	ldrh	r2, [r3, #0]
 800063c:	6879      	ldr	r1, [r7, #4]
 800063e:	2364      	movs	r3, #100	@ 0x64
 8000640:	47a0      	blx	r4
 8000642:	0003      	movs	r3, r0
 8000644:	617b      	str	r3, [r7, #20]
    if (status != 0) {
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <FT24C02A_ReadPage+0x9c>
        return FT24C02A_ERROR_I2C;
 800064c:	2301      	movs	r3, #1
 800064e:	e000      	b.n	8000652 <FT24C02A_ReadPage+0x9e>
    }

    return FT24C02A_OK;
 8000650:	2300      	movs	r3, #0
}
 8000652:	0018      	movs	r0, r3
 8000654:	46bd      	mov	sp, r7
 8000656:	b007      	add	sp, #28
 8000658:	bd90      	pop	{r4, r7, pc}

0800065a <FT24C02A_WriteLongData>:
 * @param size Yazılacak toplam veri boyutu
 * @return İşlem durumu
 */

FT24C02A_Status FT24C02A_WriteLongData(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, const uint8_t *pData, uint16_t size)
{
 800065a:	b5b0      	push	{r4, r5, r7, lr}
 800065c:	b088      	sub	sp, #32
 800065e:	af00      	add	r7, sp, #0
 8000660:	60f8      	str	r0, [r7, #12]
 8000662:	0008      	movs	r0, r1
 8000664:	607a      	str	r2, [r7, #4]
 8000666:	0019      	movs	r1, r3
 8000668:	230b      	movs	r3, #11
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	1c02      	adds	r2, r0, #0
 800066e:	701a      	strb	r2, [r3, #0]
 8000670:	2308      	movs	r3, #8
 8000672:	18fb      	adds	r3, r7, r3
 8000674:	1c0a      	adds	r2, r1, #0
 8000676:	801a      	strh	r2, [r3, #0]
    if (!handle || !handle->IO.i2c_write || !handle->IO.delay_ms || !pData)
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d00a      	beq.n	8000694 <FT24C02A_WriteLongData+0x3a>
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	685b      	ldr	r3, [r3, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d006      	beq.n	8000694 <FT24C02A_WriteLongData+0x3a>
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	68db      	ldr	r3, [r3, #12]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d002      	beq.n	8000694 <FT24C02A_WriteLongData+0x3a>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d101      	bne.n	8000698 <FT24C02A_WriteLongData+0x3e>
        return FT24C02A_ERROR_PARAM;
 8000694:	2305      	movs	r3, #5
 8000696:	e05a      	b.n	800074e <FT24C02A_WriteLongData+0xf4>
    if ((memAddr + size) > FT24C02A_MAX_SIZE)
 8000698:	230b      	movs	r3, #11
 800069a:	18fb      	adds	r3, r7, r3
 800069c:	781a      	ldrb	r2, [r3, #0]
 800069e:	2308      	movs	r3, #8
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	881b      	ldrh	r3, [r3, #0]
 80006a4:	18d2      	adds	r2, r2, r3
 80006a6:	2380      	movs	r3, #128	@ 0x80
 80006a8:	005b      	lsls	r3, r3, #1
 80006aa:	429a      	cmp	r2, r3
 80006ac:	dd01      	ble.n	80006b2 <FT24C02A_WriteLongData+0x58>
        return FT24C02A_ERROR_ADDR;
 80006ae:	2302      	movs	r3, #2
 80006b0:	e04d      	b.n	800074e <FT24C02A_WriteLongData+0xf4>
    if (size == 0)
 80006b2:	2308      	movs	r3, #8
 80006b4:	18fb      	adds	r3, r7, r3
 80006b6:	881b      	ldrh	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d101      	bne.n	80006c0 <FT24C02A_WriteLongData+0x66>
        return FT24C02A_ERROR_SIZE;
 80006bc:	2303      	movs	r3, #3
 80006be:	e046      	b.n	800074e <FT24C02A_WriteLongData+0xf4>

    size_t written = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
    while (written < size) {
 80006c4:	e03c      	b.n	8000740 <FT24C02A_WriteLongData+0xe6>
        // Sayfa içinde kalan boş alan
        uint8_t pageOffset = (memAddr + written) % FT24C02A_PAGE_SIZE;
 80006c6:	69fb      	ldr	r3, [r7, #28]
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	230b      	movs	r3, #11
 80006cc:	18fb      	adds	r3, r7, r3
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	18d3      	adds	r3, r2, r3
 80006d2:	b2da      	uxtb	r2, r3
 80006d4:	201b      	movs	r0, #27
 80006d6:	183b      	adds	r3, r7, r0
 80006d8:	210f      	movs	r1, #15
 80006da:	400a      	ands	r2, r1
 80006dc:	701a      	strb	r2, [r3, #0]
        uint8_t spaceInPage = FT24C02A_PAGE_SIZE - pageOffset;
 80006de:	241a      	movs	r4, #26
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	183a      	adds	r2, r7, r0
 80006e4:	7812      	ldrb	r2, [r2, #0]
 80006e6:	2110      	movs	r1, #16
 80006e8:	1a8a      	subs	r2, r1, r2
 80006ea:	701a      	strb	r2, [r3, #0]

        // Yazılacak byte sayısı (sayfa sınırına dikkat)
        size_t chunkSize = (size - written) < spaceInPage ? (size - written) : spaceInPage;
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	7819      	ldrb	r1, [r3, #0]
 80006f0:	2308      	movs	r3, #8
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	881a      	ldrh	r2, [r3, #0]
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	1ad2      	subs	r2, r2, r3
 80006fa:	000b      	movs	r3, r1
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d900      	bls.n	8000702 <FT24C02A_WriteLongData+0xa8>
 8000700:	0013      	movs	r3, r2
 8000702:	617b      	str	r3, [r7, #20]

        FT24C02A_Status status = FT24C02A_WritePage(handle, memAddr + written, &pData[written], chunkSize);
 8000704:	69fb      	ldr	r3, [r7, #28]
 8000706:	b2da      	uxtb	r2, r3
 8000708:	230b      	movs	r3, #11
 800070a:	18fb      	adds	r3, r7, r3
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	b2d9      	uxtb	r1, r3
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	69fb      	ldr	r3, [r7, #28]
 8000716:	18d2      	adds	r2, r2, r3
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	b29b      	uxth	r3, r3
 800071c:	2513      	movs	r5, #19
 800071e:	197c      	adds	r4, r7, r5
 8000720:	68f8      	ldr	r0, [r7, #12]
 8000722:	f7ff febb 	bl	800049c <FT24C02A_WritePage>
 8000726:	0003      	movs	r3, r0
 8000728:	7023      	strb	r3, [r4, #0]
        if (status != FT24C02A_OK)
 800072a:	197b      	adds	r3, r7, r5
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d002      	beq.n	8000738 <FT24C02A_WriteLongData+0xde>
            return status;
 8000732:	197b      	adds	r3, r7, r5
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	e00a      	b.n	800074e <FT24C02A_WriteLongData+0xf4>

        written += chunkSize;
 8000738:	69fa      	ldr	r2, [r7, #28]
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	18d3      	adds	r3, r2, r3
 800073e:	61fb      	str	r3, [r7, #28]
    while (written < size) {
 8000740:	2308      	movs	r3, #8
 8000742:	18fb      	adds	r3, r7, r3
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	69fa      	ldr	r2, [r7, #28]
 8000748:	429a      	cmp	r2, r3
 800074a:	d3bc      	bcc.n	80006c6 <FT24C02A_WriteLongData+0x6c>
    }

    return FT24C02A_OK;
 800074c:	2300      	movs	r3, #0
}
 800074e:	0018      	movs	r0, r3
 8000750:	46bd      	mov	sp, r7
 8000752:	b008      	add	sp, #32
 8000754:	bdb0      	pop	{r4, r5, r7, pc}

08000756 <FT24C02A_ReadLongData>:
 * @param size Okunacak toplam veri boyutu
 * @return İşlem durumu
 */

FT24C02A_Status FT24C02A_ReadLongData(FT24C02A_HandleTypeDef *handle, uint8_t memAddr, uint8_t *pData, uint16_t size)
{
 8000756:	b5b0      	push	{r4, r5, r7, lr}
 8000758:	b088      	sub	sp, #32
 800075a:	af00      	add	r7, sp, #0
 800075c:	60f8      	str	r0, [r7, #12]
 800075e:	0008      	movs	r0, r1
 8000760:	607a      	str	r2, [r7, #4]
 8000762:	0019      	movs	r1, r3
 8000764:	230b      	movs	r3, #11
 8000766:	18fb      	adds	r3, r7, r3
 8000768:	1c02      	adds	r2, r0, #0
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	2308      	movs	r3, #8
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	1c0a      	adds	r2, r1, #0
 8000772:	801a      	strh	r2, [r3, #0]
    if (!handle || !handle->IO.i2c_read || !pData)
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	2b00      	cmp	r3, #0
 8000778:	d006      	beq.n	8000788 <FT24C02A_ReadLongData+0x32>
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	689b      	ldr	r3, [r3, #8]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d002      	beq.n	8000788 <FT24C02A_ReadLongData+0x32>
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d101      	bne.n	800078c <FT24C02A_ReadLongData+0x36>
        return FT24C02A_ERROR_PARAM;
 8000788:	2305      	movs	r3, #5
 800078a:	e05a      	b.n	8000842 <FT24C02A_ReadLongData+0xec>
    if ((memAddr + size) > FT24C02A_MAX_SIZE)
 800078c:	230b      	movs	r3, #11
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	781a      	ldrb	r2, [r3, #0]
 8000792:	2308      	movs	r3, #8
 8000794:	18fb      	adds	r3, r7, r3
 8000796:	881b      	ldrh	r3, [r3, #0]
 8000798:	18d2      	adds	r2, r2, r3
 800079a:	2380      	movs	r3, #128	@ 0x80
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	429a      	cmp	r2, r3
 80007a0:	dd01      	ble.n	80007a6 <FT24C02A_ReadLongData+0x50>
        return FT24C02A_ERROR_ADDR;
 80007a2:	2302      	movs	r3, #2
 80007a4:	e04d      	b.n	8000842 <FT24C02A_ReadLongData+0xec>
    if (size == 0)
 80007a6:	2308      	movs	r3, #8
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d101      	bne.n	80007b4 <FT24C02A_ReadLongData+0x5e>
        return FT24C02A_ERROR_SIZE;
 80007b0:	2303      	movs	r3, #3
 80007b2:	e046      	b.n	8000842 <FT24C02A_ReadLongData+0xec>

    size_t read = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	61fb      	str	r3, [r7, #28]
    while (read < size) {
 80007b8:	e03c      	b.n	8000834 <FT24C02A_ReadLongData+0xde>
        uint8_t pageOffset = (memAddr + read) % FT24C02A_PAGE_SIZE;
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	230b      	movs	r3, #11
 80007c0:	18fb      	adds	r3, r7, r3
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	18d3      	adds	r3, r2, r3
 80007c6:	b2da      	uxtb	r2, r3
 80007c8:	201b      	movs	r0, #27
 80007ca:	183b      	adds	r3, r7, r0
 80007cc:	210f      	movs	r1, #15
 80007ce:	400a      	ands	r2, r1
 80007d0:	701a      	strb	r2, [r3, #0]
        uint8_t spaceInPage = FT24C02A_PAGE_SIZE - pageOffset;
 80007d2:	241a      	movs	r4, #26
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	183a      	adds	r2, r7, r0
 80007d8:	7812      	ldrb	r2, [r2, #0]
 80007da:	2110      	movs	r1, #16
 80007dc:	1a8a      	subs	r2, r1, r2
 80007de:	701a      	strb	r2, [r3, #0]

        size_t chunkSize = (size - read) < spaceInPage ? (size - read) : spaceInPage;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	7819      	ldrb	r1, [r3, #0]
 80007e4:	2308      	movs	r3, #8
 80007e6:	18fb      	adds	r3, r7, r3
 80007e8:	881a      	ldrh	r2, [r3, #0]
 80007ea:	69fb      	ldr	r3, [r7, #28]
 80007ec:	1ad2      	subs	r2, r2, r3
 80007ee:	000b      	movs	r3, r1
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d900      	bls.n	80007f6 <FT24C02A_ReadLongData+0xa0>
 80007f4:	0013      	movs	r3, r2
 80007f6:	617b      	str	r3, [r7, #20]

        FT24C02A_Status status = FT24C02A_ReadPage(handle, memAddr + read, &pData[read], chunkSize);
 80007f8:	69fb      	ldr	r3, [r7, #28]
 80007fa:	b2da      	uxtb	r2, r3
 80007fc:	230b      	movs	r3, #11
 80007fe:	18fb      	adds	r3, r7, r3
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	18d3      	adds	r3, r2, r3
 8000804:	b2d9      	uxtb	r1, r3
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	18d2      	adds	r2, r2, r3
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	b29b      	uxth	r3, r3
 8000810:	2513      	movs	r5, #19
 8000812:	197c      	adds	r4, r7, r5
 8000814:	68f8      	ldr	r0, [r7, #12]
 8000816:	f7ff fecd 	bl	80005b4 <FT24C02A_ReadPage>
 800081a:	0003      	movs	r3, r0
 800081c:	7023      	strb	r3, [r4, #0]
        if (status != FT24C02A_OK)
 800081e:	197b      	adds	r3, r7, r5
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d002      	beq.n	800082c <FT24C02A_ReadLongData+0xd6>
            return status;
 8000826:	197b      	adds	r3, r7, r5
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	e00a      	b.n	8000842 <FT24C02A_ReadLongData+0xec>

        read += chunkSize;
 800082c:	69fa      	ldr	r2, [r7, #28]
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	18d3      	adds	r3, r2, r3
 8000832:	61fb      	str	r3, [r7, #28]
    while (read < size) {
 8000834:	2308      	movs	r3, #8
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	881b      	ldrh	r3, [r3, #0]
 800083a:	69fa      	ldr	r2, [r7, #28]
 800083c:	429a      	cmp	r2, r3
 800083e:	d3bc      	bcc.n	80007ba <FT24C02A_ReadLongData+0x64>
    }

    return FT24C02A_OK;
 8000840:	2300      	movs	r3, #0
}
 8000842:	0018      	movs	r0, r3
 8000844:	46bd      	mov	sp, r7
 8000846:	b008      	add	sp, #32
 8000848:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800084c <FT24C02A_I2C_Write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// I2C yazma fonksiyonu (STM32 HAL kütüphanesi için)
int FT24C02A_I2C_Write(uint8_t devAddr, const uint8_t* pData, uint16_t size, uint32_t timeout)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b087      	sub	sp, #28
 8000850:	af02      	add	r7, sp, #8
 8000852:	60b9      	str	r1, [r7, #8]
 8000854:	0011      	movs	r1, r2
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	240f      	movs	r4, #15
 800085a:	193b      	adds	r3, r7, r4
 800085c:	1c02      	adds	r2, r0, #0
 800085e:	701a      	strb	r2, [r3, #0]
 8000860:	200c      	movs	r0, #12
 8000862:	183b      	adds	r3, r7, r0
 8000864:	1c0a      	adds	r2, r1, #0
 8000866:	801a      	strh	r2, [r3, #0]
  return HAL_I2C_Master_Transmit(&hi2c1, devAddr << 1, (uint8_t*)pData, size, timeout);
 8000868:	193b      	adds	r3, r7, r4
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	b29b      	uxth	r3, r3
 800086e:	18db      	adds	r3, r3, r3
 8000870:	b299      	uxth	r1, r3
 8000872:	183b      	adds	r3, r7, r0
 8000874:	881c      	ldrh	r4, [r3, #0]
 8000876:	68ba      	ldr	r2, [r7, #8]
 8000878:	4805      	ldr	r0, [pc, #20]	@ (8000890 <FT24C02A_I2C_Write+0x44>)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	0023      	movs	r3, r4
 8000880:	f001 f87c 	bl	800197c <HAL_I2C_Master_Transmit>
 8000884:	0003      	movs	r3, r0
}
 8000886:	0018      	movs	r0, r3
 8000888:	46bd      	mov	sp, r7
 800088a:	b005      	add	sp, #20
 800088c:	bd90      	pop	{r4, r7, pc}
 800088e:	46c0      	nop			@ (mov r8, r8)
 8000890:	20000084 	.word	0x20000084

08000894 <FT24C02A_I2C_Read>:

// I2C okuma fonksiyonu (STM32 HAL kütüphanesi için)
int FT24C02A_I2C_Read(uint8_t devAddr, uint8_t* pData, uint16_t size, uint32_t timeout)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b087      	sub	sp, #28
 8000898:	af02      	add	r7, sp, #8
 800089a:	60b9      	str	r1, [r7, #8]
 800089c:	0011      	movs	r1, r2
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	240f      	movs	r4, #15
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	1c02      	adds	r2, r0, #0
 80008a6:	701a      	strb	r2, [r3, #0]
 80008a8:	200c      	movs	r0, #12
 80008aa:	183b      	adds	r3, r7, r0
 80008ac:	1c0a      	adds	r2, r1, #0
 80008ae:	801a      	strh	r2, [r3, #0]
  return HAL_I2C_Master_Receive(&hi2c1, devAddr << 1, pData, size, timeout);
 80008b0:	193b      	adds	r3, r7, r4
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	18db      	adds	r3, r3, r3
 80008b8:	b299      	uxth	r1, r3
 80008ba:	183b      	adds	r3, r7, r0
 80008bc:	881c      	ldrh	r4, [r3, #0]
 80008be:	68ba      	ldr	r2, [r7, #8]
 80008c0:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <FT24C02A_I2C_Read+0x44>)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	0023      	movs	r3, r4
 80008c8:	f001 f982 	bl	8001bd0 <HAL_I2C_Master_Receive>
 80008cc:	0003      	movs	r3, r0
}
 80008ce:	0018      	movs	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b005      	add	sp, #20
 80008d4:	bd90      	pop	{r4, r7, pc}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	20000084 	.word	0x20000084

080008dc <FT24C02A_Init>:

// EEPROM kütüphanesini başlatma
void FT24C02A_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  // I2C haberleşme fonksiyonlarını ayarla
  hft24c02a.IO.i2c_write = FT24C02A_I2C_Write;
 80008e0:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <FT24C02A_Init+0x24>)
 80008e2:	4a08      	ldr	r2, [pc, #32]	@ (8000904 <FT24C02A_Init+0x28>)
 80008e4:	605a      	str	r2, [r3, #4]
  hft24c02a.IO.i2c_read = FT24C02A_I2C_Read;
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <FT24C02A_Init+0x24>)
 80008e8:	4a07      	ldr	r2, [pc, #28]	@ (8000908 <FT24C02A_Init+0x2c>)
 80008ea:	609a      	str	r2, [r3, #8]
  hft24c02a.IO.delay_ms = HAL_Delay;
 80008ec:	4b04      	ldr	r3, [pc, #16]	@ (8000900 <FT24C02A_Init+0x24>)
 80008ee:	4a07      	ldr	r2, [pc, #28]	@ (800090c <FT24C02A_Init+0x30>)
 80008f0:	60da      	str	r2, [r3, #12]

  // Cihaz adresini ayarla
  hft24c02a.DevAddr = FT24C02A_DEFAULT_ADDR;
 80008f2:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <FT24C02A_Init+0x24>)
 80008f4:	2250      	movs	r2, #80	@ 0x50
 80008f6:	701a      	strb	r2, [r3, #0]
}
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	2000016c 	.word	0x2000016c
 8000904:	0800084d 	.word	0x0800084d
 8000908:	08000895 	.word	0x08000895
 800090c:	080013b9 	.word	0x080013b9

08000910 <FT24C02A_Test>:

// EEPROM test fonksiyonu
void FT24C02A_Test(void)
{
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	b0b5      	sub	sp, #212	@ 0xd4
 8000914:	af00      	add	r7, sp, #0

// Tekli veri için

  uint8_t writeData1 = 244;
 8000916:	26c7      	movs	r6, #199	@ 0xc7
 8000918:	19bb      	adds	r3, r7, r6
 800091a:	22f4      	movs	r2, #244	@ 0xf4
 800091c:	701a      	strb	r2, [r3, #0]
  uint8_t readData1 = 0;
 800091e:	23bf      	movs	r3, #191	@ 0xbf
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	2200      	movs	r2, #0
 8000924:	701a      	strb	r2, [r3, #0]
  uint8_t memAddr1 = 0x10;
 8000926:	23c6      	movs	r3, #198	@ 0xc6
 8000928:	18fb      	adds	r3, r7, r3
 800092a:	2210      	movs	r2, #16
 800092c:	701a      	strb	r2, [r3, #0]

  uint8_t writeData2 = 24;
 800092e:	22c5      	movs	r2, #197	@ 0xc5
 8000930:	18bb      	adds	r3, r7, r2
 8000932:	2218      	movs	r2, #24
 8000934:	701a      	strb	r2, [r3, #0]
  uint8_t readData2 = 0;
 8000936:	22be      	movs	r2, #190	@ 0xbe
 8000938:	18bb      	adds	r3, r7, r2
 800093a:	2200      	movs	r2, #0
 800093c:	701a      	strb	r2, [r3, #0]
  uint8_t memAddr2 = 0x20;
 800093e:	22c4      	movs	r2, #196	@ 0xc4
 8000940:	18bb      	adds	r3, r7, r2
 8000942:	2220      	movs	r2, #32
 8000944:	701a      	strb	r2, [r3, #0]

// Çoklu veri için

  uint8_t writeData3[4] = {11,22,33,44};
 8000946:	22b8      	movs	r2, #184	@ 0xb8
 8000948:	18bb      	adds	r3, r7, r2
 800094a:	4ad7      	ldr	r2, [pc, #860]	@ (8000ca8 <FT24C02A_Test+0x398>)
 800094c:	601a      	str	r2, [r3, #0]
  uint8_t readData3[4] = {0};
 800094e:	22b4      	movs	r2, #180	@ 0xb4
 8000950:	18bb      	adds	r3, r7, r2
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
  uint8_t memAddr3 = 0x30;
 8000956:	22c3      	movs	r2, #195	@ 0xc3
 8000958:	18bb      	adds	r3, r7, r2
 800095a:	2230      	movs	r2, #48	@ 0x30
 800095c:	701a      	strb	r2, [r3, #0]

// Sayfaya yazmak için

  uint8_t writeData4[5] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE};
 800095e:	22ac      	movs	r2, #172	@ 0xac
 8000960:	18bb      	adds	r3, r7, r2
 8000962:	4ad2      	ldr	r2, [pc, #840]	@ (8000cac <FT24C02A_Test+0x39c>)
 8000964:	6811      	ldr	r1, [r2, #0]
 8000966:	6019      	str	r1, [r3, #0]
 8000968:	7912      	ldrb	r2, [r2, #4]
 800096a:	711a      	strb	r2, [r3, #4]
  uint8_t readData4[5] = {0};
 800096c:	22a4      	movs	r2, #164	@ 0xa4
 800096e:	18bb      	adds	r3, r7, r2
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	2200      	movs	r2, #0
 8000976:	711a      	strb	r2, [r3, #4]
  uint8_t memAddr4 = 0x40;
 8000978:	22c2      	movs	r2, #194	@ 0xc2
 800097a:	18bb      	adds	r3, r7, r2
 800097c:	2240      	movs	r2, #64	@ 0x40
 800097e:	701a      	strb	r2, [r3, #0]

//Kelime yazdırma

  char mesaj[] = "Merhaba Exentech'e Hos geldiniz , STM32 ile EEPROM sayfa yazma!";
 8000980:	2264      	movs	r2, #100	@ 0x64
 8000982:	18ba      	adds	r2, r7, r2
 8000984:	4bca      	ldr	r3, [pc, #808]	@ (8000cb0 <FT24C02A_Test+0x3a0>)
 8000986:	0010      	movs	r0, r2
 8000988:	0019      	movs	r1, r3
 800098a:	2340      	movs	r3, #64	@ 0x40
 800098c:	001a      	movs	r2, r3
 800098e:	f003 fafa 	bl	8003f86 <memcpy>
  char okunan[100] = {0};
 8000992:	003b      	movs	r3, r7
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	3304      	adds	r3, #4
 800099a:	2260      	movs	r2, #96	@ 0x60
 800099c:	2100      	movs	r1, #0
 800099e:	0018      	movs	r0, r3
 80009a0:	f003 fa6e 	bl	8003e80 <memset>
  uint8_t memAddr5 = 0x60;
 80009a4:	22c1      	movs	r2, #193	@ 0xc1
 80009a6:	18bb      	adds	r3, r7, r2
 80009a8:	2260      	movs	r2, #96	@ 0x60
 80009aa:	701a      	strb	r2, [r3, #0]


  FT24C02A_Status status;

  // ilk Veri yazma
  status = FT24C02A_WriteByte(&hft24c02a, memAddr1, writeData1);
 80009ac:	25c0      	movs	r5, #192	@ 0xc0
 80009ae:	197c      	adds	r4, r7, r5
 80009b0:	19bb      	adds	r3, r7, r6
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	23c6      	movs	r3, #198	@ 0xc6
 80009b6:	18fb      	adds	r3, r7, r3
 80009b8:	7819      	ldrb	r1, [r3, #0]
 80009ba:	4bbe      	ldr	r3, [pc, #760]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 80009bc:	0018      	movs	r0, r3
 80009be:	f7ff fc35 	bl	800022c <FT24C02A_WriteByte>
 80009c2:	0003      	movs	r3, r0
 80009c4:	7023      	strb	r3, [r4, #0]
  if (status != FT24C02A_OK) {
 80009c6:	197b      	adds	r3, r7, r5
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d007      	beq.n	80009de <FT24C02A_Test+0xce>
    printf(" tek Yazma hatasi: %d\r\n", status);
 80009ce:	197b      	adds	r3, r7, r5
 80009d0:	781a      	ldrb	r2, [r3, #0]
 80009d2:	4bb9      	ldr	r3, [pc, #740]	@ (8000cb8 <FT24C02A_Test+0x3a8>)
 80009d4:	0011      	movs	r1, r2
 80009d6:	0018      	movs	r0, r3
 80009d8:	f003 f8f6 	bl	8003bc8 <iprintf>
    return;
 80009dc:	e1a4      	b.n	8000d28 <FT24C02A_Test+0x418>
  }

  // ilk  Veri okuma
  status = FT24C02A_ReadByte(&hft24c02a, memAddr1, &readData1);
 80009de:	25c0      	movs	r5, #192	@ 0xc0
 80009e0:	197c      	adds	r4, r7, r5
 80009e2:	23bf      	movs	r3, #191	@ 0xbf
 80009e4:	18fa      	adds	r2, r7, r3
 80009e6:	23c6      	movs	r3, #198	@ 0xc6
 80009e8:	18fb      	adds	r3, r7, r3
 80009ea:	7819      	ldrb	r1, [r3, #0]
 80009ec:	4bb1      	ldr	r3, [pc, #708]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 80009ee:	0018      	movs	r0, r3
 80009f0:	f7ff fc56 	bl	80002a0 <FT24C02A_ReadByte>
 80009f4:	0003      	movs	r3, r0
 80009f6:	7023      	strb	r3, [r4, #0]
  if (status != FT24C02A_OK) {
 80009f8:	197b      	adds	r3, r7, r5
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d007      	beq.n	8000a10 <FT24C02A_Test+0x100>
    printf("tek Okuma hatasi: %d\r\n", status);
 8000a00:	197b      	adds	r3, r7, r5
 8000a02:	781a      	ldrb	r2, [r3, #0]
 8000a04:	4bad      	ldr	r3, [pc, #692]	@ (8000cbc <FT24C02A_Test+0x3ac>)
 8000a06:	0011      	movs	r1, r2
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f003 f8dd 	bl	8003bc8 <iprintf>
    return;
 8000a0e:	e18b      	b.n	8000d28 <FT24C02A_Test+0x418>
  }



  // ikinci Veri yazma
   status = FT24C02A_WriteByte(&hft24c02a, memAddr2, writeData2);
 8000a10:	25c0      	movs	r5, #192	@ 0xc0
 8000a12:	197c      	adds	r4, r7, r5
 8000a14:	23c5      	movs	r3, #197	@ 0xc5
 8000a16:	18fb      	adds	r3, r7, r3
 8000a18:	781a      	ldrb	r2, [r3, #0]
 8000a1a:	23c4      	movs	r3, #196	@ 0xc4
 8000a1c:	18fb      	adds	r3, r7, r3
 8000a1e:	7819      	ldrb	r1, [r3, #0]
 8000a20:	4ba4      	ldr	r3, [pc, #656]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff fc02 	bl	800022c <FT24C02A_WriteByte>
 8000a28:	0003      	movs	r3, r0
 8000a2a:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000a2c:	197b      	adds	r3, r7, r5
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d007      	beq.n	8000a44 <FT24C02A_Test+0x134>
     printf(" tek_1 Yazma hatasi: %d\r\n", status);
 8000a34:	197b      	adds	r3, r7, r5
 8000a36:	781a      	ldrb	r2, [r3, #0]
 8000a38:	4ba1      	ldr	r3, [pc, #644]	@ (8000cc0 <FT24C02A_Test+0x3b0>)
 8000a3a:	0011      	movs	r1, r2
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f003 f8c3 	bl	8003bc8 <iprintf>
     return;
 8000a42:	e171      	b.n	8000d28 <FT24C02A_Test+0x418>
   }

   // ikinci Veri okuma
   status = FT24C02A_ReadByte(&hft24c02a, memAddr2, &readData2);
 8000a44:	25c0      	movs	r5, #192	@ 0xc0
 8000a46:	197c      	adds	r4, r7, r5
 8000a48:	23be      	movs	r3, #190	@ 0xbe
 8000a4a:	18fa      	adds	r2, r7, r3
 8000a4c:	23c4      	movs	r3, #196	@ 0xc4
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	7819      	ldrb	r1, [r3, #0]
 8000a52:	4b98      	ldr	r3, [pc, #608]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000a54:	0018      	movs	r0, r3
 8000a56:	f7ff fc23 	bl	80002a0 <FT24C02A_ReadByte>
 8000a5a:	0003      	movs	r3, r0
 8000a5c:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000a5e:	197b      	adds	r3, r7, r5
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d007      	beq.n	8000a76 <FT24C02A_Test+0x166>
     printf("tek_1 Okuma hatasi: %d\r\n", status);
 8000a66:	197b      	adds	r3, r7, r5
 8000a68:	781a      	ldrb	r2, [r3, #0]
 8000a6a:	4b96      	ldr	r3, [pc, #600]	@ (8000cc4 <FT24C02A_Test+0x3b4>)
 8000a6c:	0011      	movs	r1, r2
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f003 f8aa 	bl	8003bc8 <iprintf>
     return;
 8000a74:	e158      	b.n	8000d28 <FT24C02A_Test+0x418>
   }



   // Çoklu veri yazma
   status = FT24C02A_WriteBuffer(&hft24c02a, memAddr3, writeData3, sizeof (writeData3));
 8000a76:	25c0      	movs	r5, #192	@ 0xc0
 8000a78:	197c      	adds	r4, r7, r5
 8000a7a:	23b8      	movs	r3, #184	@ 0xb8
 8000a7c:	18fa      	adds	r2, r7, r3
 8000a7e:	23c3      	movs	r3, #195	@ 0xc3
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	7819      	ldrb	r1, [r3, #0]
 8000a84:	488b      	ldr	r0, [pc, #556]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000a86:	2304      	movs	r3, #4
 8000a88:	f7ff fc47 	bl	800031a <FT24C02A_WriteBuffer>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	7023      	strb	r3, [r4, #0]
   if(status != FT24C02A_OK){
 8000a90:	197b      	adds	r3, r7, r5
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d007      	beq.n	8000aa8 <FT24C02A_Test+0x198>
	    printf("Coklu yazima hata: %d\r\n", status);
 8000a98:	197b      	adds	r3, r7, r5
 8000a9a:	781a      	ldrb	r2, [r3, #0]
 8000a9c:	4b8a      	ldr	r3, [pc, #552]	@ (8000cc8 <FT24C02A_Test+0x3b8>)
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f003 f891 	bl	8003bc8 <iprintf>
	   return;
 8000aa6:	e13f      	b.n	8000d28 <FT24C02A_Test+0x418>
   }

   //Çoklu veri okuma
   status = FT24C02A_ReadBuffer(&hft24c02a, memAddr3, readData3, sizeof(readData3));
 8000aa8:	25c0      	movs	r5, #192	@ 0xc0
 8000aaa:	197c      	adds	r4, r7, r5
 8000aac:	23b4      	movs	r3, #180	@ 0xb4
 8000aae:	18fa      	adds	r2, r7, r3
 8000ab0:	23c3      	movs	r3, #195	@ 0xc3
 8000ab2:	18fb      	adds	r3, r7, r3
 8000ab4:	7819      	ldrb	r1, [r3, #0]
 8000ab6:	487f      	ldr	r0, [pc, #508]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000ab8:	2304      	movs	r3, #4
 8000aba:	f7ff fc8f 	bl	80003dc <FT24C02A_ReadBuffer>
 8000abe:	0003      	movs	r3, r0
 8000ac0:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000ac2:	197b      	adds	r3, r7, r5
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d007      	beq.n	8000ada <FT24C02A_Test+0x1ca>
        printf(" Coklu Okuma hatasi: %d\r\n", status);
 8000aca:	197b      	adds	r3, r7, r5
 8000acc:	781a      	ldrb	r2, [r3, #0]
 8000ace:	4b7f      	ldr	r3, [pc, #508]	@ (8000ccc <FT24C02A_Test+0x3bc>)
 8000ad0:	0011      	movs	r1, r2
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f003 f878 	bl	8003bc8 <iprintf>
        return;
 8000ad8:	e126      	b.n	8000d28 <FT24C02A_Test+0x418>
      }



   // Sayfa yazma
   status = FT24C02A_WritePage(&hft24c02a, memAddr4, writeData4, 5);
 8000ada:	25c0      	movs	r5, #192	@ 0xc0
 8000adc:	197c      	adds	r4, r7, r5
 8000ade:	23ac      	movs	r3, #172	@ 0xac
 8000ae0:	18fa      	adds	r2, r7, r3
 8000ae2:	23c2      	movs	r3, #194	@ 0xc2
 8000ae4:	18fb      	adds	r3, r7, r3
 8000ae6:	7819      	ldrb	r1, [r3, #0]
 8000ae8:	4872      	ldr	r0, [pc, #456]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000aea:	2305      	movs	r3, #5
 8000aec:	f7ff fcd6 	bl	800049c <FT24C02A_WritePage>
 8000af0:	0003      	movs	r3, r0
 8000af2:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000af4:	197b      	adds	r3, r7, r5
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d007      	beq.n	8000b0c <FT24C02A_Test+0x1fc>
     printf("Sayfa yazma hatasi: %d\r\n", status);
 8000afc:	197b      	adds	r3, r7, r5
 8000afe:	781a      	ldrb	r2, [r3, #0]
 8000b00:	4b73      	ldr	r3, [pc, #460]	@ (8000cd0 <FT24C02A_Test+0x3c0>)
 8000b02:	0011      	movs	r1, r2
 8000b04:	0018      	movs	r0, r3
 8000b06:	f003 f85f 	bl	8003bc8 <iprintf>
     return;
 8000b0a:	e10d      	b.n	8000d28 <FT24C02A_Test+0x418>
   }

   //Sayfa okuma
   status = FT24C02A_ReadPage(&hft24c02a, memAddr4, readData4, 5);
 8000b0c:	25c0      	movs	r5, #192	@ 0xc0
 8000b0e:	197c      	adds	r4, r7, r5
 8000b10:	23a4      	movs	r3, #164	@ 0xa4
 8000b12:	18fa      	adds	r2, r7, r3
 8000b14:	23c2      	movs	r3, #194	@ 0xc2
 8000b16:	18fb      	adds	r3, r7, r3
 8000b18:	7819      	ldrb	r1, [r3, #0]
 8000b1a:	4866      	ldr	r0, [pc, #408]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	f7ff fd49 	bl	80005b4 <FT24C02A_ReadPage>
 8000b22:	0003      	movs	r3, r0
 8000b24:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000b26:	197b      	adds	r3, r7, r5
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d007      	beq.n	8000b3e <FT24C02A_Test+0x22e>
     printf("Sayfa okuma hatasi: %d\r\n", status);
 8000b2e:	197b      	adds	r3, r7, r5
 8000b30:	781a      	ldrb	r2, [r3, #0]
 8000b32:	4b68      	ldr	r3, [pc, #416]	@ (8000cd4 <FT24C02A_Test+0x3c4>)
 8000b34:	0011      	movs	r1, r2
 8000b36:	0018      	movs	r0, r3
 8000b38:	f003 f846 	bl	8003bc8 <iprintf>
     return;
 8000b3c:	e0f4      	b.n	8000d28 <FT24C02A_Test+0x418>
   }



   //yazı yazma
   status = FT24C02A_WriteLongData(&hft24c02a, memAddr5,(uint8_t*)mesaj , sizeof(mesaj));
 8000b3e:	25c0      	movs	r5, #192	@ 0xc0
 8000b40:	197c      	adds	r4, r7, r5
 8000b42:	2364      	movs	r3, #100	@ 0x64
 8000b44:	18fa      	adds	r2, r7, r3
 8000b46:	23c1      	movs	r3, #193	@ 0xc1
 8000b48:	18fb      	adds	r3, r7, r3
 8000b4a:	7819      	ldrb	r1, [r3, #0]
 8000b4c:	4859      	ldr	r0, [pc, #356]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000b4e:	2340      	movs	r3, #64	@ 0x40
 8000b50:	f7ff fd83 	bl	800065a <FT24C02A_WriteLongData>
 8000b54:	0003      	movs	r3, r0
 8000b56:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000b58:	197b      	adds	r3, r7, r5
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d007      	beq.n	8000b70 <FT24C02A_Test+0x260>
     printf(" Yazi Yazma hatasi: %d\r\n", status);
 8000b60:	197b      	adds	r3, r7, r5
 8000b62:	781a      	ldrb	r2, [r3, #0]
 8000b64:	4b5c      	ldr	r3, [pc, #368]	@ (8000cd8 <FT24C02A_Test+0x3c8>)
 8000b66:	0011      	movs	r1, r2
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f003 f82d 	bl	8003bc8 <iprintf>
     return;
 8000b6e:	e0db      	b.n	8000d28 <FT24C02A_Test+0x418>
   }

   // yazı okuma
   status = FT24C02A_ReadLongData(&hft24c02a, memAddr5, (uint8_t*)okunan, sizeof(okunan));
 8000b70:	25c0      	movs	r5, #192	@ 0xc0
 8000b72:	197c      	adds	r4, r7, r5
 8000b74:	003a      	movs	r2, r7
 8000b76:	23c1      	movs	r3, #193	@ 0xc1
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	7819      	ldrb	r1, [r3, #0]
 8000b7c:	484d      	ldr	r0, [pc, #308]	@ (8000cb4 <FT24C02A_Test+0x3a4>)
 8000b7e:	2364      	movs	r3, #100	@ 0x64
 8000b80:	f7ff fde9 	bl	8000756 <FT24C02A_ReadLongData>
 8000b84:	0003      	movs	r3, r0
 8000b86:	7023      	strb	r3, [r4, #0]
   if (status != FT24C02A_OK) {
 8000b88:	197b      	adds	r3, r7, r5
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d007      	beq.n	8000ba0 <FT24C02A_Test+0x290>
     printf("Yazi Okuma hatasi: %d\r\n", status);
 8000b90:	197b      	adds	r3, r7, r5
 8000b92:	781a      	ldrb	r2, [r3, #0]
 8000b94:	4b51      	ldr	r3, [pc, #324]	@ (8000cdc <FT24C02A_Test+0x3cc>)
 8000b96:	0011      	movs	r1, r2
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f003 f815 	bl	8003bc8 <iprintf>
     return;
 8000b9e:	e0c3      	b.n	8000d28 <FT24C02A_Test+0x418>




  // Doğrulama
  if (readData1 == writeData1 && readData2 == writeData2) {
 8000ba0:	24bf      	movs	r4, #191	@ 0xbf
 8000ba2:	193b      	adds	r3, r7, r4
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	25c7      	movs	r5, #199	@ 0xc7
 8000ba8:	197a      	adds	r2, r7, r5
 8000baa:	7812      	ldrb	r2, [r2, #0]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d000      	beq.n	8000bb2 <FT24C02A_Test+0x2a2>
 8000bb0:	e0a4      	b.n	8000cfc <FT24C02A_Test+0x3ec>
 8000bb2:	26be      	movs	r6, #190	@ 0xbe
 8000bb4:	19bb      	adds	r3, r7, r6
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	22c5      	movs	r2, #197	@ 0xc5
 8000bba:	18ba      	adds	r2, r7, r2
 8000bbc:	7812      	ldrb	r2, [r2, #0]
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d000      	beq.n	8000bc4 <FT24C02A_Test+0x2b4>
 8000bc2:	e09b      	b.n	8000cfc <FT24C02A_Test+0x3ec>
	printf("# TEKLI VERI #\r\n");
 8000bc4:	4b46      	ldr	r3, [pc, #280]	@ (8000ce0 <FT24C02A_Test+0x3d0>)
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f003 f864 	bl	8003c94 <puts>
    printf("Test basarili! Yazilan: 0x%02X,     Okunan: 0x%02X\r\n", writeData1, readData1);
 8000bcc:	197b      	adds	r3, r7, r5
 8000bce:	7819      	ldrb	r1, [r3, #0]
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	4b43      	ldr	r3, [pc, #268]	@ (8000ce4 <FT24C02A_Test+0x3d4>)
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f002 fff5 	bl	8003bc8 <iprintf>
    printf("Test basarili! Yazilan: 0x%02X,     Okunan: 0x%02X\r\n", writeData2, readData2);
 8000bde:	22c5      	movs	r2, #197	@ 0xc5
 8000be0:	18bb      	adds	r3, r7, r2
 8000be2:	7819      	ldrb	r1, [r3, #0]
 8000be4:	19bb      	adds	r3, r7, r6
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	001a      	movs	r2, r3
 8000bea:	4b3e      	ldr	r3, [pc, #248]	@ (8000ce4 <FT24C02A_Test+0x3d4>)
 8000bec:	0018      	movs	r0, r3
 8000bee:	f002 ffeb 	bl	8003bc8 <iprintf>

    printf("# COKLU VERI #\r\n");
 8000bf2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ce8 <FT24C02A_Test+0x3d8>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f003 f84d 	bl	8003c94 <puts>

    for (int i = 0; i < 4; i++) {
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	22cc      	movs	r2, #204	@ 0xcc
 8000bfe:	18ba      	adds	r2, r7, r2
 8000c00:	6013      	str	r3, [r2, #0]
 8000c02:	e018      	b.n	8000c36 <FT24C02A_Test+0x326>
    printf("Test basarili! Yazilan: 0x%02X,      Okunan: 0x%02X\r\n", writeData3[i], readData3[i]);
 8000c04:	23b8      	movs	r3, #184	@ 0xb8
 8000c06:	18fa      	adds	r2, r7, r3
 8000c08:	20cc      	movs	r0, #204	@ 0xcc
 8000c0a:	183b      	adds	r3, r7, r0
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	18d3      	adds	r3, r2, r3
 8000c10:	781b      	ldrb	r3, [r3, #0]
 8000c12:	0019      	movs	r1, r3
 8000c14:	23b4      	movs	r3, #180	@ 0xb4
 8000c16:	18fa      	adds	r2, r7, r3
 8000c18:	0004      	movs	r4, r0
 8000c1a:	183b      	adds	r3, r7, r0
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	18d3      	adds	r3, r2, r3
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	001a      	movs	r2, r3
 8000c24:	4b31      	ldr	r3, [pc, #196]	@ (8000cec <FT24C02A_Test+0x3dc>)
 8000c26:	0018      	movs	r0, r3
 8000c28:	f002 ffce 	bl	8003bc8 <iprintf>
    for (int i = 0; i < 4; i++) {
 8000c2c:	193b      	adds	r3, r7, r4
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	3301      	adds	r3, #1
 8000c32:	193a      	adds	r2, r7, r4
 8000c34:	6013      	str	r3, [r2, #0]
 8000c36:	23cc      	movs	r3, #204	@ 0xcc
 8000c38:	18fb      	adds	r3, r7, r3
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b03      	cmp	r3, #3
 8000c3e:	dde1      	ble.n	8000c04 <FT24C02A_Test+0x2f4>
    }

    printf(" # SAYFA YAZMA OKUMA #\r\n");
 8000c40:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf0 <FT24C02A_Test+0x3e0>)
 8000c42:	0018      	movs	r0, r3
 8000c44:	f003 f826 	bl	8003c94 <puts>
     for (int i = 0; i < 5; i++) {
 8000c48:	2300      	movs	r3, #0
 8000c4a:	22c8      	movs	r2, #200	@ 0xc8
 8000c4c:	18ba      	adds	r2, r7, r2
 8000c4e:	6013      	str	r3, [r2, #0]
 8000c50:	e018      	b.n	8000c84 <FT24C02A_Test+0x374>
       printf("Test basarili! Yazilan: 0x%02X,     Okunan: 0x%02X\r\n", writeData4[i], readData4[i]);
 8000c52:	23ac      	movs	r3, #172	@ 0xac
 8000c54:	18fa      	adds	r2, r7, r3
 8000c56:	20c8      	movs	r0, #200	@ 0xc8
 8000c58:	183b      	adds	r3, r7, r0
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	18d3      	adds	r3, r2, r3
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	0019      	movs	r1, r3
 8000c62:	23a4      	movs	r3, #164	@ 0xa4
 8000c64:	18fa      	adds	r2, r7, r3
 8000c66:	0004      	movs	r4, r0
 8000c68:	183b      	adds	r3, r7, r0
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	18d3      	adds	r3, r2, r3
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	001a      	movs	r2, r3
 8000c72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce4 <FT24C02A_Test+0x3d4>)
 8000c74:	0018      	movs	r0, r3
 8000c76:	f002 ffa7 	bl	8003bc8 <iprintf>
     for (int i = 0; i < 5; i++) {
 8000c7a:	193b      	adds	r3, r7, r4
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	193a      	adds	r2, r7, r4
 8000c82:	6013      	str	r3, [r2, #0]
 8000c84:	23c8      	movs	r3, #200	@ 0xc8
 8000c86:	18fb      	adds	r3, r7, r3
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b04      	cmp	r3, #4
 8000c8c:	dde1      	ble.n	8000c52 <FT24C02A_Test+0x342>
     }
     printf("# YAZI YAZDIRMA #\n");
 8000c8e:	4b19      	ldr	r3, [pc, #100]	@ (8000cf4 <FT24C02A_Test+0x3e4>)
 8000c90:	0018      	movs	r0, r3
 8000c92:	f002 ffff 	bl	8003c94 <puts>
     printf("Yazilan mesaj: %s\nOkunan mesaj:  %s\r\n",mesaj, okunan);
 8000c96:	003a      	movs	r2, r7
 8000c98:	2364      	movs	r3, #100	@ 0x64
 8000c9a:	18f9      	adds	r1, r7, r3
 8000c9c:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <FT24C02A_Test+0x3e8>)
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f002 ff92 	bl	8003bc8 <iprintf>
 8000ca4:	e040      	b.n	8000d28 <FT24C02A_Test+0x418>
 8000ca6:	46c0      	nop			@ (mov r8, r8)
 8000ca8:	2c21160b 	.word	0x2c21160b
 8000cac:	08004c10 	.word	0x08004c10
 8000cb0:	08004c18 	.word	0x08004c18
 8000cb4:	2000016c 	.word	0x2000016c
 8000cb8:	080049ec 	.word	0x080049ec
 8000cbc:	08004a04 	.word	0x08004a04
 8000cc0:	08004a1c 	.word	0x08004a1c
 8000cc4:	08004a38 	.word	0x08004a38
 8000cc8:	08004a54 	.word	0x08004a54
 8000ccc:	08004a6c 	.word	0x08004a6c
 8000cd0:	08004a88 	.word	0x08004a88
 8000cd4:	08004aa4 	.word	0x08004aa4
 8000cd8:	08004ac0 	.word	0x08004ac0
 8000cdc:	08004adc 	.word	0x08004adc
 8000ce0:	08004af4 	.word	0x08004af4
 8000ce4:	08004b04 	.word	0x08004b04
 8000ce8:	08004b3c 	.word	0x08004b3c
 8000cec:	08004b4c 	.word	0x08004b4c
 8000cf0:	08004b84 	.word	0x08004b84
 8000cf4:	08004b9c 	.word	0x08004b9c
 8000cf8:	08004bb0 	.word	0x08004bb0




  } else {
    printf("Test basarisiz! Yazilan: 0x%02X,     Okunan: 0x%02X\r\n", writeData1, readData1);
 8000cfc:	23c7      	movs	r3, #199	@ 0xc7
 8000cfe:	18fb      	adds	r3, r7, r3
 8000d00:	7819      	ldrb	r1, [r3, #0]
 8000d02:	23bf      	movs	r3, #191	@ 0xbf
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	001a      	movs	r2, r3
 8000d0a:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <FT24C02A_Test+0x420>)
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f002 ff5b 	bl	8003bc8 <iprintf>
    printf("Test basarisiz! Yazilan: 0x%02X,     Okunan: 0x%02X\r\n", writeData2, readData2);
 8000d12:	23c5      	movs	r3, #197	@ 0xc5
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	7819      	ldrb	r1, [r3, #0]
 8000d18:	23be      	movs	r3, #190	@ 0xbe
 8000d1a:	18fb      	adds	r3, r7, r3
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	001a      	movs	r2, r3
 8000d20:	4b03      	ldr	r3, [pc, #12]	@ (8000d30 <FT24C02A_Test+0x420>)
 8000d22:	0018      	movs	r0, r3
 8000d24:	f002 ff50 	bl	8003bc8 <iprintf>
  }
//  FT24C02A_Clear(&hft24c02a);

}
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	b035      	add	sp, #212	@ 0xd4
 8000d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	08004bd8 	.word	0x08004bd8

08000d34 <__io_putchar>:



// printf için gerekli yapılandırma
int __io_putchar(int ch)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	425b      	negs	r3, r3
 8000d40:	1d39      	adds	r1, r7, #4
 8000d42:	4804      	ldr	r0, [pc, #16]	@ (8000d54 <__io_putchar+0x20>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	f002 fa39 	bl	80031bc <HAL_UART_Transmit>
  return ch;
 8000d4a:	687b      	ldr	r3, [r7, #4]
}
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	b002      	add	sp, #8
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	200000d8 	.word	0x200000d8

08000d58 <_write>:

int _write(int file, char *ptr, int len)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d64:	2300      	movs	r3, #0
 8000d66:	617b      	str	r3, [r7, #20]
 8000d68:	e009      	b.n	8000d7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	1c5a      	adds	r2, r3, #1
 8000d6e:	60ba      	str	r2, [r7, #8]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	0018      	movs	r0, r3
 8000d74:	f7ff ffde 	bl	8000d34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	697a      	ldr	r2, [r7, #20]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	dbf1      	blt.n	8000d6a <_write+0x12>
  }
  return len;
 8000d86:	687b      	ldr	r3, [r7, #4]
}
 8000d88:	0018      	movs	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	b006      	add	sp, #24
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d94:	f000 fa8a 	bl	80012ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d98:	f000 f80c 	bl	8000db4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d9c:	f000 f8c6 	bl	8000f2c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000da0:	f000 f850 	bl	8000e44 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000da4:	f000 f88e 	bl	8000ec4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // EEPROM kütüphanesini başlat
   FT24C02A_Init();
 8000da8:	f7ff fd98 	bl	80008dc <FT24C02A_Init>

   // EEPROM test fonksiyonunu çağır
   FT24C02A_Test();
 8000dac:	f7ff fdb0 	bl	8000910 <FT24C02A_Test>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	e7fd      	b.n	8000db0 <main+0x20>

08000db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db4:	b590      	push	{r4, r7, lr}
 8000db6:	b093      	sub	sp, #76	@ 0x4c
 8000db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dba:	2414      	movs	r4, #20
 8000dbc:	193b      	adds	r3, r7, r4
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	2334      	movs	r3, #52	@ 0x34
 8000dc2:	001a      	movs	r2, r3
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	f003 f85b 	bl	8003e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dca:	1d3b      	adds	r3, r7, #4
 8000dcc:	0018      	movs	r0, r3
 8000dce:	2310      	movs	r3, #16
 8000dd0:	001a      	movs	r2, r3
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	f003 f854 	bl	8003e80 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dd8:	2380      	movs	r3, #128	@ 0x80
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	0018      	movs	r0, r3
 8000dde:	f001 fb6b 	bl	80024b8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000de2:	193b      	adds	r3, r7, r4
 8000de4:	2202      	movs	r2, #2
 8000de6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000de8:	193b      	adds	r3, r7, r4
 8000dea:	2280      	movs	r2, #128	@ 0x80
 8000dec:	0052      	lsls	r2, r2, #1
 8000dee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000df0:	193b      	adds	r3, r7, r4
 8000df2:	2200      	movs	r2, #0
 8000df4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000df6:	193b      	adds	r3, r7, r4
 8000df8:	2240      	movs	r2, #64	@ 0x40
 8000dfa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000dfc:	193b      	adds	r3, r7, r4
 8000dfe:	2200      	movs	r2, #0
 8000e00:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e02:	193b      	adds	r3, r7, r4
 8000e04:	0018      	movs	r0, r3
 8000e06:	f001 fba3 	bl	8002550 <HAL_RCC_OscConfig>
 8000e0a:	1e03      	subs	r3, r0, #0
 8000e0c:	d001      	beq.n	8000e12 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000e0e:	f000 f8af 	bl	8000f70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e12:	1d3b      	adds	r3, r7, #4
 8000e14:	2207      	movs	r2, #7
 8000e16:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e1e:	1d3b      	adds	r3, r7, #4
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e24:	1d3b      	adds	r3, r7, #4
 8000e26:	2200      	movs	r2, #0
 8000e28:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e2a:	1d3b      	adds	r3, r7, #4
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	0018      	movs	r0, r3
 8000e30:	f001 fe9e 	bl	8002b70 <HAL_RCC_ClockConfig>
 8000e34:	1e03      	subs	r3, r0, #0
 8000e36:	d001      	beq.n	8000e3c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000e38:	f000 f89a 	bl	8000f70 <Error_Handler>
  }
}
 8000e3c:	46c0      	nop			@ (mov r8, r8)
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b013      	add	sp, #76	@ 0x4c
 8000e42:	bd90      	pop	{r4, r7, pc}

08000e44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8000ebc <MX_I2C1_Init+0x78>)
 8000e4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e50:	4a1b      	ldr	r2, [pc, #108]	@ (8000ec0 <MX_I2C1_Init+0x7c>)
 8000e52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e54:	4b18      	ldr	r3, [pc, #96]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e5a:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e60:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e66:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e72:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e78:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e80:	0018      	movs	r0, r3
 8000e82:	f000 fcd5 	bl	8001830 <HAL_I2C_Init>
 8000e86:	1e03      	subs	r3, r0, #0
 8000e88:	d001      	beq.n	8000e8e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e8a:	f000 f871 	bl	8000f70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000e90:	2100      	movs	r1, #0
 8000e92:	0018      	movs	r0, r3
 8000e94:	f001 fa78 	bl	8002388 <HAL_I2CEx_ConfigAnalogFilter>
 8000e98:	1e03      	subs	r3, r0, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e9c:	f000 f868 	bl	8000f70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ea0:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <MX_I2C1_Init+0x74>)
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	f001 fabb 	bl	8002420 <HAL_I2CEx_ConfigDigitalFilter>
 8000eaa:	1e03      	subs	r3, r0, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000eae:	f000 f85f 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eb2:	46c0      	nop			@ (mov r8, r8)
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000084 	.word	0x20000084
 8000ebc:	40005400 	.word	0x40005400
 8000ec0:	00503d58 	.word	0x00503d58

08000ec4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ec8:	4b16      	ldr	r3, [pc, #88]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000eca:	4a17      	ldr	r2, [pc, #92]	@ (8000f28 <MX_USART2_UART_Init+0x64>)
 8000ecc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ece:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000ed0:	22e1      	movs	r2, #225	@ 0xe1
 8000ed2:	0252      	lsls	r2, r2, #9
 8000ed4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed6:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000eea:	220c      	movs	r2, #12
 8000eec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eee:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000efa:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f00:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f06:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <MX_USART2_UART_Init+0x60>)
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f002 f8fe 	bl	8003110 <HAL_UART_Init>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d001      	beq.n	8000f1c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000f18:	f000 f82a 	bl	8000f70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	200000d8 	.word	0x200000d8
 8000f28:	40004400 	.word	0x40004400

08000f2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <MX_GPIO_Init+0x40>)
 8000f34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f36:	4b0d      	ldr	r3, [pc, #52]	@ (8000f6c <MX_GPIO_Init+0x40>)
 8000f38:	2101      	movs	r1, #1
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <MX_GPIO_Init+0x40>)
 8000f40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f42:	2201      	movs	r2, #1
 8000f44:	4013      	ands	r3, r2
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <MX_GPIO_Init+0x40>)
 8000f4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f4e:	4b07      	ldr	r3, [pc, #28]	@ (8000f6c <MX_GPIO_Init+0x40>)
 8000f50:	2102      	movs	r1, #2
 8000f52:	430a      	orrs	r2, r1
 8000f54:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f56:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <MX_GPIO_Init+0x40>)
 8000f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f5a:	2202      	movs	r2, #2
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	603b      	str	r3, [r7, #0]
 8000f60:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b002      	add	sp, #8
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	40021000 	.word	0x40021000

08000f70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f74:	b672      	cpsid	i
}
 8000f76:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f78:	46c0      	nop			@ (mov r8, r8)
 8000f7a:	e7fd      	b.n	8000f78 <Error_Handler+0x8>

08000f7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f86:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f88:	2101      	movs	r1, #1
 8000f8a:	430a      	orrs	r2, r1
 8000f8c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f92:	2201      	movs	r2, #1
 8000f94:	4013      	ands	r3, r2
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9a:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000f9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f9e:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000fa0:	2180      	movs	r1, #128	@ 0x80
 8000fa2:	0549      	lsls	r1, r1, #21
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <HAL_MspInit+0x44>)
 8000faa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fac:	2380      	movs	r3, #128	@ 0x80
 8000fae:	055b      	lsls	r3, r3, #21
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb6:	46c0      	nop			@ (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	40021000 	.word	0x40021000

08000fc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000fc4:	b590      	push	{r4, r7, lr}
 8000fc6:	b091      	sub	sp, #68	@ 0x44
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	232c      	movs	r3, #44	@ 0x2c
 8000fce:	18fb      	adds	r3, r7, r3
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	2314      	movs	r3, #20
 8000fd4:	001a      	movs	r2, r3
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	f002 ff52 	bl	8003e80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fdc:	2414      	movs	r4, #20
 8000fde:	193b      	adds	r3, r7, r4
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	2318      	movs	r3, #24
 8000fe4:	001a      	movs	r2, r3
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	f002 ff4a 	bl	8003e80 <memset>
  if(hi2c->Instance==I2C1)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a22      	ldr	r2, [pc, #136]	@ (800107c <HAL_I2C_MspInit+0xb8>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d13d      	bne.n	8001072 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2220      	movs	r2, #32
 8000ffa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001002:	193b      	adds	r3, r7, r4
 8001004:	0018      	movs	r0, r3
 8001006:	f001 ff5d 	bl	8002ec4 <HAL_RCCEx_PeriphCLKConfig>
 800100a:	1e03      	subs	r3, r0, #0
 800100c:	d001      	beq.n	8001012 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800100e:	f7ff ffaf 	bl	8000f70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001012:	4b1b      	ldr	r3, [pc, #108]	@ (8001080 <HAL_I2C_MspInit+0xbc>)
 8001014:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001016:	4b1a      	ldr	r3, [pc, #104]	@ (8001080 <HAL_I2C_MspInit+0xbc>)
 8001018:	2102      	movs	r1, #2
 800101a:	430a      	orrs	r2, r1
 800101c:	635a      	str	r2, [r3, #52]	@ 0x34
 800101e:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <HAL_I2C_MspInit+0xbc>)
 8001020:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001022:	2202      	movs	r2, #2
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800102a:	212c      	movs	r1, #44	@ 0x2c
 800102c:	187b      	adds	r3, r7, r1
 800102e:	22c0      	movs	r2, #192	@ 0xc0
 8001030:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001032:	187b      	adds	r3, r7, r1
 8001034:	2212      	movs	r2, #18
 8001036:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001038:	187b      	adds	r3, r7, r1
 800103a:	2201      	movs	r2, #1
 800103c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103e:	187b      	adds	r3, r7, r1
 8001040:	2200      	movs	r2, #0
 8001042:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001044:	187b      	adds	r3, r7, r1
 8001046:	2206      	movs	r2, #6
 8001048:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	187b      	adds	r3, r7, r1
 800104c:	4a0d      	ldr	r2, [pc, #52]	@ (8001084 <HAL_I2C_MspInit+0xc0>)
 800104e:	0019      	movs	r1, r3
 8001050:	0010      	movs	r0, r2
 8001052:	f000 fa89 	bl	8001568 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <HAL_I2C_MspInit+0xbc>)
 8001058:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <HAL_I2C_MspInit+0xbc>)
 800105c:	2180      	movs	r1, #128	@ 0x80
 800105e:	0389      	lsls	r1, r1, #14
 8001060:	430a      	orrs	r2, r1
 8001062:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <HAL_I2C_MspInit+0xbc>)
 8001066:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001068:	2380      	movs	r3, #128	@ 0x80
 800106a:	039b      	lsls	r3, r3, #14
 800106c:	4013      	ands	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001072:	46c0      	nop			@ (mov r8, r8)
 8001074:	46bd      	mov	sp, r7
 8001076:	b011      	add	sp, #68	@ 0x44
 8001078:	bd90      	pop	{r4, r7, pc}
 800107a:	46c0      	nop			@ (mov r8, r8)
 800107c:	40005400 	.word	0x40005400
 8001080:	40021000 	.word	0x40021000
 8001084:	50000400 	.word	0x50000400

08001088 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001088:	b590      	push	{r4, r7, lr}
 800108a:	b08b      	sub	sp, #44	@ 0x2c
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	2414      	movs	r4, #20
 8001092:	193b      	adds	r3, r7, r4
 8001094:	0018      	movs	r0, r3
 8001096:	2314      	movs	r3, #20
 8001098:	001a      	movs	r2, r3
 800109a:	2100      	movs	r1, #0
 800109c:	f002 fef0 	bl	8003e80 <memset>
  if(huart->Instance==USART2)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001114 <HAL_UART_MspInit+0x8c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d130      	bne.n	800110c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <HAL_UART_MspInit+0x90>)
 80010ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <HAL_UART_MspInit+0x90>)
 80010b0:	2180      	movs	r1, #128	@ 0x80
 80010b2:	0289      	lsls	r1, r1, #10
 80010b4:	430a      	orrs	r2, r1
 80010b6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010b8:	4b17      	ldr	r3, [pc, #92]	@ (8001118 <HAL_UART_MspInit+0x90>)
 80010ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80010bc:	2380      	movs	r3, #128	@ 0x80
 80010be:	029b      	lsls	r3, r3, #10
 80010c0:	4013      	ands	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
 80010c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c6:	4b14      	ldr	r3, [pc, #80]	@ (8001118 <HAL_UART_MspInit+0x90>)
 80010c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010ca:	4b13      	ldr	r3, [pc, #76]	@ (8001118 <HAL_UART_MspInit+0x90>)
 80010cc:	2101      	movs	r1, #1
 80010ce:	430a      	orrs	r2, r1
 80010d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010d2:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <HAL_UART_MspInit+0x90>)
 80010d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010d6:	2201      	movs	r2, #1
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010de:	0021      	movs	r1, r4
 80010e0:	187b      	adds	r3, r7, r1
 80010e2:	220c      	movs	r2, #12
 80010e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	187b      	adds	r3, r7, r1
 80010e8:	2202      	movs	r2, #2
 80010ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	187b      	adds	r3, r7, r1
 80010f4:	2200      	movs	r2, #0
 80010f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80010f8:	187b      	adds	r3, r7, r1
 80010fa:	2201      	movs	r2, #1
 80010fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fe:	187a      	adds	r2, r7, r1
 8001100:	23a0      	movs	r3, #160	@ 0xa0
 8001102:	05db      	lsls	r3, r3, #23
 8001104:	0011      	movs	r1, r2
 8001106:	0018      	movs	r0, r3
 8001108:	f000 fa2e 	bl	8001568 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800110c:	46c0      	nop			@ (mov r8, r8)
 800110e:	46bd      	mov	sp, r7
 8001110:	b00b      	add	sp, #44	@ 0x2c
 8001112:	bd90      	pop	{r4, r7, pc}
 8001114:	40004400 	.word	0x40004400
 8001118:	40021000 	.word	0x40021000

0800111c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001120:	46c0      	nop			@ (mov r8, r8)
 8001122:	e7fd      	b.n	8001120 <NMI_Handler+0x4>

08001124 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001128:	46c0      	nop			@ (mov r8, r8)
 800112a:	e7fd      	b.n	8001128 <HardFault_Handler+0x4>

0800112c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001130:	46c0      	nop			@ (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001144:	f000 f91c 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001148:	46c0      	nop			@ (mov r8, r8)
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115a:	2300      	movs	r3, #0
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	e00a      	b.n	8001176 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001160:	e000      	b.n	8001164 <_read+0x16>
 8001162:	bf00      	nop
 8001164:	0001      	movs	r1, r0
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	1c5a      	adds	r2, r3, #1
 800116a:	60ba      	str	r2, [r7, #8]
 800116c:	b2ca      	uxtb	r2, r1
 800116e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	3301      	adds	r3, #1
 8001174:	617b      	str	r3, [r7, #20]
 8001176:	697a      	ldr	r2, [r7, #20]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	429a      	cmp	r2, r3
 800117c:	dbf0      	blt.n	8001160 <_read+0x12>
  }

  return len;
 800117e:	687b      	ldr	r3, [r7, #4]
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b006      	add	sp, #24
 8001186:	bd80      	pop	{r7, pc}

08001188 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001190:	2301      	movs	r3, #1
 8001192:	425b      	negs	r3, r3
}
 8001194:	0018      	movs	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	b002      	add	sp, #8
 800119a:	bd80      	pop	{r7, pc}

0800119c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	2280      	movs	r2, #128	@ 0x80
 80011aa:	0192      	lsls	r2, r2, #6
 80011ac:	605a      	str	r2, [r3, #4]
  return 0;
 80011ae:	2300      	movs	r3, #0
}
 80011b0:	0018      	movs	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	b002      	add	sp, #8
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <_isatty>:

int _isatty(int file)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011c0:	2301      	movs	r3, #1
}
 80011c2:	0018      	movs	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	b002      	add	sp, #8
 80011c8:	bd80      	pop	{r7, pc}

080011ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b084      	sub	sp, #16
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	60f8      	str	r0, [r7, #12]
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011d6:	2300      	movs	r3, #0
}
 80011d8:	0018      	movs	r0, r3
 80011da:	46bd      	mov	sp, r7
 80011dc:	b004      	add	sp, #16
 80011de:	bd80      	pop	{r7, pc}

080011e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e8:	4a14      	ldr	r2, [pc, #80]	@ (800123c <_sbrk+0x5c>)
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <_sbrk+0x60>)
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011f4:	4b13      	ldr	r3, [pc, #76]	@ (8001244 <_sbrk+0x64>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d102      	bne.n	8001202 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011fc:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <_sbrk+0x64>)
 80011fe:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <_sbrk+0x68>)
 8001200:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001202:	4b10      	ldr	r3, [pc, #64]	@ (8001244 <_sbrk+0x64>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	18d3      	adds	r3, r2, r3
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	429a      	cmp	r2, r3
 800120e:	d207      	bcs.n	8001220 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001210:	f002 fe8c 	bl	8003f2c <__errno>
 8001214:	0003      	movs	r3, r0
 8001216:	220c      	movs	r2, #12
 8001218:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800121a:	2301      	movs	r3, #1
 800121c:	425b      	negs	r3, r3
 800121e:	e009      	b.n	8001234 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001220:	4b08      	ldr	r3, [pc, #32]	@ (8001244 <_sbrk+0x64>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001226:	4b07      	ldr	r3, [pc, #28]	@ (8001244 <_sbrk+0x64>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	18d2      	adds	r2, r2, r3
 800122e:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <_sbrk+0x64>)
 8001230:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001232:	68fb      	ldr	r3, [r7, #12]
}
 8001234:	0018      	movs	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	b006      	add	sp, #24
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20002000 	.word	0x20002000
 8001240:	00000400 	.word	0x00000400
 8001244:	2000017c 	.word	0x2000017c
 8001248:	200002d0 	.word	0x200002d0

0800124c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001250:	46c0      	nop			@ (mov r8, r8)
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
	...

08001258 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001258:	480d      	ldr	r0, [pc, #52]	@ (8001290 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800125a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800125c:	f7ff fff6 	bl	800124c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001260:	480c      	ldr	r0, [pc, #48]	@ (8001294 <LoopForever+0x6>)
  ldr r1, =_edata
 8001262:	490d      	ldr	r1, [pc, #52]	@ (8001298 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001264:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <LoopForever+0xe>)
  movs r3, #0
 8001266:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001268:	e002      	b.n	8001270 <LoopCopyDataInit>

0800126a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800126a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800126c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800126e:	3304      	adds	r3, #4

08001270 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001270:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001272:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001274:	d3f9      	bcc.n	800126a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001276:	4a0a      	ldr	r2, [pc, #40]	@ (80012a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001278:	4c0a      	ldr	r4, [pc, #40]	@ (80012a4 <LoopForever+0x16>)
  movs r3, #0
 800127a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800127c:	e001      	b.n	8001282 <LoopFillZerobss>

0800127e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800127e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001280:	3204      	adds	r2, #4

08001282 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001282:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001284:	d3fb      	bcc.n	800127e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001286:	f002 fe57 	bl	8003f38 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800128a:	f7ff fd81 	bl	8000d90 <main>

0800128e <LoopForever>:

LoopForever:
  b LoopForever
 800128e:	e7fe      	b.n	800128e <LoopForever>
  ldr   r0, =_estack
 8001290:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001298:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800129c:	08004d0c 	.word	0x08004d0c
  ldr r2, =_sbss
 80012a0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012a4:	200002d0 	.word	0x200002d0

080012a8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012a8:	e7fe      	b.n	80012a8 <ADC1_IRQHandler>
	...

080012ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012b8:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <HAL_Init+0x3c>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b0a      	ldr	r3, [pc, #40]	@ (80012e8 <HAL_Init+0x3c>)
 80012be:	2180      	movs	r1, #128	@ 0x80
 80012c0:	0049      	lsls	r1, r1, #1
 80012c2:	430a      	orrs	r2, r1
 80012c4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012c6:	2003      	movs	r0, #3
 80012c8:	f000 f810 	bl	80012ec <HAL_InitTick>
 80012cc:	1e03      	subs	r3, r0, #0
 80012ce:	d003      	beq.n	80012d8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80012d0:	1dfb      	adds	r3, r7, #7
 80012d2:	2201      	movs	r2, #1
 80012d4:	701a      	strb	r2, [r3, #0]
 80012d6:	e001      	b.n	80012dc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80012d8:	f7ff fe50 	bl	8000f7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012dc:	1dfb      	adds	r3, r7, #7
 80012de:	781b      	ldrb	r3, [r3, #0]
}
 80012e0:	0018      	movs	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	b002      	add	sp, #8
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40022000 	.word	0x40022000

080012ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ec:	b590      	push	{r4, r7, lr}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012f4:	230f      	movs	r3, #15
 80012f6:	18fb      	adds	r3, r7, r3
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80012fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001374 <HAL_InitTick+0x88>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d02b      	beq.n	800135c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001304:	4b1c      	ldr	r3, [pc, #112]	@ (8001378 <HAL_InitTick+0x8c>)
 8001306:	681c      	ldr	r4, [r3, #0]
 8001308:	4b1a      	ldr	r3, [pc, #104]	@ (8001374 <HAL_InitTick+0x88>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	0019      	movs	r1, r3
 800130e:	23fa      	movs	r3, #250	@ 0xfa
 8001310:	0098      	lsls	r0, r3, #2
 8001312:	f7fe feff 	bl	8000114 <__udivsi3>
 8001316:	0003      	movs	r3, r0
 8001318:	0019      	movs	r1, r3
 800131a:	0020      	movs	r0, r4
 800131c:	f7fe fefa 	bl	8000114 <__udivsi3>
 8001320:	0003      	movs	r3, r0
 8001322:	0018      	movs	r0, r3
 8001324:	f000 f913 	bl	800154e <HAL_SYSTICK_Config>
 8001328:	1e03      	subs	r3, r0, #0
 800132a:	d112      	bne.n	8001352 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b03      	cmp	r3, #3
 8001330:	d80a      	bhi.n	8001348 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	2301      	movs	r3, #1
 8001336:	425b      	negs	r3, r3
 8001338:	2200      	movs	r2, #0
 800133a:	0018      	movs	r0, r3
 800133c:	f000 f8f2 	bl	8001524 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001340:	4b0e      	ldr	r3, [pc, #56]	@ (800137c <HAL_InitTick+0x90>)
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	e00d      	b.n	8001364 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001348:	230f      	movs	r3, #15
 800134a:	18fb      	adds	r3, r7, r3
 800134c:	2201      	movs	r2, #1
 800134e:	701a      	strb	r2, [r3, #0]
 8001350:	e008      	b.n	8001364 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001352:	230f      	movs	r3, #15
 8001354:	18fb      	adds	r3, r7, r3
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
 800135a:	e003      	b.n	8001364 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800135c:	230f      	movs	r3, #15
 800135e:	18fb      	adds	r3, r7, r3
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001364:	230f      	movs	r3, #15
 8001366:	18fb      	adds	r3, r7, r3
 8001368:	781b      	ldrb	r3, [r3, #0]
}
 800136a:	0018      	movs	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	b005      	add	sp, #20
 8001370:	bd90      	pop	{r4, r7, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	20000008 	.word	0x20000008
 8001378:	20000000 	.word	0x20000000
 800137c:	20000004 	.word	0x20000004

08001380 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001384:	4b05      	ldr	r3, [pc, #20]	@ (800139c <HAL_IncTick+0x1c>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	001a      	movs	r2, r3
 800138a:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <HAL_IncTick+0x20>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	18d2      	adds	r2, r2, r3
 8001390:	4b03      	ldr	r3, [pc, #12]	@ (80013a0 <HAL_IncTick+0x20>)
 8001392:	601a      	str	r2, [r3, #0]
}
 8001394:	46c0      	nop			@ (mov r8, r8)
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	46c0      	nop			@ (mov r8, r8)
 800139c:	20000008 	.word	0x20000008
 80013a0:	20000180 	.word	0x20000180

080013a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  return uwTick;
 80013a8:	4b02      	ldr	r3, [pc, #8]	@ (80013b4 <HAL_GetTick+0x10>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	46c0      	nop			@ (mov r8, r8)
 80013b4:	20000180 	.word	0x20000180

080013b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c0:	f7ff fff0 	bl	80013a4 <HAL_GetTick>
 80013c4:	0003      	movs	r3, r0
 80013c6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3301      	adds	r3, #1
 80013d0:	d005      	beq.n	80013de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_Delay+0x44>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	001a      	movs	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	189b      	adds	r3, r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013de:	46c0      	nop			@ (mov r8, r8)
 80013e0:	f7ff ffe0 	bl	80013a4 <HAL_GetTick>
 80013e4:	0002      	movs	r2, r0
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d8f7      	bhi.n	80013e0 <HAL_Delay+0x28>
  {
  }
}
 80013f0:	46c0      	nop			@ (mov r8, r8)
 80013f2:	46c0      	nop			@ (mov r8, r8)
 80013f4:	46bd      	mov	sp, r7
 80013f6:	b004      	add	sp, #16
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	46c0      	nop			@ (mov r8, r8)
 80013fc:	20000008 	.word	0x20000008

08001400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001400:	b590      	push	{r4, r7, lr}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	0002      	movs	r2, r0
 8001408:	6039      	str	r1, [r7, #0]
 800140a:	1dfb      	adds	r3, r7, #7
 800140c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800140e:	1dfb      	adds	r3, r7, #7
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b7f      	cmp	r3, #127	@ 0x7f
 8001414:	d828      	bhi.n	8001468 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001416:	4a2f      	ldr	r2, [pc, #188]	@ (80014d4 <__NVIC_SetPriority+0xd4>)
 8001418:	1dfb      	adds	r3, r7, #7
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b25b      	sxtb	r3, r3
 800141e:	089b      	lsrs	r3, r3, #2
 8001420:	33c0      	adds	r3, #192	@ 0xc0
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	589b      	ldr	r3, [r3, r2]
 8001426:	1dfa      	adds	r2, r7, #7
 8001428:	7812      	ldrb	r2, [r2, #0]
 800142a:	0011      	movs	r1, r2
 800142c:	2203      	movs	r2, #3
 800142e:	400a      	ands	r2, r1
 8001430:	00d2      	lsls	r2, r2, #3
 8001432:	21ff      	movs	r1, #255	@ 0xff
 8001434:	4091      	lsls	r1, r2
 8001436:	000a      	movs	r2, r1
 8001438:	43d2      	mvns	r2, r2
 800143a:	401a      	ands	r2, r3
 800143c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	019b      	lsls	r3, r3, #6
 8001442:	22ff      	movs	r2, #255	@ 0xff
 8001444:	401a      	ands	r2, r3
 8001446:	1dfb      	adds	r3, r7, #7
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	0018      	movs	r0, r3
 800144c:	2303      	movs	r3, #3
 800144e:	4003      	ands	r3, r0
 8001450:	00db      	lsls	r3, r3, #3
 8001452:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001454:	481f      	ldr	r0, [pc, #124]	@ (80014d4 <__NVIC_SetPriority+0xd4>)
 8001456:	1dfb      	adds	r3, r7, #7
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	b25b      	sxtb	r3, r3
 800145c:	089b      	lsrs	r3, r3, #2
 800145e:	430a      	orrs	r2, r1
 8001460:	33c0      	adds	r3, #192	@ 0xc0
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001466:	e031      	b.n	80014cc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001468:	4a1b      	ldr	r2, [pc, #108]	@ (80014d8 <__NVIC_SetPriority+0xd8>)
 800146a:	1dfb      	adds	r3, r7, #7
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	0019      	movs	r1, r3
 8001470:	230f      	movs	r3, #15
 8001472:	400b      	ands	r3, r1
 8001474:	3b08      	subs	r3, #8
 8001476:	089b      	lsrs	r3, r3, #2
 8001478:	3306      	adds	r3, #6
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	18d3      	adds	r3, r2, r3
 800147e:	3304      	adds	r3, #4
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	1dfa      	adds	r2, r7, #7
 8001484:	7812      	ldrb	r2, [r2, #0]
 8001486:	0011      	movs	r1, r2
 8001488:	2203      	movs	r2, #3
 800148a:	400a      	ands	r2, r1
 800148c:	00d2      	lsls	r2, r2, #3
 800148e:	21ff      	movs	r1, #255	@ 0xff
 8001490:	4091      	lsls	r1, r2
 8001492:	000a      	movs	r2, r1
 8001494:	43d2      	mvns	r2, r2
 8001496:	401a      	ands	r2, r3
 8001498:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	019b      	lsls	r3, r3, #6
 800149e:	22ff      	movs	r2, #255	@ 0xff
 80014a0:	401a      	ands	r2, r3
 80014a2:	1dfb      	adds	r3, r7, #7
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	0018      	movs	r0, r3
 80014a8:	2303      	movs	r3, #3
 80014aa:	4003      	ands	r3, r0
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014b0:	4809      	ldr	r0, [pc, #36]	@ (80014d8 <__NVIC_SetPriority+0xd8>)
 80014b2:	1dfb      	adds	r3, r7, #7
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	001c      	movs	r4, r3
 80014b8:	230f      	movs	r3, #15
 80014ba:	4023      	ands	r3, r4
 80014bc:	3b08      	subs	r3, #8
 80014be:	089b      	lsrs	r3, r3, #2
 80014c0:	430a      	orrs	r2, r1
 80014c2:	3306      	adds	r3, #6
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	18c3      	adds	r3, r0, r3
 80014c8:	3304      	adds	r3, #4
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	46c0      	nop			@ (mov r8, r8)
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b003      	add	sp, #12
 80014d2:	bd90      	pop	{r4, r7, pc}
 80014d4:	e000e100 	.word	0xe000e100
 80014d8:	e000ed00 	.word	0xe000ed00

080014dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	1e5a      	subs	r2, r3, #1
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	045b      	lsls	r3, r3, #17
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d301      	bcc.n	80014f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014f0:	2301      	movs	r3, #1
 80014f2:	e010      	b.n	8001516 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <SysTick_Config+0x44>)
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	3a01      	subs	r2, #1
 80014fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014fc:	2301      	movs	r3, #1
 80014fe:	425b      	negs	r3, r3
 8001500:	2103      	movs	r1, #3
 8001502:	0018      	movs	r0, r3
 8001504:	f7ff ff7c 	bl	8001400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001508:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <SysTick_Config+0x44>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800150e:	4b04      	ldr	r3, [pc, #16]	@ (8001520 <SysTick_Config+0x44>)
 8001510:	2207      	movs	r2, #7
 8001512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001514:	2300      	movs	r3, #0
}
 8001516:	0018      	movs	r0, r3
 8001518:	46bd      	mov	sp, r7
 800151a:	b002      	add	sp, #8
 800151c:	bd80      	pop	{r7, pc}
 800151e:	46c0      	nop			@ (mov r8, r8)
 8001520:	e000e010 	.word	0xe000e010

08001524 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	210f      	movs	r1, #15
 8001530:	187b      	adds	r3, r7, r1
 8001532:	1c02      	adds	r2, r0, #0
 8001534:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	187b      	adds	r3, r7, r1
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	b25b      	sxtb	r3, r3
 800153e:	0011      	movs	r1, r2
 8001540:	0018      	movs	r0, r3
 8001542:	f7ff ff5d 	bl	8001400 <__NVIC_SetPriority>
}
 8001546:	46c0      	nop			@ (mov r8, r8)
 8001548:	46bd      	mov	sp, r7
 800154a:	b004      	add	sp, #16
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	0018      	movs	r0, r3
 800155a:	f7ff ffbf 	bl	80014dc <SysTick_Config>
 800155e:	0003      	movs	r3, r0
}
 8001560:	0018      	movs	r0, r3
 8001562:	46bd      	mov	sp, r7
 8001564:	b002      	add	sp, #8
 8001566:	bd80      	pop	{r7, pc}

08001568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001576:	e147      	b.n	8001808 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2101      	movs	r1, #1
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	4091      	lsls	r1, r2
 8001582:	000a      	movs	r2, r1
 8001584:	4013      	ands	r3, r2
 8001586:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d100      	bne.n	8001590 <HAL_GPIO_Init+0x28>
 800158e:	e138      	b.n	8001802 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2203      	movs	r2, #3
 8001596:	4013      	ands	r3, r2
 8001598:	2b01      	cmp	r3, #1
 800159a:	d005      	beq.n	80015a8 <HAL_GPIO_Init+0x40>
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	2203      	movs	r2, #3
 80015a2:	4013      	ands	r3, r2
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d130      	bne.n	800160a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2203      	movs	r2, #3
 80015b4:	409a      	lsls	r2, r3
 80015b6:	0013      	movs	r3, r2
 80015b8:	43da      	mvns	r2, r3
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	4013      	ands	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	68da      	ldr	r2, [r3, #12]
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	409a      	lsls	r2, r3
 80015ca:	0013      	movs	r3, r2
 80015cc:	693a      	ldr	r2, [r7, #16]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	693a      	ldr	r2, [r7, #16]
 80015d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80015de:	2201      	movs	r2, #1
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	409a      	lsls	r2, r3
 80015e4:	0013      	movs	r3, r2
 80015e6:	43da      	mvns	r2, r3
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	4013      	ands	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	685b      	ldr	r3, [r3, #4]
 80015f2:	091b      	lsrs	r3, r3, #4
 80015f4:	2201      	movs	r2, #1
 80015f6:	401a      	ands	r2, r3
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	409a      	lsls	r2, r3
 80015fc:	0013      	movs	r3, r2
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	4313      	orrs	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2203      	movs	r2, #3
 8001610:	4013      	ands	r3, r2
 8001612:	2b03      	cmp	r3, #3
 8001614:	d017      	beq.n	8001646 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	2203      	movs	r2, #3
 8001622:	409a      	lsls	r2, r3
 8001624:	0013      	movs	r3, r2
 8001626:	43da      	mvns	r2, r3
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	4013      	ands	r3, r2
 800162c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	689a      	ldr	r2, [r3, #8]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	409a      	lsls	r2, r3
 8001638:	0013      	movs	r3, r2
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	4313      	orrs	r3, r2
 800163e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	693a      	ldr	r2, [r7, #16]
 8001644:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	2203      	movs	r2, #3
 800164c:	4013      	ands	r3, r2
 800164e:	2b02      	cmp	r3, #2
 8001650:	d123      	bne.n	800169a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	08da      	lsrs	r2, r3, #3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	3208      	adds	r2, #8
 800165a:	0092      	lsls	r2, r2, #2
 800165c:	58d3      	ldr	r3, [r2, r3]
 800165e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	2207      	movs	r2, #7
 8001664:	4013      	ands	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	220f      	movs	r2, #15
 800166a:	409a      	lsls	r2, r3
 800166c:	0013      	movs	r3, r2
 800166e:	43da      	mvns	r2, r3
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	4013      	ands	r3, r2
 8001674:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	691a      	ldr	r2, [r3, #16]
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2107      	movs	r1, #7
 800167e:	400b      	ands	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	409a      	lsls	r2, r3
 8001684:	0013      	movs	r3, r2
 8001686:	693a      	ldr	r2, [r7, #16]
 8001688:	4313      	orrs	r3, r2
 800168a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	08da      	lsrs	r2, r3, #3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	3208      	adds	r2, #8
 8001694:	0092      	lsls	r2, r2, #2
 8001696:	6939      	ldr	r1, [r7, #16]
 8001698:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	2203      	movs	r2, #3
 80016a6:	409a      	lsls	r2, r3
 80016a8:	0013      	movs	r3, r2
 80016aa:	43da      	mvns	r2, r3
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	4013      	ands	r3, r2
 80016b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2203      	movs	r2, #3
 80016b8:	401a      	ands	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	409a      	lsls	r2, r3
 80016c0:	0013      	movs	r3, r2
 80016c2:	693a      	ldr	r2, [r7, #16]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	23c0      	movs	r3, #192	@ 0xc0
 80016d4:	029b      	lsls	r3, r3, #10
 80016d6:	4013      	ands	r3, r2
 80016d8:	d100      	bne.n	80016dc <HAL_GPIO_Init+0x174>
 80016da:	e092      	b.n	8001802 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80016dc:	4a50      	ldr	r2, [pc, #320]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	089b      	lsrs	r3, r3, #2
 80016e2:	3318      	adds	r3, #24
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	589b      	ldr	r3, [r3, r2]
 80016e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	2203      	movs	r2, #3
 80016ee:	4013      	ands	r3, r2
 80016f0:	00db      	lsls	r3, r3, #3
 80016f2:	220f      	movs	r2, #15
 80016f4:	409a      	lsls	r2, r3
 80016f6:	0013      	movs	r3, r2
 80016f8:	43da      	mvns	r2, r3
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	4013      	ands	r3, r2
 80016fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	23a0      	movs	r3, #160	@ 0xa0
 8001704:	05db      	lsls	r3, r3, #23
 8001706:	429a      	cmp	r2, r3
 8001708:	d013      	beq.n	8001732 <HAL_GPIO_Init+0x1ca>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a45      	ldr	r2, [pc, #276]	@ (8001824 <HAL_GPIO_Init+0x2bc>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d00d      	beq.n	800172e <HAL_GPIO_Init+0x1c6>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a44      	ldr	r2, [pc, #272]	@ (8001828 <HAL_GPIO_Init+0x2c0>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d007      	beq.n	800172a <HAL_GPIO_Init+0x1c2>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a43      	ldr	r2, [pc, #268]	@ (800182c <HAL_GPIO_Init+0x2c4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d101      	bne.n	8001726 <HAL_GPIO_Init+0x1be>
 8001722:	2303      	movs	r3, #3
 8001724:	e006      	b.n	8001734 <HAL_GPIO_Init+0x1cc>
 8001726:	2305      	movs	r3, #5
 8001728:	e004      	b.n	8001734 <HAL_GPIO_Init+0x1cc>
 800172a:	2302      	movs	r3, #2
 800172c:	e002      	b.n	8001734 <HAL_GPIO_Init+0x1cc>
 800172e:	2301      	movs	r3, #1
 8001730:	e000      	b.n	8001734 <HAL_GPIO_Init+0x1cc>
 8001732:	2300      	movs	r3, #0
 8001734:	697a      	ldr	r2, [r7, #20]
 8001736:	2103      	movs	r1, #3
 8001738:	400a      	ands	r2, r1
 800173a:	00d2      	lsls	r2, r2, #3
 800173c:	4093      	lsls	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	4313      	orrs	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001744:	4936      	ldr	r1, [pc, #216]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	3318      	adds	r3, #24
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	693a      	ldr	r2, [r7, #16]
 8001750:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001752:	4b33      	ldr	r3, [pc, #204]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	43da      	mvns	r2, r3
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	4013      	ands	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	2380      	movs	r3, #128	@ 0x80
 8001768:	035b      	lsls	r3, r3, #13
 800176a:	4013      	ands	r3, r2
 800176c:	d003      	beq.n	8001776 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	4313      	orrs	r3, r2
 8001774:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001776:	4b2a      	ldr	r3, [pc, #168]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800177c:	4b28      	ldr	r3, [pc, #160]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	43da      	mvns	r2, r3
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	4013      	ands	r3, r2
 800178a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685a      	ldr	r2, [r3, #4]
 8001790:	2380      	movs	r3, #128	@ 0x80
 8001792:	039b      	lsls	r3, r3, #14
 8001794:	4013      	ands	r3, r2
 8001796:	d003      	beq.n	80017a0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	4313      	orrs	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80017a6:	4a1e      	ldr	r2, [pc, #120]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 80017a8:	2384      	movs	r3, #132	@ 0x84
 80017aa:	58d3      	ldr	r3, [r2, r3]
 80017ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	43da      	mvns	r2, r3
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	4013      	ands	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	2380      	movs	r3, #128	@ 0x80
 80017be:	029b      	lsls	r3, r3, #10
 80017c0:	4013      	ands	r3, r2
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80017cc:	4914      	ldr	r1, [pc, #80]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 80017ce:	2284      	movs	r2, #132	@ 0x84
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80017d4:	4a12      	ldr	r2, [pc, #72]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 80017d6:	2380      	movs	r3, #128	@ 0x80
 80017d8:	58d3      	ldr	r3, [r2, r3]
 80017da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	43da      	mvns	r2, r3
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	4013      	ands	r3, r2
 80017e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685a      	ldr	r2, [r3, #4]
 80017ea:	2380      	movs	r3, #128	@ 0x80
 80017ec:	025b      	lsls	r3, r3, #9
 80017ee:	4013      	ands	r3, r2
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80017fa:	4909      	ldr	r1, [pc, #36]	@ (8001820 <HAL_GPIO_Init+0x2b8>)
 80017fc:	2280      	movs	r2, #128	@ 0x80
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3301      	adds	r3, #1
 8001806:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	40da      	lsrs	r2, r3
 8001810:	1e13      	subs	r3, r2, #0
 8001812:	d000      	beq.n	8001816 <HAL_GPIO_Init+0x2ae>
 8001814:	e6b0      	b.n	8001578 <HAL_GPIO_Init+0x10>
  }
}
 8001816:	46c0      	nop			@ (mov r8, r8)
 8001818:	46c0      	nop			@ (mov r8, r8)
 800181a:	46bd      	mov	sp, r7
 800181c:	b006      	add	sp, #24
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40021800 	.word	0x40021800
 8001824:	50000400 	.word	0x50000400
 8001828:	50000800 	.word	0x50000800
 800182c:	50000c00 	.word	0x50000c00

08001830 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d101      	bne.n	8001842 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e08f      	b.n	8001962 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2241      	movs	r2, #65	@ 0x41
 8001846:	5c9b      	ldrb	r3, [r3, r2]
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b00      	cmp	r3, #0
 800184c:	d107      	bne.n	800185e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2240      	movs	r2, #64	@ 0x40
 8001852:	2100      	movs	r1, #0
 8001854:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	0018      	movs	r0, r3
 800185a:	f7ff fbb3 	bl	8000fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2241      	movs	r2, #65	@ 0x41
 8001862:	2124      	movs	r1, #36	@ 0x24
 8001864:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2101      	movs	r1, #1
 8001872:	438a      	bics	r2, r1
 8001874:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685a      	ldr	r2, [r3, #4]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	493b      	ldr	r1, [pc, #236]	@ (800196c <HAL_I2C_Init+0x13c>)
 8001880:	400a      	ands	r2, r1
 8001882:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689a      	ldr	r2, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4938      	ldr	r1, [pc, #224]	@ (8001970 <HAL_I2C_Init+0x140>)
 8001890:	400a      	ands	r2, r1
 8001892:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d108      	bne.n	80018ae <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2180      	movs	r1, #128	@ 0x80
 80018a6:	0209      	lsls	r1, r1, #8
 80018a8:	430a      	orrs	r2, r1
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	e007      	b.n	80018be <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689a      	ldr	r2, [r3, #8]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2184      	movs	r1, #132	@ 0x84
 80018b8:	0209      	lsls	r1, r1, #8
 80018ba:	430a      	orrs	r2, r1
 80018bc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d109      	bne.n	80018da <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2180      	movs	r1, #128	@ 0x80
 80018d2:	0109      	lsls	r1, r1, #4
 80018d4:	430a      	orrs	r2, r1
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	e007      	b.n	80018ea <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	685a      	ldr	r2, [r3, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4923      	ldr	r1, [pc, #140]	@ (8001974 <HAL_I2C_Init+0x144>)
 80018e6:	400a      	ands	r2, r1
 80018e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4920      	ldr	r1, [pc, #128]	@ (8001978 <HAL_I2C_Init+0x148>)
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	68da      	ldr	r2, [r3, #12]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	491a      	ldr	r1, [pc, #104]	@ (8001970 <HAL_I2C_Init+0x140>)
 8001906:	400a      	ands	r2, r1
 8001908:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	691a      	ldr	r2, [r3, #16]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	431a      	orrs	r2, r3
 8001914:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	699b      	ldr	r3, [r3, #24]
 800191a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	430a      	orrs	r2, r1
 8001922:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	69d9      	ldr	r1, [r3, #28]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a1a      	ldr	r2, [r3, #32]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	430a      	orrs	r2, r1
 8001932:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2101      	movs	r1, #1
 8001940:	430a      	orrs	r2, r1
 8001942:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2241      	movs	r2, #65	@ 0x41
 800194e:	2120      	movs	r1, #32
 8001950:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2242      	movs	r2, #66	@ 0x42
 800195c:	2100      	movs	r1, #0
 800195e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	0018      	movs	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	b002      	add	sp, #8
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			@ (mov r8, r8)
 800196c:	f0ffffff 	.word	0xf0ffffff
 8001970:	ffff7fff 	.word	0xffff7fff
 8001974:	fffff7ff 	.word	0xfffff7ff
 8001978:	02008000 	.word	0x02008000

0800197c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800197c:	b590      	push	{r4, r7, lr}
 800197e:	b089      	sub	sp, #36	@ 0x24
 8001980:	af02      	add	r7, sp, #8
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	0008      	movs	r0, r1
 8001986:	607a      	str	r2, [r7, #4]
 8001988:	0019      	movs	r1, r3
 800198a:	230a      	movs	r3, #10
 800198c:	18fb      	adds	r3, r7, r3
 800198e:	1c02      	adds	r2, r0, #0
 8001990:	801a      	strh	r2, [r3, #0]
 8001992:	2308      	movs	r3, #8
 8001994:	18fb      	adds	r3, r7, r3
 8001996:	1c0a      	adds	r2, r1, #0
 8001998:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2241      	movs	r2, #65	@ 0x41
 800199e:	5c9b      	ldrb	r3, [r3, r2]
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b20      	cmp	r3, #32
 80019a4:	d000      	beq.n	80019a8 <HAL_I2C_Master_Transmit+0x2c>
 80019a6:	e10a      	b.n	8001bbe <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2240      	movs	r2, #64	@ 0x40
 80019ac:	5c9b      	ldrb	r3, [r3, r2]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d101      	bne.n	80019b6 <HAL_I2C_Master_Transmit+0x3a>
 80019b2:	2302      	movs	r3, #2
 80019b4:	e104      	b.n	8001bc0 <HAL_I2C_Master_Transmit+0x244>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2240      	movs	r2, #64	@ 0x40
 80019ba:	2101      	movs	r1, #1
 80019bc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019be:	f7ff fcf1 	bl	80013a4 <HAL_GetTick>
 80019c2:	0003      	movs	r3, r0
 80019c4:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019c6:	2380      	movs	r3, #128	@ 0x80
 80019c8:	0219      	lsls	r1, r3, #8
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	2319      	movs	r3, #25
 80019d2:	2201      	movs	r2, #1
 80019d4:	f000 fa26 	bl	8001e24 <I2C_WaitOnFlagUntilTimeout>
 80019d8:	1e03      	subs	r3, r0, #0
 80019da:	d001      	beq.n	80019e0 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e0ef      	b.n	8001bc0 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2241      	movs	r2, #65	@ 0x41
 80019e4:	2121      	movs	r1, #33	@ 0x21
 80019e6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2242      	movs	r2, #66	@ 0x42
 80019ec:	2110      	movs	r1, #16
 80019ee:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2200      	movs	r2, #0
 80019f4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2208      	movs	r2, #8
 8001a00:	18ba      	adds	r2, r7, r2
 8001a02:	8812      	ldrh	r2, [r2, #0]
 8001a04:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	2bff      	cmp	r3, #255	@ 0xff
 8001a14:	d906      	bls.n	8001a24 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	22ff      	movs	r2, #255	@ 0xff
 8001a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001a1c:	2380      	movs	r3, #128	@ 0x80
 8001a1e:	045b      	lsls	r3, r3, #17
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	e007      	b.n	8001a34 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001a2e:	2380      	movs	r3, #128	@ 0x80
 8001a30:	049b      	lsls	r3, r3, #18
 8001a32:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d027      	beq.n	8001a8c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a40:	781a      	ldrb	r2, [r3, #0]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a64:	3b01      	subs	r3, #1
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	3301      	adds	r3, #1
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	697c      	ldr	r4, [r7, #20]
 8001a78:	230a      	movs	r3, #10
 8001a7a:	18fb      	adds	r3, r7, r3
 8001a7c:	8819      	ldrh	r1, [r3, #0]
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	4b51      	ldr	r3, [pc, #324]	@ (8001bc8 <HAL_I2C_Master_Transmit+0x24c>)
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	0023      	movs	r3, r4
 8001a86:	f000 fc45 	bl	8002314 <I2C_TransferConfig>
 8001a8a:	e06f      	b.n	8001b6c <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	697c      	ldr	r4, [r7, #20]
 8001a94:	230a      	movs	r3, #10
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	8819      	ldrh	r1, [r3, #0]
 8001a9a:	68f8      	ldr	r0, [r7, #12]
 8001a9c:	4b4a      	ldr	r3, [pc, #296]	@ (8001bc8 <HAL_I2C_Master_Transmit+0x24c>)
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	0023      	movs	r3, r4
 8001aa2:	f000 fc37 	bl	8002314 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001aa6:	e061      	b.n	8001b6c <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f000 fa10 	bl	8001ed4 <I2C_WaitOnTXISFlagUntilTimeout>
 8001ab4:	1e03      	subs	r3, r0, #0
 8001ab6:	d001      	beq.n	8001abc <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e081      	b.n	8001bc0 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac0:	781a      	ldrb	r2, [r3, #0]
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	b29a      	uxth	r2, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ae4:	3b01      	subs	r3, #1
 8001ae6:	b29a      	uxth	r2, r3
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d03a      	beq.n	8001b6c <HAL_I2C_Master_Transmit+0x1f0>
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d136      	bne.n	8001b6c <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001afe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b00:	68f8      	ldr	r0, [r7, #12]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	9300      	str	r3, [sp, #0]
 8001b06:	0013      	movs	r3, r2
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2180      	movs	r1, #128	@ 0x80
 8001b0c:	f000 f98a 	bl	8001e24 <I2C_WaitOnFlagUntilTimeout>
 8001b10:	1e03      	subs	r3, r0, #0
 8001b12:	d001      	beq.n	8001b18 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e053      	b.n	8001bc0 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	2bff      	cmp	r3, #255	@ 0xff
 8001b20:	d911      	bls.n	8001b46 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	22ff      	movs	r2, #255	@ 0xff
 8001b26:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b2c:	b2da      	uxtb	r2, r3
 8001b2e:	2380      	movs	r3, #128	@ 0x80
 8001b30:	045c      	lsls	r4, r3, #17
 8001b32:	230a      	movs	r3, #10
 8001b34:	18fb      	adds	r3, r7, r3
 8001b36:	8819      	ldrh	r1, [r3, #0]
 8001b38:	68f8      	ldr	r0, [r7, #12]
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	0023      	movs	r3, r4
 8001b40:	f000 fbe8 	bl	8002314 <I2C_TransferConfig>
 8001b44:	e012      	b.n	8001b6c <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	2380      	movs	r3, #128	@ 0x80
 8001b58:	049c      	lsls	r4, r3, #18
 8001b5a:	230a      	movs	r3, #10
 8001b5c:	18fb      	adds	r3, r7, r3
 8001b5e:	8819      	ldrh	r1, [r3, #0]
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	2300      	movs	r3, #0
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	0023      	movs	r3, r4
 8001b68:	f000 fbd4 	bl	8002314 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d198      	bne.n	8001aa8 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	f000 f9ef 	bl	8001f60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b82:	1e03      	subs	r3, r0, #0
 8001b84:	d001      	beq.n	8001b8a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e01a      	b.n	8001bc0 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2220      	movs	r2, #32
 8001b90:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	490b      	ldr	r1, [pc, #44]	@ (8001bcc <HAL_I2C_Master_Transmit+0x250>)
 8001b9e:	400a      	ands	r2, r1
 8001ba0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2241      	movs	r2, #65	@ 0x41
 8001ba6:	2120      	movs	r1, #32
 8001ba8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2242      	movs	r2, #66	@ 0x42
 8001bae:	2100      	movs	r1, #0
 8001bb0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2240      	movs	r2, #64	@ 0x40
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e000      	b.n	8001bc0 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8001bbe:	2302      	movs	r3, #2
  }
}
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b007      	add	sp, #28
 8001bc6:	bd90      	pop	{r4, r7, pc}
 8001bc8:	80002000 	.word	0x80002000
 8001bcc:	fe00e800 	.word	0xfe00e800

08001bd0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b089      	sub	sp, #36	@ 0x24
 8001bd4:	af02      	add	r7, sp, #8
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	0008      	movs	r0, r1
 8001bda:	607a      	str	r2, [r7, #4]
 8001bdc:	0019      	movs	r1, r3
 8001bde:	230a      	movs	r3, #10
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	1c02      	adds	r2, r0, #0
 8001be4:	801a      	strh	r2, [r3, #0]
 8001be6:	2308      	movs	r3, #8
 8001be8:	18fb      	adds	r3, r7, r3
 8001bea:	1c0a      	adds	r2, r1, #0
 8001bec:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2241      	movs	r2, #65	@ 0x41
 8001bf2:	5c9b      	ldrb	r3, [r3, r2]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b20      	cmp	r3, #32
 8001bf8:	d000      	beq.n	8001bfc <HAL_I2C_Master_Receive+0x2c>
 8001bfa:	e0e8      	b.n	8001dce <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2240      	movs	r2, #64	@ 0x40
 8001c00:	5c9b      	ldrb	r3, [r3, r2]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d101      	bne.n	8001c0a <HAL_I2C_Master_Receive+0x3a>
 8001c06:	2302      	movs	r3, #2
 8001c08:	e0e2      	b.n	8001dd0 <HAL_I2C_Master_Receive+0x200>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2240      	movs	r2, #64	@ 0x40
 8001c0e:	2101      	movs	r1, #1
 8001c10:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001c12:	f7ff fbc7 	bl	80013a4 <HAL_GetTick>
 8001c16:	0003      	movs	r3, r0
 8001c18:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001c1a:	2380      	movs	r3, #128	@ 0x80
 8001c1c:	0219      	lsls	r1, r3, #8
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	2319      	movs	r3, #25
 8001c26:	2201      	movs	r2, #1
 8001c28:	f000 f8fc 	bl	8001e24 <I2C_WaitOnFlagUntilTimeout>
 8001c2c:	1e03      	subs	r3, r0, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e0cd      	b.n	8001dd0 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2241      	movs	r2, #65	@ 0x41
 8001c38:	2122      	movs	r1, #34	@ 0x22
 8001c3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2242      	movs	r2, #66	@ 0x42
 8001c40:	2110      	movs	r1, #16
 8001c42:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2208      	movs	r2, #8
 8001c54:	18ba      	adds	r2, r7, r2
 8001c56:	8812      	ldrh	r2, [r2, #0]
 8001c58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	2bff      	cmp	r3, #255	@ 0xff
 8001c68:	d911      	bls.n	8001c8e <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	22ff      	movs	r2, #255	@ 0xff
 8001c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	2380      	movs	r3, #128	@ 0x80
 8001c78:	045c      	lsls	r4, r3, #17
 8001c7a:	230a      	movs	r3, #10
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	8819      	ldrh	r1, [r3, #0]
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	4b55      	ldr	r3, [pc, #340]	@ (8001dd8 <HAL_I2C_Master_Receive+0x208>)
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	0023      	movs	r3, r4
 8001c88:	f000 fb44 	bl	8002314 <I2C_TransferConfig>
 8001c8c:	e076      	b.n	8001d7c <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	2380      	movs	r3, #128	@ 0x80
 8001ca0:	049c      	lsls	r4, r3, #18
 8001ca2:	230a      	movs	r3, #10
 8001ca4:	18fb      	adds	r3, r7, r3
 8001ca6:	8819      	ldrh	r1, [r3, #0]
 8001ca8:	68f8      	ldr	r0, [r7, #12]
 8001caa:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd8 <HAL_I2C_Master_Receive+0x208>)
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	0023      	movs	r3, r4
 8001cb0:	f000 fb30 	bl	8002314 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001cb4:	e062      	b.n	8001d7c <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cb6:	697a      	ldr	r2, [r7, #20]
 8001cb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f000 f993 	bl	8001fe8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cc2:	1e03      	subs	r3, r0, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e082      	b.n	8001dd0 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cdc:	1c5a      	adds	r2, r3, #1
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d03a      	beq.n	8001d7c <HAL_I2C_Master_Receive+0x1ac>
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d136      	bne.n	8001d7c <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001d0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d10:	68f8      	ldr	r0, [r7, #12]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	0013      	movs	r3, r2
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2180      	movs	r1, #128	@ 0x80
 8001d1c:	f000 f882 	bl	8001e24 <I2C_WaitOnFlagUntilTimeout>
 8001d20:	1e03      	subs	r3, r0, #0
 8001d22:	d001      	beq.n	8001d28 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e053      	b.n	8001dd0 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	2bff      	cmp	r3, #255	@ 0xff
 8001d30:	d911      	bls.n	8001d56 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	22ff      	movs	r2, #255	@ 0xff
 8001d36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	2380      	movs	r3, #128	@ 0x80
 8001d40:	045c      	lsls	r4, r3, #17
 8001d42:	230a      	movs	r3, #10
 8001d44:	18fb      	adds	r3, r7, r3
 8001d46:	8819      	ldrh	r1, [r3, #0]
 8001d48:	68f8      	ldr	r0, [r7, #12]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	9300      	str	r3, [sp, #0]
 8001d4e:	0023      	movs	r3, r4
 8001d50:	f000 fae0 	bl	8002314 <I2C_TransferConfig>
 8001d54:	e012      	b.n	8001d7c <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	2380      	movs	r3, #128	@ 0x80
 8001d68:	049c      	lsls	r4, r3, #18
 8001d6a:	230a      	movs	r3, #10
 8001d6c:	18fb      	adds	r3, r7, r3
 8001d6e:	8819      	ldrh	r1, [r3, #0]
 8001d70:	68f8      	ldr	r0, [r7, #12]
 8001d72:	2300      	movs	r3, #0
 8001d74:	9300      	str	r3, [sp, #0]
 8001d76:	0023      	movs	r3, r4
 8001d78:	f000 facc 	bl	8002314 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d197      	bne.n	8001cb6 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	f000 f8e7 	bl	8001f60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001d92:	1e03      	subs	r3, r0, #0
 8001d94:	d001      	beq.n	8001d9a <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	e01a      	b.n	8001dd0 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	490b      	ldr	r1, [pc, #44]	@ (8001ddc <HAL_I2C_Master_Receive+0x20c>)
 8001dae:	400a      	ands	r2, r1
 8001db0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2241      	movs	r2, #65	@ 0x41
 8001db6:	2120      	movs	r1, #32
 8001db8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2242      	movs	r2, #66	@ 0x42
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2240      	movs	r2, #64	@ 0x40
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e000      	b.n	8001dd0 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8001dce:	2302      	movs	r3, #2
  }
}
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	b007      	add	sp, #28
 8001dd6:	bd90      	pop	{r4, r7, pc}
 8001dd8:	80002400 	.word	0x80002400
 8001ddc:	fe00e800 	.word	0xfe00e800

08001de0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	699b      	ldr	r3, [r3, #24]
 8001dee:	2202      	movs	r2, #2
 8001df0:	4013      	ands	r3, r2
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d103      	bne.n	8001dfe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	2201      	movs	r2, #1
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d007      	beq.n	8001e1c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	699a      	ldr	r2, [r3, #24]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2101      	movs	r1, #1
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	619a      	str	r2, [r3, #24]
  }
}
 8001e1c:	46c0      	nop			@ (mov r8, r8)
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b002      	add	sp, #8
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	1dfb      	adds	r3, r7, #7
 8001e32:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e34:	e03a      	b.n	8001eac <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	6839      	ldr	r1, [r7, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f000 f971 	bl	8002124 <I2C_IsErrorOccurred>
 8001e42:	1e03      	subs	r3, r0, #0
 8001e44:	d001      	beq.n	8001e4a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e040      	b.n	8001ecc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	d02d      	beq.n	8001eac <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e50:	f7ff faa8 	bl	80013a4 <HAL_GetTick>
 8001e54:	0002      	movs	r2, r0
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d302      	bcc.n	8001e66 <I2C_WaitOnFlagUntilTimeout+0x42>
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d122      	bne.n	8001eac <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	68ba      	ldr	r2, [r7, #8]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	425a      	negs	r2, r3
 8001e76:	4153      	adcs	r3, r2
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	001a      	movs	r2, r3
 8001e7c:	1dfb      	adds	r3, r7, #7
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d113      	bne.n	8001eac <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e88:	2220      	movs	r2, #32
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2241      	movs	r2, #65	@ 0x41
 8001e94:	2120      	movs	r1, #32
 8001e96:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2242      	movs	r2, #66	@ 0x42
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2240      	movs	r2, #64	@ 0x40
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e00f      	b.n	8001ecc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	68ba      	ldr	r2, [r7, #8]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	425a      	negs	r2, r3
 8001ebc:	4153      	adcs	r3, r2
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	001a      	movs	r2, r3
 8001ec2:	1dfb      	adds	r3, r7, #7
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d0b5      	beq.n	8001e36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001eca:	2300      	movs	r3, #0
}
 8001ecc:	0018      	movs	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	b004      	add	sp, #16
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	60f8      	str	r0, [r7, #12]
 8001edc:	60b9      	str	r1, [r7, #8]
 8001ede:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ee0:	e032      	b.n	8001f48 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	0018      	movs	r0, r3
 8001eea:	f000 f91b 	bl	8002124 <I2C_IsErrorOccurred>
 8001eee:	1e03      	subs	r3, r0, #0
 8001ef0:	d001      	beq.n	8001ef6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e030      	b.n	8001f58 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	d025      	beq.n	8001f48 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001efc:	f7ff fa52 	bl	80013a4 <HAL_GetTick>
 8001f00:	0002      	movs	r2, r0
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d302      	bcc.n	8001f12 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d11a      	bne.n	8001f48 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	2202      	movs	r2, #2
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d013      	beq.n	8001f48 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f24:	2220      	movs	r2, #32
 8001f26:	431a      	orrs	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2241      	movs	r2, #65	@ 0x41
 8001f30:	2120      	movs	r1, #32
 8001f32:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2242      	movs	r2, #66	@ 0x42
 8001f38:	2100      	movs	r1, #0
 8001f3a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2240      	movs	r2, #64	@ 0x40
 8001f40:	2100      	movs	r1, #0
 8001f42:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e007      	b.n	8001f58 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	2202      	movs	r2, #2
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d1c5      	bne.n	8001ee2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	0018      	movs	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b004      	add	sp, #16
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f6c:	e02f      	b.n	8001fce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	0018      	movs	r0, r3
 8001f76:	f000 f8d5 	bl	8002124 <I2C_IsErrorOccurred>
 8001f7a:	1e03      	subs	r3, r0, #0
 8001f7c:	d001      	beq.n	8001f82 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e02d      	b.n	8001fde <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f82:	f7ff fa0f 	bl	80013a4 <HAL_GetTick>
 8001f86:	0002      	movs	r2, r0
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d302      	bcc.n	8001f98 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d11a      	bne.n	8001fce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	2b20      	cmp	r3, #32
 8001fa4:	d013      	beq.n	8001fce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	2220      	movs	r2, #32
 8001fac:	431a      	orrs	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2241      	movs	r2, #65	@ 0x41
 8001fb6:	2120      	movs	r1, #32
 8001fb8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2242      	movs	r2, #66	@ 0x42
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2240      	movs	r2, #64	@ 0x40
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e007      	b.n	8001fde <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	2220      	movs	r2, #32
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b20      	cmp	r3, #32
 8001fda:	d1c8      	bne.n	8001f6e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	0018      	movs	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b004      	add	sp, #16
 8001fe4:	bd80      	pop	{r7, pc}
	...

08001fe8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b086      	sub	sp, #24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff4:	2317      	movs	r3, #23
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8001ffc:	e07b      	b.n	80020f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	68b9      	ldr	r1, [r7, #8]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	0018      	movs	r0, r3
 8002006:	f000 f88d 	bl	8002124 <I2C_IsErrorOccurred>
 800200a:	1e03      	subs	r3, r0, #0
 800200c:	d003      	beq.n	8002016 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 800200e:	2317      	movs	r3, #23
 8002010:	18fb      	adds	r3, r7, r3
 8002012:	2201      	movs	r2, #1
 8002014:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	2220      	movs	r2, #32
 800201e:	4013      	ands	r3, r2
 8002020:	2b20      	cmp	r3, #32
 8002022:	d140      	bne.n	80020a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8002024:	2117      	movs	r1, #23
 8002026:	187b      	adds	r3, r7, r1
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d13b      	bne.n	80020a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	2204      	movs	r2, #4
 8002036:	4013      	ands	r3, r2
 8002038:	2b04      	cmp	r3, #4
 800203a:	d106      	bne.n	800204a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002040:	2b00      	cmp	r3, #0
 8002042:	d002      	beq.n	800204a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002044:	187b      	adds	r3, r7, r1
 8002046:	2200      	movs	r2, #0
 8002048:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	699b      	ldr	r3, [r3, #24]
 8002050:	2210      	movs	r2, #16
 8002052:	4013      	ands	r3, r2
 8002054:	2b10      	cmp	r3, #16
 8002056:	d123      	bne.n	80020a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2210      	movs	r2, #16
 800205e:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2204      	movs	r2, #4
 8002064:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2220      	movs	r2, #32
 800206c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4929      	ldr	r1, [pc, #164]	@ (8002120 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 800207a:	400a      	ands	r2, r1
 800207c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	2241      	movs	r2, #65	@ 0x41
 8002082:	2120      	movs	r1, #32
 8002084:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2242      	movs	r2, #66	@ 0x42
 800208a:	2100      	movs	r1, #0
 800208c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2240      	movs	r2, #64	@ 0x40
 8002092:	2100      	movs	r1, #0
 8002094:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002096:	2317      	movs	r3, #23
 8002098:	18fb      	adds	r3, r7, r3
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
 800209e:	e002      	b.n	80020a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80020a6:	f7ff f97d 	bl	80013a4 <HAL_GetTick>
 80020aa:	0002      	movs	r2, r0
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	68ba      	ldr	r2, [r7, #8]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d302      	bcc.n	80020bc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d11c      	bne.n	80020f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 80020bc:	2017      	movs	r0, #23
 80020be:	183b      	adds	r3, r7, r0
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d117      	bne.n	80020f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	2204      	movs	r2, #4
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b04      	cmp	r3, #4
 80020d2:	d010      	beq.n	80020f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d8:	2220      	movs	r2, #32
 80020da:	431a      	orrs	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2241      	movs	r2, #65	@ 0x41
 80020e4:	2120      	movs	r1, #32
 80020e6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2240      	movs	r2, #64	@ 0x40
 80020ec:	2100      	movs	r1, #0
 80020ee:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80020f0:	183b      	adds	r3, r7, r0
 80020f2:	2201      	movs	r2, #1
 80020f4:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	2204      	movs	r2, #4
 80020fe:	4013      	ands	r3, r2
 8002100:	2b04      	cmp	r3, #4
 8002102:	d005      	beq.n	8002110 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8002104:	2317      	movs	r3, #23
 8002106:	18fb      	adds	r3, r7, r3
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d100      	bne.n	8002110 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800210e:	e776      	b.n	8001ffe <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8002110:	2317      	movs	r3, #23
 8002112:	18fb      	adds	r3, r7, r3
 8002114:	781b      	ldrb	r3, [r3, #0]
}
 8002116:	0018      	movs	r0, r3
 8002118:	46bd      	mov	sp, r7
 800211a:	b006      	add	sp, #24
 800211c:	bd80      	pop	{r7, pc}
 800211e:	46c0      	nop			@ (mov r8, r8)
 8002120:	fe00e800 	.word	0xfe00e800

08002124 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	@ 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002130:	2327      	movs	r3, #39	@ 0x27
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	2200      	movs	r2, #0
 8002136:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	2210      	movs	r2, #16
 800214c:	4013      	ands	r3, r2
 800214e:	d100      	bne.n	8002152 <I2C_IsErrorOccurred+0x2e>
 8002150:	e079      	b.n	8002246 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2210      	movs	r2, #16
 8002158:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800215a:	e057      	b.n	800220c <I2C_IsErrorOccurred+0xe8>
 800215c:	2227      	movs	r2, #39	@ 0x27
 800215e:	18bb      	adds	r3, r7, r2
 8002160:	18ba      	adds	r2, r7, r2
 8002162:	7812      	ldrb	r2, [r2, #0]
 8002164:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	3301      	adds	r3, #1
 800216a:	d04f      	beq.n	800220c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800216c:	f7ff f91a 	bl	80013a4 <HAL_GetTick>
 8002170:	0002      	movs	r2, r0
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	429a      	cmp	r2, r3
 800217a:	d302      	bcc.n	8002182 <I2C_IsErrorOccurred+0x5e>
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d144      	bne.n	800220c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	2380      	movs	r3, #128	@ 0x80
 800218a:	01db      	lsls	r3, r3, #7
 800218c:	4013      	ands	r3, r2
 800218e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002190:	2013      	movs	r0, #19
 8002192:	183b      	adds	r3, r7, r0
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	2142      	movs	r1, #66	@ 0x42
 8002198:	5c52      	ldrb	r2, [r2, r1]
 800219a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	699a      	ldr	r2, [r3, #24]
 80021a2:	2380      	movs	r3, #128	@ 0x80
 80021a4:	021b      	lsls	r3, r3, #8
 80021a6:	401a      	ands	r2, r3
 80021a8:	2380      	movs	r3, #128	@ 0x80
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d126      	bne.n	80021fe <I2C_IsErrorOccurred+0xda>
 80021b0:	697a      	ldr	r2, [r7, #20]
 80021b2:	2380      	movs	r3, #128	@ 0x80
 80021b4:	01db      	lsls	r3, r3, #7
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d021      	beq.n	80021fe <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80021ba:	183b      	adds	r3, r7, r0
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b20      	cmp	r3, #32
 80021c0:	d01d      	beq.n	80021fe <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2180      	movs	r1, #128	@ 0x80
 80021ce:	01c9      	lsls	r1, r1, #7
 80021d0:	430a      	orrs	r2, r1
 80021d2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80021d4:	f7ff f8e6 	bl	80013a4 <HAL_GetTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021dc:	e00f      	b.n	80021fe <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80021de:	f7ff f8e1 	bl	80013a4 <HAL_GetTick>
 80021e2:	0002      	movs	r2, r0
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b19      	cmp	r3, #25
 80021ea:	d908      	bls.n	80021fe <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80021ec:	6a3b      	ldr	r3, [r7, #32]
 80021ee:	2220      	movs	r2, #32
 80021f0:	4313      	orrs	r3, r2
 80021f2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80021f4:	2327      	movs	r3, #39	@ 0x27
 80021f6:	18fb      	adds	r3, r7, r3
 80021f8:	2201      	movs	r2, #1
 80021fa:	701a      	strb	r2, [r3, #0]

              break;
 80021fc:	e006      	b.n	800220c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	2220      	movs	r2, #32
 8002206:	4013      	ands	r3, r2
 8002208:	2b20      	cmp	r3, #32
 800220a:	d1e8      	bne.n	80021de <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	2220      	movs	r2, #32
 8002214:	4013      	ands	r3, r2
 8002216:	2b20      	cmp	r3, #32
 8002218:	d004      	beq.n	8002224 <I2C_IsErrorOccurred+0x100>
 800221a:	2327      	movs	r3, #39	@ 0x27
 800221c:	18fb      	adds	r3, r7, r3
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d09b      	beq.n	800215c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002224:	2327      	movs	r3, #39	@ 0x27
 8002226:	18fb      	adds	r3, r7, r3
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d103      	bne.n	8002236 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2220      	movs	r2, #32
 8002234:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	2204      	movs	r2, #4
 800223a:	4313      	orrs	r3, r2
 800223c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800223e:	2327      	movs	r3, #39	@ 0x27
 8002240:	18fb      	adds	r3, r7, r3
 8002242:	2201      	movs	r2, #1
 8002244:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	2380      	movs	r3, #128	@ 0x80
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	4013      	ands	r3, r2
 8002256:	d00c      	beq.n	8002272 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002258:	6a3b      	ldr	r3, [r7, #32]
 800225a:	2201      	movs	r2, #1
 800225c:	4313      	orrs	r3, r2
 800225e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2280      	movs	r2, #128	@ 0x80
 8002266:	0052      	lsls	r2, r2, #1
 8002268:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800226a:	2327      	movs	r3, #39	@ 0x27
 800226c:	18fb      	adds	r3, r7, r3
 800226e:	2201      	movs	r2, #1
 8002270:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002272:	69ba      	ldr	r2, [r7, #24]
 8002274:	2380      	movs	r3, #128	@ 0x80
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4013      	ands	r3, r2
 800227a:	d00c      	beq.n	8002296 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800227c:	6a3b      	ldr	r3, [r7, #32]
 800227e:	2208      	movs	r2, #8
 8002280:	4313      	orrs	r3, r2
 8002282:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2280      	movs	r2, #128	@ 0x80
 800228a:	00d2      	lsls	r2, r2, #3
 800228c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800228e:	2327      	movs	r3, #39	@ 0x27
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	2380      	movs	r3, #128	@ 0x80
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4013      	ands	r3, r2
 800229e:	d00c      	beq.n	80022ba <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80022a0:	6a3b      	ldr	r3, [r7, #32]
 80022a2:	2202      	movs	r2, #2
 80022a4:	4313      	orrs	r3, r2
 80022a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2280      	movs	r2, #128	@ 0x80
 80022ae:	0092      	lsls	r2, r2, #2
 80022b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80022b2:	2327      	movs	r3, #39	@ 0x27
 80022b4:	18fb      	adds	r3, r7, r3
 80022b6:	2201      	movs	r2, #1
 80022b8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80022ba:	2327      	movs	r3, #39	@ 0x27
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d01d      	beq.n	8002300 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	0018      	movs	r0, r3
 80022c8:	f7ff fd8a 	bl	8001de0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	490e      	ldr	r1, [pc, #56]	@ (8002310 <I2C_IsErrorOccurred+0x1ec>)
 80022d8:	400a      	ands	r2, r1
 80022da:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80022e0:	6a3b      	ldr	r3, [r7, #32]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	2241      	movs	r2, #65	@ 0x41
 80022ec:	2120      	movs	r1, #32
 80022ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2242      	movs	r2, #66	@ 0x42
 80022f4:	2100      	movs	r1, #0
 80022f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2240      	movs	r2, #64	@ 0x40
 80022fc:	2100      	movs	r1, #0
 80022fe:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8002300:	2327      	movs	r3, #39	@ 0x27
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	781b      	ldrb	r3, [r3, #0]
}
 8002306:	0018      	movs	r0, r3
 8002308:	46bd      	mov	sp, r7
 800230a:	b00a      	add	sp, #40	@ 0x28
 800230c:	bd80      	pop	{r7, pc}
 800230e:	46c0      	nop			@ (mov r8, r8)
 8002310:	fe00e800 	.word	0xfe00e800

08002314 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002314:	b590      	push	{r4, r7, lr}
 8002316:	b087      	sub	sp, #28
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	0008      	movs	r0, r1
 800231e:	0011      	movs	r1, r2
 8002320:	607b      	str	r3, [r7, #4]
 8002322:	240a      	movs	r4, #10
 8002324:	193b      	adds	r3, r7, r4
 8002326:	1c02      	adds	r2, r0, #0
 8002328:	801a      	strh	r2, [r3, #0]
 800232a:	2009      	movs	r0, #9
 800232c:	183b      	adds	r3, r7, r0
 800232e:	1c0a      	adds	r2, r1, #0
 8002330:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002332:	193b      	adds	r3, r7, r4
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	059b      	lsls	r3, r3, #22
 8002338:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800233a:	183b      	adds	r3, r7, r0
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	0419      	lsls	r1, r3, #16
 8002340:	23ff      	movs	r3, #255	@ 0xff
 8002342:	041b      	lsls	r3, r3, #16
 8002344:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002346:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800234c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800234e:	4313      	orrs	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	085b      	lsrs	r3, r3, #1
 8002354:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800235e:	0d51      	lsrs	r1, r2, #21
 8002360:	2280      	movs	r2, #128	@ 0x80
 8002362:	00d2      	lsls	r2, r2, #3
 8002364:	400a      	ands	r2, r1
 8002366:	4907      	ldr	r1, [pc, #28]	@ (8002384 <I2C_TransferConfig+0x70>)
 8002368:	430a      	orrs	r2, r1
 800236a:	43d2      	mvns	r2, r2
 800236c:	401a      	ands	r2, r3
 800236e:	0011      	movs	r1, r2
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	430a      	orrs	r2, r1
 8002378:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800237a:	46c0      	nop			@ (mov r8, r8)
 800237c:	46bd      	mov	sp, r7
 800237e:	b007      	add	sp, #28
 8002380:	bd90      	pop	{r4, r7, pc}
 8002382:	46c0      	nop			@ (mov r8, r8)
 8002384:	03ff63ff 	.word	0x03ff63ff

08002388 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2241      	movs	r2, #65	@ 0x41
 8002396:	5c9b      	ldrb	r3, [r3, r2]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b20      	cmp	r3, #32
 800239c:	d138      	bne.n	8002410 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2240      	movs	r2, #64	@ 0x40
 80023a2:	5c9b      	ldrb	r3, [r3, r2]
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e032      	b.n	8002412 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2240      	movs	r2, #64	@ 0x40
 80023b0:	2101      	movs	r1, #1
 80023b2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2241      	movs	r2, #65	@ 0x41
 80023b8:	2124      	movs	r1, #36	@ 0x24
 80023ba:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2101      	movs	r1, #1
 80023c8:	438a      	bics	r2, r1
 80023ca:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4911      	ldr	r1, [pc, #68]	@ (800241c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80023d8:	400a      	ands	r2, r1
 80023da:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6819      	ldr	r1, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2101      	movs	r1, #1
 80023f8:	430a      	orrs	r2, r1
 80023fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2241      	movs	r2, #65	@ 0x41
 8002400:	2120      	movs	r1, #32
 8002402:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2240      	movs	r2, #64	@ 0x40
 8002408:	2100      	movs	r1, #0
 800240a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	e000      	b.n	8002412 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002410:	2302      	movs	r3, #2
  }
}
 8002412:	0018      	movs	r0, r3
 8002414:	46bd      	mov	sp, r7
 8002416:	b002      	add	sp, #8
 8002418:	bd80      	pop	{r7, pc}
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	ffffefff 	.word	0xffffefff

08002420 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2241      	movs	r2, #65	@ 0x41
 800242e:	5c9b      	ldrb	r3, [r3, r2]
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b20      	cmp	r3, #32
 8002434:	d139      	bne.n	80024aa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2240      	movs	r2, #64	@ 0x40
 800243a:	5c9b      	ldrb	r3, [r3, r2]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002440:	2302      	movs	r3, #2
 8002442:	e033      	b.n	80024ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2240      	movs	r2, #64	@ 0x40
 8002448:	2101      	movs	r1, #1
 800244a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2241      	movs	r2, #65	@ 0x41
 8002450:	2124      	movs	r1, #36	@ 0x24
 8002452:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2101      	movs	r1, #1
 8002460:	438a      	bics	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4a11      	ldr	r2, [pc, #68]	@ (80024b4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002470:	4013      	ands	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	021b      	lsls	r3, r3, #8
 8002478:	68fa      	ldr	r2, [r7, #12]
 800247a:	4313      	orrs	r3, r2
 800247c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2101      	movs	r1, #1
 8002492:	430a      	orrs	r2, r1
 8002494:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2241      	movs	r2, #65	@ 0x41
 800249a:	2120      	movs	r1, #32
 800249c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2240      	movs	r2, #64	@ 0x40
 80024a2:	2100      	movs	r1, #0
 80024a4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80024a6:	2300      	movs	r3, #0
 80024a8:	e000      	b.n	80024ac <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80024aa:	2302      	movs	r3, #2
  }
}
 80024ac:	0018      	movs	r0, r3
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b004      	add	sp, #16
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	fffff0ff 	.word	0xfffff0ff

080024b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80024c0:	4b19      	ldr	r3, [pc, #100]	@ (8002528 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a19      	ldr	r2, [pc, #100]	@ (800252c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80024c6:	4013      	ands	r3, r2
 80024c8:	0019      	movs	r1, r3
 80024ca:	4b17      	ldr	r3, [pc, #92]	@ (8002528 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	2380      	movs	r3, #128	@ 0x80
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	429a      	cmp	r2, r3
 80024da:	d11f      	bne.n	800251c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80024dc:	4b14      	ldr	r3, [pc, #80]	@ (8002530 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	0013      	movs	r3, r2
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	189b      	adds	r3, r3, r2
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	4912      	ldr	r1, [pc, #72]	@ (8002534 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80024ea:	0018      	movs	r0, r3
 80024ec:	f7fd fe12 	bl	8000114 <__udivsi3>
 80024f0:	0003      	movs	r3, r0
 80024f2:	3301      	adds	r3, #1
 80024f4:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024f6:	e008      	b.n	800250a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	3b01      	subs	r3, #1
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	e001      	b.n	800250a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e009      	b.n	800251e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800250a:	4b07      	ldr	r3, [pc, #28]	@ (8002528 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800250c:	695a      	ldr	r2, [r3, #20]
 800250e:	2380      	movs	r3, #128	@ 0x80
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	401a      	ands	r2, r3
 8002514:	2380      	movs	r3, #128	@ 0x80
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	429a      	cmp	r2, r3
 800251a:	d0ed      	beq.n	80024f8 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800251c:	2300      	movs	r3, #0
}
 800251e:	0018      	movs	r0, r3
 8002520:	46bd      	mov	sp, r7
 8002522:	b004      	add	sp, #16
 8002524:	bd80      	pop	{r7, pc}
 8002526:	46c0      	nop			@ (mov r8, r8)
 8002528:	40007000 	.word	0x40007000
 800252c:	fffff9ff 	.word	0xfffff9ff
 8002530:	20000000 	.word	0x20000000
 8002534:	000f4240 	.word	0x000f4240

08002538 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800253c:	4b03      	ldr	r3, [pc, #12]	@ (800254c <LL_RCC_GetAPB1Prescaler+0x14>)
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	23e0      	movs	r3, #224	@ 0xe0
 8002542:	01db      	lsls	r3, r3, #7
 8002544:	4013      	ands	r3, r2
}
 8002546:	0018      	movs	r0, r3
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40021000 	.word	0x40021000

08002550 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e2f3      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2201      	movs	r2, #1
 8002568:	4013      	ands	r3, r2
 800256a:	d100      	bne.n	800256e <HAL_RCC_OscConfig+0x1e>
 800256c:	e07c      	b.n	8002668 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800256e:	4bc3      	ldr	r3, [pc, #780]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2238      	movs	r2, #56	@ 0x38
 8002574:	4013      	ands	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002578:	4bc0      	ldr	r3, [pc, #768]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	2203      	movs	r2, #3
 800257e:	4013      	ands	r3, r2
 8002580:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2b10      	cmp	r3, #16
 8002586:	d102      	bne.n	800258e <HAL_RCC_OscConfig+0x3e>
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d002      	beq.n	8002594 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b08      	cmp	r3, #8
 8002592:	d10b      	bne.n	80025ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002594:	4bb9      	ldr	r3, [pc, #740]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	029b      	lsls	r3, r3, #10
 800259c:	4013      	ands	r3, r2
 800259e:	d062      	beq.n	8002666 <HAL_RCC_OscConfig+0x116>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d15e      	bne.n	8002666 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e2ce      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685a      	ldr	r2, [r3, #4]
 80025b0:	2380      	movs	r3, #128	@ 0x80
 80025b2:	025b      	lsls	r3, r3, #9
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d107      	bne.n	80025c8 <HAL_RCC_OscConfig+0x78>
 80025b8:	4bb0      	ldr	r3, [pc, #704]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4baf      	ldr	r3, [pc, #700]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025be:	2180      	movs	r1, #128	@ 0x80
 80025c0:	0249      	lsls	r1, r1, #9
 80025c2:	430a      	orrs	r2, r1
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	e020      	b.n	800260a <HAL_RCC_OscConfig+0xba>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	23a0      	movs	r3, #160	@ 0xa0
 80025ce:	02db      	lsls	r3, r3, #11
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d10e      	bne.n	80025f2 <HAL_RCC_OscConfig+0xa2>
 80025d4:	4ba9      	ldr	r3, [pc, #676]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4ba8      	ldr	r3, [pc, #672]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025da:	2180      	movs	r1, #128	@ 0x80
 80025dc:	02c9      	lsls	r1, r1, #11
 80025de:	430a      	orrs	r2, r1
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	4ba6      	ldr	r3, [pc, #664]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	4ba5      	ldr	r3, [pc, #660]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025e8:	2180      	movs	r1, #128	@ 0x80
 80025ea:	0249      	lsls	r1, r1, #9
 80025ec:	430a      	orrs	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	e00b      	b.n	800260a <HAL_RCC_OscConfig+0xba>
 80025f2:	4ba2      	ldr	r3, [pc, #648]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4ba1      	ldr	r3, [pc, #644]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80025f8:	49a1      	ldr	r1, [pc, #644]	@ (8002880 <HAL_RCC_OscConfig+0x330>)
 80025fa:	400a      	ands	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	4b9f      	ldr	r3, [pc, #636]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b9e      	ldr	r3, [pc, #632]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002604:	499f      	ldr	r1, [pc, #636]	@ (8002884 <HAL_RCC_OscConfig+0x334>)
 8002606:	400a      	ands	r2, r1
 8002608:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d014      	beq.n	800263c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002612:	f7fe fec7 	bl	80013a4 <HAL_GetTick>
 8002616:	0003      	movs	r3, r0
 8002618:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800261c:	f7fe fec2 	bl	80013a4 <HAL_GetTick>
 8002620:	0002      	movs	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b64      	cmp	r3, #100	@ 0x64
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e28d      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800262e:	4b93      	ldr	r3, [pc, #588]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	2380      	movs	r3, #128	@ 0x80
 8002634:	029b      	lsls	r3, r3, #10
 8002636:	4013      	ands	r3, r2
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0xcc>
 800263a:	e015      	b.n	8002668 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263c:	f7fe feb2 	bl	80013a4 <HAL_GetTick>
 8002640:	0003      	movs	r3, r0
 8002642:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002646:	f7fe fead 	bl	80013a4 <HAL_GetTick>
 800264a:	0002      	movs	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b64      	cmp	r3, #100	@ 0x64
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e278      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002658:	4b88      	ldr	r3, [pc, #544]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	2380      	movs	r3, #128	@ 0x80
 800265e:	029b      	lsls	r3, r3, #10
 8002660:	4013      	ands	r3, r2
 8002662:	d1f0      	bne.n	8002646 <HAL_RCC_OscConfig+0xf6>
 8002664:	e000      	b.n	8002668 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002666:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2202      	movs	r2, #2
 800266e:	4013      	ands	r3, r2
 8002670:	d100      	bne.n	8002674 <HAL_RCC_OscConfig+0x124>
 8002672:	e099      	b.n	80027a8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002674:	4b81      	ldr	r3, [pc, #516]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2238      	movs	r2, #56	@ 0x38
 800267a:	4013      	ands	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800267e:	4b7f      	ldr	r3, [pc, #508]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2203      	movs	r2, #3
 8002684:	4013      	ands	r3, r2
 8002686:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	2b10      	cmp	r3, #16
 800268c:	d102      	bne.n	8002694 <HAL_RCC_OscConfig+0x144>
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d002      	beq.n	800269a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d135      	bne.n	8002706 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800269a:	4b78      	ldr	r3, [pc, #480]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	2380      	movs	r3, #128	@ 0x80
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	4013      	ands	r3, r2
 80026a4:	d005      	beq.n	80026b2 <HAL_RCC_OscConfig+0x162>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e24b      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b2:	4b72      	ldr	r3, [pc, #456]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4a74      	ldr	r2, [pc, #464]	@ (8002888 <HAL_RCC_OscConfig+0x338>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	0019      	movs	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	695b      	ldr	r3, [r3, #20]
 80026c0:	021a      	lsls	r2, r3, #8
 80026c2:	4b6e      	ldr	r3, [pc, #440]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80026c4:	430a      	orrs	r2, r1
 80026c6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d112      	bne.n	80026f4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80026ce:	4b6b      	ldr	r3, [pc, #428]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a6e      	ldr	r2, [pc, #440]	@ (800288c <HAL_RCC_OscConfig+0x33c>)
 80026d4:	4013      	ands	r3, r2
 80026d6:	0019      	movs	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	4b67      	ldr	r3, [pc, #412]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80026de:	430a      	orrs	r2, r1
 80026e0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80026e2:	4b66      	ldr	r3, [pc, #408]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	0adb      	lsrs	r3, r3, #11
 80026e8:	2207      	movs	r2, #7
 80026ea:	4013      	ands	r3, r2
 80026ec:	4a68      	ldr	r2, [pc, #416]	@ (8002890 <HAL_RCC_OscConfig+0x340>)
 80026ee:	40da      	lsrs	r2, r3
 80026f0:	4b68      	ldr	r3, [pc, #416]	@ (8002894 <HAL_RCC_OscConfig+0x344>)
 80026f2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80026f4:	4b68      	ldr	r3, [pc, #416]	@ (8002898 <HAL_RCC_OscConfig+0x348>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	0018      	movs	r0, r3
 80026fa:	f7fe fdf7 	bl	80012ec <HAL_InitTick>
 80026fe:	1e03      	subs	r3, r0, #0
 8002700:	d051      	beq.n	80027a6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e221      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d030      	beq.n	8002770 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800270e:	4b5b      	ldr	r3, [pc, #364]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a5e      	ldr	r2, [pc, #376]	@ (800288c <HAL_RCC_OscConfig+0x33c>)
 8002714:	4013      	ands	r3, r2
 8002716:	0019      	movs	r1, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	691a      	ldr	r2, [r3, #16]
 800271c:	4b57      	ldr	r3, [pc, #348]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800271e:	430a      	orrs	r2, r1
 8002720:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002722:	4b56      	ldr	r3, [pc, #344]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	4b55      	ldr	r3, [pc, #340]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002728:	2180      	movs	r1, #128	@ 0x80
 800272a:	0049      	lsls	r1, r1, #1
 800272c:	430a      	orrs	r2, r1
 800272e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002730:	f7fe fe38 	bl	80013a4 <HAL_GetTick>
 8002734:	0003      	movs	r3, r0
 8002736:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800273a:	f7fe fe33 	bl	80013a4 <HAL_GetTick>
 800273e:	0002      	movs	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e1fe      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800274c:	4b4b      	ldr	r3, [pc, #300]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	2380      	movs	r3, #128	@ 0x80
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	4013      	ands	r3, r2
 8002756:	d0f0      	beq.n	800273a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002758:	4b48      	ldr	r3, [pc, #288]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	4a4a      	ldr	r2, [pc, #296]	@ (8002888 <HAL_RCC_OscConfig+0x338>)
 800275e:	4013      	ands	r3, r2
 8002760:	0019      	movs	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	021a      	lsls	r2, r3, #8
 8002768:	4b44      	ldr	r3, [pc, #272]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800276a:	430a      	orrs	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
 800276e:	e01b      	b.n	80027a8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002770:	4b42      	ldr	r3, [pc, #264]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	4b41      	ldr	r3, [pc, #260]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002776:	4949      	ldr	r1, [pc, #292]	@ (800289c <HAL_RCC_OscConfig+0x34c>)
 8002778:	400a      	ands	r2, r1
 800277a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277c:	f7fe fe12 	bl	80013a4 <HAL_GetTick>
 8002780:	0003      	movs	r3, r0
 8002782:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002786:	f7fe fe0d 	bl	80013a4 <HAL_GetTick>
 800278a:	0002      	movs	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e1d8      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002798:	4b38      	ldr	r3, [pc, #224]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	2380      	movs	r3, #128	@ 0x80
 800279e:	00db      	lsls	r3, r3, #3
 80027a0:	4013      	ands	r3, r2
 80027a2:	d1f0      	bne.n	8002786 <HAL_RCC_OscConfig+0x236>
 80027a4:	e000      	b.n	80027a8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027a6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2208      	movs	r2, #8
 80027ae:	4013      	ands	r3, r2
 80027b0:	d047      	beq.n	8002842 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80027b2:	4b32      	ldr	r3, [pc, #200]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	2238      	movs	r2, #56	@ 0x38
 80027b8:	4013      	ands	r3, r2
 80027ba:	2b18      	cmp	r3, #24
 80027bc:	d10a      	bne.n	80027d4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80027be:	4b2f      	ldr	r3, [pc, #188]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80027c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027c2:	2202      	movs	r2, #2
 80027c4:	4013      	ands	r3, r2
 80027c6:	d03c      	beq.n	8002842 <HAL_RCC_OscConfig+0x2f2>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d138      	bne.n	8002842 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e1ba      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d019      	beq.n	8002810 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80027dc:	4b27      	ldr	r3, [pc, #156]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80027de:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80027e0:	4b26      	ldr	r3, [pc, #152]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 80027e2:	2101      	movs	r1, #1
 80027e4:	430a      	orrs	r2, r1
 80027e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e8:	f7fe fddc 	bl	80013a4 <HAL_GetTick>
 80027ec:	0003      	movs	r3, r0
 80027ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f2:	f7fe fdd7 	bl	80013a4 <HAL_GetTick>
 80027f6:	0002      	movs	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e1a2      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002804:	4b1d      	ldr	r3, [pc, #116]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002808:	2202      	movs	r2, #2
 800280a:	4013      	ands	r3, r2
 800280c:	d0f1      	beq.n	80027f2 <HAL_RCC_OscConfig+0x2a2>
 800280e:	e018      	b.n	8002842 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002810:	4b1a      	ldr	r3, [pc, #104]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002812:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002814:	4b19      	ldr	r3, [pc, #100]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002816:	2101      	movs	r1, #1
 8002818:	438a      	bics	r2, r1
 800281a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800281c:	f7fe fdc2 	bl	80013a4 <HAL_GetTick>
 8002820:	0003      	movs	r3, r0
 8002822:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002824:	e008      	b.n	8002838 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002826:	f7fe fdbd 	bl	80013a4 <HAL_GetTick>
 800282a:	0002      	movs	r2, r0
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d901      	bls.n	8002838 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002834:	2303      	movs	r3, #3
 8002836:	e188      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002838:	4b10      	ldr	r3, [pc, #64]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 800283a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800283c:	2202      	movs	r2, #2
 800283e:	4013      	ands	r3, r2
 8002840:	d1f1      	bne.n	8002826 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2204      	movs	r2, #4
 8002848:	4013      	ands	r3, r2
 800284a:	d100      	bne.n	800284e <HAL_RCC_OscConfig+0x2fe>
 800284c:	e0c6      	b.n	80029dc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800284e:	231f      	movs	r3, #31
 8002850:	18fb      	adds	r3, r7, r3
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002856:	4b09      	ldr	r3, [pc, #36]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	2238      	movs	r2, #56	@ 0x38
 800285c:	4013      	ands	r3, r2
 800285e:	2b20      	cmp	r3, #32
 8002860:	d11e      	bne.n	80028a0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002862:	4b06      	ldr	r3, [pc, #24]	@ (800287c <HAL_RCC_OscConfig+0x32c>)
 8002864:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002866:	2202      	movs	r2, #2
 8002868:	4013      	ands	r3, r2
 800286a:	d100      	bne.n	800286e <HAL_RCC_OscConfig+0x31e>
 800286c:	e0b6      	b.n	80029dc <HAL_RCC_OscConfig+0x48c>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d000      	beq.n	8002878 <HAL_RCC_OscConfig+0x328>
 8002876:	e0b1      	b.n	80029dc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e166      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
 800287c:	40021000 	.word	0x40021000
 8002880:	fffeffff 	.word	0xfffeffff
 8002884:	fffbffff 	.word	0xfffbffff
 8002888:	ffff80ff 	.word	0xffff80ff
 800288c:	ffffc7ff 	.word	0xffffc7ff
 8002890:	00f42400 	.word	0x00f42400
 8002894:	20000000 	.word	0x20000000
 8002898:	20000004 	.word	0x20000004
 800289c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028a0:	4bac      	ldr	r3, [pc, #688]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80028a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028a4:	2380      	movs	r3, #128	@ 0x80
 80028a6:	055b      	lsls	r3, r3, #21
 80028a8:	4013      	ands	r3, r2
 80028aa:	d101      	bne.n	80028b0 <HAL_RCC_OscConfig+0x360>
 80028ac:	2301      	movs	r3, #1
 80028ae:	e000      	b.n	80028b2 <HAL_RCC_OscConfig+0x362>
 80028b0:	2300      	movs	r3, #0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d011      	beq.n	80028da <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80028b6:	4ba7      	ldr	r3, [pc, #668]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80028b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028ba:	4ba6      	ldr	r3, [pc, #664]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80028bc:	2180      	movs	r1, #128	@ 0x80
 80028be:	0549      	lsls	r1, r1, #21
 80028c0:	430a      	orrs	r2, r1
 80028c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028c4:	4ba3      	ldr	r3, [pc, #652]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80028c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028c8:	2380      	movs	r3, #128	@ 0x80
 80028ca:	055b      	lsls	r3, r3, #21
 80028cc:	4013      	ands	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]
 80028d0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80028d2:	231f      	movs	r3, #31
 80028d4:	18fb      	adds	r3, r7, r3
 80028d6:	2201      	movs	r2, #1
 80028d8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028da:	4b9f      	ldr	r3, [pc, #636]	@ (8002b58 <HAL_RCC_OscConfig+0x608>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	2380      	movs	r3, #128	@ 0x80
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	4013      	ands	r3, r2
 80028e4:	d11a      	bne.n	800291c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028e6:	4b9c      	ldr	r3, [pc, #624]	@ (8002b58 <HAL_RCC_OscConfig+0x608>)
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	4b9b      	ldr	r3, [pc, #620]	@ (8002b58 <HAL_RCC_OscConfig+0x608>)
 80028ec:	2180      	movs	r1, #128	@ 0x80
 80028ee:	0049      	lsls	r1, r1, #1
 80028f0:	430a      	orrs	r2, r1
 80028f2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80028f4:	f7fe fd56 	bl	80013a4 <HAL_GetTick>
 80028f8:	0003      	movs	r3, r0
 80028fa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028fc:	e008      	b.n	8002910 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028fe:	f7fe fd51 	bl	80013a4 <HAL_GetTick>
 8002902:	0002      	movs	r2, r0
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	2b02      	cmp	r3, #2
 800290a:	d901      	bls.n	8002910 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e11c      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002910:	4b91      	ldr	r3, [pc, #580]	@ (8002b58 <HAL_RCC_OscConfig+0x608>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	2380      	movs	r3, #128	@ 0x80
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4013      	ands	r3, r2
 800291a:	d0f0      	beq.n	80028fe <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d106      	bne.n	8002932 <HAL_RCC_OscConfig+0x3e2>
 8002924:	4b8b      	ldr	r3, [pc, #556]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002926:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002928:	4b8a      	ldr	r3, [pc, #552]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 800292a:	2101      	movs	r1, #1
 800292c:	430a      	orrs	r2, r1
 800292e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002930:	e01c      	b.n	800296c <HAL_RCC_OscConfig+0x41c>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	2b05      	cmp	r3, #5
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0x404>
 800293a:	4b86      	ldr	r3, [pc, #536]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 800293c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800293e:	4b85      	ldr	r3, [pc, #532]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002940:	2104      	movs	r1, #4
 8002942:	430a      	orrs	r2, r1
 8002944:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002946:	4b83      	ldr	r3, [pc, #524]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002948:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800294a:	4b82      	ldr	r3, [pc, #520]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 800294c:	2101      	movs	r1, #1
 800294e:	430a      	orrs	r2, r1
 8002950:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002952:	e00b      	b.n	800296c <HAL_RCC_OscConfig+0x41c>
 8002954:	4b7f      	ldr	r3, [pc, #508]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002956:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002958:	4b7e      	ldr	r3, [pc, #504]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 800295a:	2101      	movs	r1, #1
 800295c:	438a      	bics	r2, r1
 800295e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002960:	4b7c      	ldr	r3, [pc, #496]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002962:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002964:	4b7b      	ldr	r3, [pc, #492]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002966:	2104      	movs	r1, #4
 8002968:	438a      	bics	r2, r1
 800296a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d014      	beq.n	800299e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002974:	f7fe fd16 	bl	80013a4 <HAL_GetTick>
 8002978:	0003      	movs	r3, r0
 800297a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800297c:	e009      	b.n	8002992 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800297e:	f7fe fd11 	bl	80013a4 <HAL_GetTick>
 8002982:	0002      	movs	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	4a74      	ldr	r2, [pc, #464]	@ (8002b5c <HAL_RCC_OscConfig+0x60c>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d901      	bls.n	8002992 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800298e:	2303      	movs	r3, #3
 8002990:	e0db      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002992:	4b70      	ldr	r3, [pc, #448]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002996:	2202      	movs	r2, #2
 8002998:	4013      	ands	r3, r2
 800299a:	d0f0      	beq.n	800297e <HAL_RCC_OscConfig+0x42e>
 800299c:	e013      	b.n	80029c6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299e:	f7fe fd01 	bl	80013a4 <HAL_GetTick>
 80029a2:	0003      	movs	r3, r0
 80029a4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029a6:	e009      	b.n	80029bc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029a8:	f7fe fcfc 	bl	80013a4 <HAL_GetTick>
 80029ac:	0002      	movs	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	4a6a      	ldr	r2, [pc, #424]	@ (8002b5c <HAL_RCC_OscConfig+0x60c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e0c6      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029bc:	4b65      	ldr	r3, [pc, #404]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80029be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c0:	2202      	movs	r2, #2
 80029c2:	4013      	ands	r3, r2
 80029c4:	d1f0      	bne.n	80029a8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80029c6:	231f      	movs	r3, #31
 80029c8:	18fb      	adds	r3, r7, r3
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d105      	bne.n	80029dc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80029d0:	4b60      	ldr	r3, [pc, #384]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80029d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029d4:	4b5f      	ldr	r3, [pc, #380]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80029d6:	4962      	ldr	r1, [pc, #392]	@ (8002b60 <HAL_RCC_OscConfig+0x610>)
 80029d8:	400a      	ands	r2, r1
 80029da:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d100      	bne.n	80029e6 <HAL_RCC_OscConfig+0x496>
 80029e4:	e0b0      	b.n	8002b48 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2238      	movs	r2, #56	@ 0x38
 80029ec:	4013      	ands	r3, r2
 80029ee:	2b10      	cmp	r3, #16
 80029f0:	d100      	bne.n	80029f4 <HAL_RCC_OscConfig+0x4a4>
 80029f2:	e078      	b.n	8002ae6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d153      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029fc:	4b55      	ldr	r3, [pc, #340]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b54      	ldr	r3, [pc, #336]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a02:	4958      	ldr	r1, [pc, #352]	@ (8002b64 <HAL_RCC_OscConfig+0x614>)
 8002a04:	400a      	ands	r2, r1
 8002a06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7fe fccc 	bl	80013a4 <HAL_GetTick>
 8002a0c:	0003      	movs	r3, r0
 8002a0e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a12:	f7fe fcc7 	bl	80013a4 <HAL_GetTick>
 8002a16:	0002      	movs	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e092      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a24:	4b4b      	ldr	r3, [pc, #300]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	2380      	movs	r3, #128	@ 0x80
 8002a2a:	049b      	lsls	r3, r3, #18
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	d1f0      	bne.n	8002a12 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a30:	4b48      	ldr	r3, [pc, #288]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	4a4c      	ldr	r2, [pc, #304]	@ (8002b68 <HAL_RCC_OscConfig+0x618>)
 8002a36:	4013      	ands	r3, r2
 8002a38:	0019      	movs	r1, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1a      	ldr	r2, [r3, #32]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a48:	021b      	lsls	r3, r3, #8
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a50:	431a      	orrs	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a56:	431a      	orrs	r2, r3
 8002a58:	4b3e      	ldr	r3, [pc, #248]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	4b3c      	ldr	r3, [pc, #240]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a64:	2180      	movs	r1, #128	@ 0x80
 8002a66:	0449      	lsls	r1, r1, #17
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002a6c:	4b39      	ldr	r3, [pc, #228]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a6e:	68da      	ldr	r2, [r3, #12]
 8002a70:	4b38      	ldr	r3, [pc, #224]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a72:	2180      	movs	r1, #128	@ 0x80
 8002a74:	0549      	lsls	r1, r1, #21
 8002a76:	430a      	orrs	r2, r1
 8002a78:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a7a:	f7fe fc93 	bl	80013a4 <HAL_GetTick>
 8002a7e:	0003      	movs	r3, r0
 8002a80:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a82:	e008      	b.n	8002a96 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a84:	f7fe fc8e 	bl	80013a4 <HAL_GetTick>
 8002a88:	0002      	movs	r2, r0
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e059      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a96:	4b2f      	ldr	r3, [pc, #188]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	2380      	movs	r3, #128	@ 0x80
 8002a9c:	049b      	lsls	r3, r3, #18
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d0f0      	beq.n	8002a84 <HAL_RCC_OscConfig+0x534>
 8002aa2:	e051      	b.n	8002b48 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa4:	4b2b      	ldr	r3, [pc, #172]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002aaa:	492e      	ldr	r1, [pc, #184]	@ (8002b64 <HAL_RCC_OscConfig+0x614>)
 8002aac:	400a      	ands	r2, r1
 8002aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab0:	f7fe fc78 	bl	80013a4 <HAL_GetTick>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aba:	f7fe fc73 	bl	80013a4 <HAL_GetTick>
 8002abe:	0002      	movs	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e03e      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002acc:	4b21      	ldr	r3, [pc, #132]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	2380      	movs	r3, #128	@ 0x80
 8002ad2:	049b      	lsls	r3, r3, #18
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d1f0      	bne.n	8002aba <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002ada:	68da      	ldr	r2, [r3, #12]
 8002adc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002ade:	4923      	ldr	r1, [pc, #140]	@ (8002b6c <HAL_RCC_OscConfig+0x61c>)
 8002ae0:	400a      	ands	r2, r1
 8002ae2:	60da      	str	r2, [r3, #12]
 8002ae4:	e030      	b.n	8002b48 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d101      	bne.n	8002af2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e02b      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002af2:	4b18      	ldr	r3, [pc, #96]	@ (8002b54 <HAL_RCC_OscConfig+0x604>)
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	2203      	movs	r2, #3
 8002afc:	401a      	ands	r2, r3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d11e      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	2270      	movs	r2, #112	@ 0x70
 8002b0a:	401a      	ands	r2, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d117      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	23fe      	movs	r3, #254	@ 0xfe
 8002b18:	01db      	lsls	r3, r3, #7
 8002b1a:	401a      	ands	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b20:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d10e      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	23f8      	movs	r3, #248	@ 0xf8
 8002b2a:	039b      	lsls	r3, r3, #14
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d106      	bne.n	8002b44 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	0f5b      	lsrs	r3, r3, #29
 8002b3a:	075a      	lsls	r2, r3, #29
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d001      	beq.n	8002b48 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e000      	b.n	8002b4a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b008      	add	sp, #32
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	46c0      	nop			@ (mov r8, r8)
 8002b54:	40021000 	.word	0x40021000
 8002b58:	40007000 	.word	0x40007000
 8002b5c:	00001388 	.word	0x00001388
 8002b60:	efffffff 	.word	0xefffffff
 8002b64:	feffffff 	.word	0xfeffffff
 8002b68:	1fc1808c 	.word	0x1fc1808c
 8002b6c:	effefffc 	.word	0xeffefffc

08002b70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e0e9      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b84:	4b76      	ldr	r3, [pc, #472]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2207      	movs	r2, #7
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	683a      	ldr	r2, [r7, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d91e      	bls.n	8002bd0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b92:	4b73      	ldr	r3, [pc, #460]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2207      	movs	r2, #7
 8002b98:	4393      	bics	r3, r2
 8002b9a:	0019      	movs	r1, r3
 8002b9c:	4b70      	ldr	r3, [pc, #448]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002b9e:	683a      	ldr	r2, [r7, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ba4:	f7fe fbfe 	bl	80013a4 <HAL_GetTick>
 8002ba8:	0003      	movs	r3, r0
 8002baa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bac:	e009      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bae:	f7fe fbf9 	bl	80013a4 <HAL_GetTick>
 8002bb2:	0002      	movs	r2, r0
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	4a6a      	ldr	r2, [pc, #424]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f4>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d901      	bls.n	8002bc2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e0ca      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bc2:	4b67      	ldr	r3, [pc, #412]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2207      	movs	r2, #7
 8002bc8:	4013      	ands	r3, r2
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d1ee      	bne.n	8002bae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	d015      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2204      	movs	r2, #4
 8002be0:	4013      	ands	r3, r2
 8002be2:	d006      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002be4:	4b60      	ldr	r3, [pc, #384]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	4b5f      	ldr	r3, [pc, #380]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002bea:	21e0      	movs	r1, #224	@ 0xe0
 8002bec:	01c9      	lsls	r1, r1, #7
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	4a5d      	ldr	r2, [pc, #372]	@ (8002d6c <HAL_RCC_ClockConfig+0x1fc>)
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	0019      	movs	r1, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689a      	ldr	r2, [r3, #8]
 8002c00:	4b59      	ldr	r3, [pc, #356]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c02:	430a      	orrs	r2, r1
 8002c04:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	d057      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d107      	bne.n	8002c28 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c18:	4b53      	ldr	r3, [pc, #332]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	2380      	movs	r3, #128	@ 0x80
 8002c1e:	029b      	lsls	r3, r3, #10
 8002c20:	4013      	ands	r3, r2
 8002c22:	d12b      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e097      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d107      	bne.n	8002c40 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c30:	4b4d      	ldr	r3, [pc, #308]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	2380      	movs	r3, #128	@ 0x80
 8002c36:	049b      	lsls	r3, r3, #18
 8002c38:	4013      	ands	r3, r2
 8002c3a:	d11f      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e08b      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d107      	bne.n	8002c58 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c48:	4b47      	ldr	r3, [pc, #284]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	2380      	movs	r3, #128	@ 0x80
 8002c4e:	00db      	lsls	r3, r3, #3
 8002c50:	4013      	ands	r3, r2
 8002c52:	d113      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e07f      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	2b03      	cmp	r3, #3
 8002c5e:	d106      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c60:	4b41      	ldr	r3, [pc, #260]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c64:	2202      	movs	r2, #2
 8002c66:	4013      	ands	r3, r2
 8002c68:	d108      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e074      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6e:	4b3e      	ldr	r3, [pc, #248]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c72:	2202      	movs	r2, #2
 8002c74:	4013      	ands	r3, r2
 8002c76:	d101      	bne.n	8002c7c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e06d      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	2207      	movs	r2, #7
 8002c82:	4393      	bics	r3, r2
 8002c84:	0019      	movs	r1, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	4b37      	ldr	r3, [pc, #220]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002c8c:	430a      	orrs	r2, r1
 8002c8e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c90:	f7fe fb88 	bl	80013a4 <HAL_GetTick>
 8002c94:	0003      	movs	r3, r0
 8002c96:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c98:	e009      	b.n	8002cae <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c9a:	f7fe fb83 	bl	80013a4 <HAL_GetTick>
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	4a2f      	ldr	r2, [pc, #188]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f4>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d901      	bls.n	8002cae <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e054      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cae:	4b2e      	ldr	r3, [pc, #184]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	2238      	movs	r2, #56	@ 0x38
 8002cb4:	401a      	ands	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d1ec      	bne.n	8002c9a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cc0:	4b27      	ldr	r3, [pc, #156]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2207      	movs	r2, #7
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d21e      	bcs.n	8002d0c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cce:	4b24      	ldr	r3, [pc, #144]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	4393      	bics	r3, r2
 8002cd6:	0019      	movs	r1, r3
 8002cd8:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ce0:	f7fe fb60 	bl	80013a4 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002ce8:	e009      	b.n	8002cfe <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cea:	f7fe fb5b 	bl	80013a4 <HAL_GetTick>
 8002cee:	0002      	movs	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8002d64 <HAL_RCC_ClockConfig+0x1f4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d901      	bls.n	8002cfe <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e02c      	b.n	8002d58 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002cfe:	4b18      	ldr	r3, [pc, #96]	@ (8002d60 <HAL_RCC_ClockConfig+0x1f0>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2207      	movs	r2, #7
 8002d04:	4013      	ands	r3, r2
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d1ee      	bne.n	8002cea <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2204      	movs	r2, #4
 8002d12:	4013      	ands	r3, r2
 8002d14:	d009      	beq.n	8002d2a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002d16:	4b14      	ldr	r3, [pc, #80]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	4a15      	ldr	r2, [pc, #84]	@ (8002d70 <HAL_RCC_ClockConfig+0x200>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	0019      	movs	r1, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	4b10      	ldr	r3, [pc, #64]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002d26:	430a      	orrs	r2, r1
 8002d28:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d2a:	f000 f829 	bl	8002d80 <HAL_RCC_GetSysClockFreq>
 8002d2e:	0001      	movs	r1, r0
 8002d30:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <HAL_RCC_ClockConfig+0x1f8>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	0a1b      	lsrs	r3, r3, #8
 8002d36:	220f      	movs	r2, #15
 8002d38:	401a      	ands	r2, r3
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d74 <HAL_RCC_ClockConfig+0x204>)
 8002d3c:	0092      	lsls	r2, r2, #2
 8002d3e:	58d3      	ldr	r3, [r2, r3]
 8002d40:	221f      	movs	r2, #31
 8002d42:	4013      	ands	r3, r2
 8002d44:	000a      	movs	r2, r1
 8002d46:	40da      	lsrs	r2, r3
 8002d48:	4b0b      	ldr	r3, [pc, #44]	@ (8002d78 <HAL_RCC_ClockConfig+0x208>)
 8002d4a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d7c <HAL_RCC_ClockConfig+0x20c>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f7fe facb 	bl	80012ec <HAL_InitTick>
 8002d56:	0003      	movs	r3, r0
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b004      	add	sp, #16
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40022000 	.word	0x40022000
 8002d64:	00001388 	.word	0x00001388
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	fffff0ff 	.word	0xfffff0ff
 8002d70:	ffff8fff 	.word	0xffff8fff
 8002d74:	08004c58 	.word	0x08004c58
 8002d78:	20000000 	.word	0x20000000
 8002d7c:	20000004 	.word	0x20000004

08002d80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d86:	4b3c      	ldr	r3, [pc, #240]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	2238      	movs	r2, #56	@ 0x38
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	d10f      	bne.n	8002db0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002d90:	4b39      	ldr	r3, [pc, #228]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	0adb      	lsrs	r3, r3, #11
 8002d96:	2207      	movs	r2, #7
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	0013      	movs	r3, r2
 8002da0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002da2:	6839      	ldr	r1, [r7, #0]
 8002da4:	4835      	ldr	r0, [pc, #212]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002da6:	f7fd f9b5 	bl	8000114 <__udivsi3>
 8002daa:	0003      	movs	r3, r0
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	e05d      	b.n	8002e6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002db0:	4b31      	ldr	r3, [pc, #196]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2238      	movs	r2, #56	@ 0x38
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d102      	bne.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002dbc:	4b30      	ldr	r3, [pc, #192]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0x100>)
 8002dbe:	613b      	str	r3, [r7, #16]
 8002dc0:	e054      	b.n	8002e6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2238      	movs	r2, #56	@ 0x38
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b10      	cmp	r3, #16
 8002dcc:	d138      	bne.n	8002e40 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002dce:	4b2a      	ldr	r3, [pc, #168]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2203      	movs	r2, #3
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002dd8:	4b27      	ldr	r3, [pc, #156]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	2207      	movs	r2, #7
 8002de0:	4013      	ands	r3, r2
 8002de2:	3301      	adds	r3, #1
 8002de4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2b03      	cmp	r3, #3
 8002dea:	d10d      	bne.n	8002e08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dec:	68b9      	ldr	r1, [r7, #8]
 8002dee:	4824      	ldr	r0, [pc, #144]	@ (8002e80 <HAL_RCC_GetSysClockFreq+0x100>)
 8002df0:	f7fd f990 	bl	8000114 <__udivsi3>
 8002df4:	0003      	movs	r3, r0
 8002df6:	0019      	movs	r1, r3
 8002df8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	0a1b      	lsrs	r3, r3, #8
 8002dfe:	227f      	movs	r2, #127	@ 0x7f
 8002e00:	4013      	ands	r3, r2
 8002e02:	434b      	muls	r3, r1
 8002e04:	617b      	str	r3, [r7, #20]
        break;
 8002e06:	e00d      	b.n	8002e24 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002e08:	68b9      	ldr	r1, [r7, #8]
 8002e0a:	481c      	ldr	r0, [pc, #112]	@ (8002e7c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002e0c:	f7fd f982 	bl	8000114 <__udivsi3>
 8002e10:	0003      	movs	r3, r0
 8002e12:	0019      	movs	r1, r3
 8002e14:	4b18      	ldr	r3, [pc, #96]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	0a1b      	lsrs	r3, r3, #8
 8002e1a:	227f      	movs	r2, #127	@ 0x7f
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	434b      	muls	r3, r1
 8002e20:	617b      	str	r3, [r7, #20]
        break;
 8002e22:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002e24:	4b14      	ldr	r3, [pc, #80]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	0f5b      	lsrs	r3, r3, #29
 8002e2a:	2207      	movs	r2, #7
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	3301      	adds	r3, #1
 8002e30:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	6978      	ldr	r0, [r7, #20]
 8002e36:	f7fd f96d 	bl	8000114 <__udivsi3>
 8002e3a:	0003      	movs	r3, r0
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	e015      	b.n	8002e6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002e40:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2238      	movs	r2, #56	@ 0x38
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b20      	cmp	r3, #32
 8002e4a:	d103      	bne.n	8002e54 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002e4c:	2380      	movs	r3, #128	@ 0x80
 8002e4e:	021b      	lsls	r3, r3, #8
 8002e50:	613b      	str	r3, [r7, #16]
 8002e52:	e00b      	b.n	8002e6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e54:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	2238      	movs	r2, #56	@ 0x38
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b18      	cmp	r3, #24
 8002e5e:	d103      	bne.n	8002e68 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002e60:	23fa      	movs	r3, #250	@ 0xfa
 8002e62:	01db      	lsls	r3, r3, #7
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	e001      	b.n	8002e6c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e6c:	693b      	ldr	r3, [r7, #16]
}
 8002e6e:	0018      	movs	r0, r3
 8002e70:	46bd      	mov	sp, r7
 8002e72:	b006      	add	sp, #24
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	46c0      	nop			@ (mov r8, r8)
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	00f42400 	.word	0x00f42400
 8002e80:	007a1200 	.word	0x007a1200

08002e84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e88:	4b02      	ldr	r3, [pc, #8]	@ (8002e94 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
}
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	46c0      	nop			@ (mov r8, r8)
 8002e94:	20000000 	.word	0x20000000

08002e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e98:	b5b0      	push	{r4, r5, r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002e9c:	f7ff fff2 	bl	8002e84 <HAL_RCC_GetHCLKFreq>
 8002ea0:	0004      	movs	r4, r0
 8002ea2:	f7ff fb49 	bl	8002538 <LL_RCC_GetAPB1Prescaler>
 8002ea6:	0003      	movs	r3, r0
 8002ea8:	0b1a      	lsrs	r2, r3, #12
 8002eaa:	4b05      	ldr	r3, [pc, #20]	@ (8002ec0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002eac:	0092      	lsls	r2, r2, #2
 8002eae:	58d3      	ldr	r3, [r2, r3]
 8002eb0:	221f      	movs	r2, #31
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	40dc      	lsrs	r4, r3
 8002eb6:	0023      	movs	r3, r4
}
 8002eb8:	0018      	movs	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bdb0      	pop	{r4, r5, r7, pc}
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	08004c98 	.word	0x08004c98

08002ec4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002ecc:	2313      	movs	r3, #19
 8002ece:	18fb      	adds	r3, r7, r3
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ed4:	2312      	movs	r3, #18
 8002ed6:	18fb      	adds	r3, r7, r3
 8002ed8:	2200      	movs	r2, #0
 8002eda:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	2380      	movs	r3, #128	@ 0x80
 8002ee2:	029b      	lsls	r3, r3, #10
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d100      	bne.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002ee8:	e0a3      	b.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eea:	2011      	movs	r0, #17
 8002eec:	183b      	adds	r3, r7, r0
 8002eee:	2200      	movs	r2, #0
 8002ef0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ef2:	4b7f      	ldr	r3, [pc, #508]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ef4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ef6:	2380      	movs	r3, #128	@ 0x80
 8002ef8:	055b      	lsls	r3, r3, #21
 8002efa:	4013      	ands	r3, r2
 8002efc:	d110      	bne.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efe:	4b7c      	ldr	r3, [pc, #496]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f02:	4b7b      	ldr	r3, [pc, #492]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f04:	2180      	movs	r1, #128	@ 0x80
 8002f06:	0549      	lsls	r1, r1, #21
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f0c:	4b78      	ldr	r3, [pc, #480]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f10:	2380      	movs	r3, #128	@ 0x80
 8002f12:	055b      	lsls	r3, r3, #21
 8002f14:	4013      	ands	r3, r2
 8002f16:	60bb      	str	r3, [r7, #8]
 8002f18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f1a:	183b      	adds	r3, r7, r0
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f20:	4b74      	ldr	r3, [pc, #464]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	4b73      	ldr	r3, [pc, #460]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f26:	2180      	movs	r1, #128	@ 0x80
 8002f28:	0049      	lsls	r1, r1, #1
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f2e:	f7fe fa39 	bl	80013a4 <HAL_GetTick>
 8002f32:	0003      	movs	r3, r0
 8002f34:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f36:	e00b      	b.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f38:	f7fe fa34 	bl	80013a4 <HAL_GetTick>
 8002f3c:	0002      	movs	r2, r0
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d904      	bls.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002f46:	2313      	movs	r3, #19
 8002f48:	18fb      	adds	r3, r7, r3
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	701a      	strb	r2, [r3, #0]
        break;
 8002f4e:	e005      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f50:	4b68      	ldr	r3, [pc, #416]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	2380      	movs	r3, #128	@ 0x80
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	4013      	ands	r3, r2
 8002f5a:	d0ed      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002f5c:	2313      	movs	r3, #19
 8002f5e:	18fb      	adds	r3, r7, r3
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d154      	bne.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f66:	4b62      	ldr	r3, [pc, #392]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f6a:	23c0      	movs	r3, #192	@ 0xc0
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4013      	ands	r3, r2
 8002f70:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d019      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d014      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f82:	4b5b      	ldr	r3, [pc, #364]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f86:	4a5c      	ldr	r2, [pc, #368]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f8c:	4b58      	ldr	r3, [pc, #352]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f90:	4b57      	ldr	r3, [pc, #348]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f92:	2180      	movs	r1, #128	@ 0x80
 8002f94:	0249      	lsls	r1, r1, #9
 8002f96:	430a      	orrs	r2, r1
 8002f98:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f9a:	4b55      	ldr	r3, [pc, #340]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002f9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f9e:	4b54      	ldr	r3, [pc, #336]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fa0:	4956      	ldr	r1, [pc, #344]	@ (80030fc <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002fa2:	400a      	ands	r2, r1
 8002fa4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002fa6:	4b52      	ldr	r3, [pc, #328]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d016      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7fe f9f6 	bl	80013a4 <HAL_GetTick>
 8002fb8:	0003      	movs	r3, r0
 8002fba:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fbc:	e00c      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fbe:	f7fe f9f1 	bl	80013a4 <HAL_GetTick>
 8002fc2:	0002      	movs	r2, r0
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	4a4d      	ldr	r2, [pc, #308]	@ (8003100 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d904      	bls.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002fce:	2313      	movs	r3, #19
 8002fd0:	18fb      	adds	r3, r7, r3
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	701a      	strb	r2, [r3, #0]
            break;
 8002fd6:	e004      	b.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd8:	4b45      	ldr	r3, [pc, #276]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fdc:	2202      	movs	r2, #2
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d0ed      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002fe2:	2313      	movs	r3, #19
 8002fe4:	18fb      	adds	r3, r7, r3
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10a      	bne.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fec:	4b40      	ldr	r3, [pc, #256]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff0:	4a41      	ldr	r2, [pc, #260]	@ (80030f8 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	695a      	ldr	r2, [r3, #20]
 8002ffa:	4b3d      	ldr	r3, [pc, #244]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003000:	e00c      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003002:	2312      	movs	r3, #18
 8003004:	18fb      	adds	r3, r7, r3
 8003006:	2213      	movs	r2, #19
 8003008:	18ba      	adds	r2, r7, r2
 800300a:	7812      	ldrb	r2, [r2, #0]
 800300c:	701a      	strb	r2, [r3, #0]
 800300e:	e005      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003010:	2312      	movs	r3, #18
 8003012:	18fb      	adds	r3, r7, r3
 8003014:	2213      	movs	r2, #19
 8003016:	18ba      	adds	r2, r7, r2
 8003018:	7812      	ldrb	r2, [r2, #0]
 800301a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800301c:	2311      	movs	r3, #17
 800301e:	18fb      	adds	r3, r7, r3
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d105      	bne.n	8003032 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003026:	4b32      	ldr	r3, [pc, #200]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003028:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800302a:	4b31      	ldr	r3, [pc, #196]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800302c:	4935      	ldr	r1, [pc, #212]	@ (8003104 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800302e:	400a      	ands	r2, r1
 8003030:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2201      	movs	r2, #1
 8003038:	4013      	ands	r3, r2
 800303a:	d009      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800303c:	4b2c      	ldr	r3, [pc, #176]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800303e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003040:	2203      	movs	r2, #3
 8003042:	4393      	bics	r3, r2
 8003044:	0019      	movs	r1, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685a      	ldr	r2, [r3, #4]
 800304a:	4b29      	ldr	r3, [pc, #164]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800304c:	430a      	orrs	r2, r1
 800304e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2220      	movs	r2, #32
 8003056:	4013      	ands	r3, r2
 8003058:	d009      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800305a:	4b25      	ldr	r3, [pc, #148]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800305c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800305e:	4a2a      	ldr	r2, [pc, #168]	@ (8003108 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003060:	4013      	ands	r3, r2
 8003062:	0019      	movs	r1, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	4b21      	ldr	r3, [pc, #132]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800306a:	430a      	orrs	r2, r1
 800306c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	2380      	movs	r3, #128	@ 0x80
 8003074:	01db      	lsls	r3, r3, #7
 8003076:	4013      	ands	r3, r2
 8003078:	d015      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800307a:	4b1d      	ldr	r3, [pc, #116]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800307c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	0899      	lsrs	r1, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	4b1a      	ldr	r3, [pc, #104]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8003088:	430a      	orrs	r2, r1
 800308a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691a      	ldr	r2, [r3, #16]
 8003090:	2380      	movs	r3, #128	@ 0x80
 8003092:	05db      	lsls	r3, r3, #23
 8003094:	429a      	cmp	r2, r3
 8003096:	d106      	bne.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003098:	4b15      	ldr	r3, [pc, #84]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800309e:	2180      	movs	r1, #128	@ 0x80
 80030a0:	0249      	lsls	r1, r1, #9
 80030a2:	430a      	orrs	r2, r1
 80030a4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	2380      	movs	r3, #128	@ 0x80
 80030ac:	011b      	lsls	r3, r3, #4
 80030ae:	4013      	ands	r3, r2
 80030b0:	d016      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80030b2:	4b0f      	ldr	r3, [pc, #60]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030b6:	4a15      	ldr	r2, [pc, #84]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	0019      	movs	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	4b0b      	ldr	r3, [pc, #44]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030c2:	430a      	orrs	r2, r1
 80030c4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68da      	ldr	r2, [r3, #12]
 80030ca:	2380      	movs	r3, #128	@ 0x80
 80030cc:	01db      	lsls	r3, r3, #7
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d106      	bne.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80030d2:	4b07      	ldr	r3, [pc, #28]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030d4:	68da      	ldr	r2, [r3, #12]
 80030d6:	4b06      	ldr	r3, [pc, #24]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80030d8:	2180      	movs	r1, #128	@ 0x80
 80030da:	0249      	lsls	r1, r1, #9
 80030dc:	430a      	orrs	r2, r1
 80030de:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80030e0:	2312      	movs	r3, #18
 80030e2:	18fb      	adds	r3, r7, r3
 80030e4:	781b      	ldrb	r3, [r3, #0]
}
 80030e6:	0018      	movs	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b006      	add	sp, #24
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			@ (mov r8, r8)
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40007000 	.word	0x40007000
 80030f8:	fffffcff 	.word	0xfffffcff
 80030fc:	fffeffff 	.word	0xfffeffff
 8003100:	00001388 	.word	0x00001388
 8003104:	efffffff 	.word	0xefffffff
 8003108:	ffffcfff 	.word	0xffffcfff
 800310c:	ffff3fff 	.word	0xffff3fff

08003110 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e046      	b.n	80031b0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2288      	movs	r2, #136	@ 0x88
 8003126:	589b      	ldr	r3, [r3, r2]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d107      	bne.n	800313c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2284      	movs	r2, #132	@ 0x84
 8003130:	2100      	movs	r1, #0
 8003132:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	0018      	movs	r0, r3
 8003138:	f7fd ffa6 	bl	8001088 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2288      	movs	r2, #136	@ 0x88
 8003140:	2124      	movs	r1, #36	@ 0x24
 8003142:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2101      	movs	r1, #1
 8003150:	438a      	bics	r2, r1
 8003152:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	d003      	beq.n	8003164 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	0018      	movs	r0, r3
 8003160:	f000 fa3a 	bl	80035d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	0018      	movs	r0, r3
 8003168:	f000 f8cc 	bl	8003304 <UART_SetConfig>
 800316c:	0003      	movs	r3, r0
 800316e:	2b01      	cmp	r3, #1
 8003170:	d101      	bne.n	8003176 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e01c      	b.n	80031b0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	490d      	ldr	r1, [pc, #52]	@ (80031b8 <HAL_UART_Init+0xa8>)
 8003182:	400a      	ands	r2, r1
 8003184:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	212a      	movs	r1, #42	@ 0x2a
 8003192:	438a      	bics	r2, r1
 8003194:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2101      	movs	r1, #1
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	0018      	movs	r0, r3
 80031aa:	f000 fac9 	bl	8003740 <UART_CheckIdleState>
 80031ae:	0003      	movs	r3, r0
}
 80031b0:	0018      	movs	r0, r3
 80031b2:	46bd      	mov	sp, r7
 80031b4:	b002      	add	sp, #8
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	ffffb7ff 	.word	0xffffb7ff

080031bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b08a      	sub	sp, #40	@ 0x28
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	603b      	str	r3, [r7, #0]
 80031c8:	1dbb      	adds	r3, r7, #6
 80031ca:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2288      	movs	r2, #136	@ 0x88
 80031d0:	589b      	ldr	r3, [r3, r2]
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	d000      	beq.n	80031d8 <HAL_UART_Transmit+0x1c>
 80031d6:	e090      	b.n	80032fa <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_UART_Transmit+0x2a>
 80031de:	1dbb      	adds	r3, r7, #6
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d101      	bne.n	80031ea <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e088      	b.n	80032fc <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	2380      	movs	r3, #128	@ 0x80
 80031f0:	015b      	lsls	r3, r3, #5
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d109      	bne.n	800320a <HAL_UART_Transmit+0x4e>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d105      	bne.n	800320a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	2201      	movs	r2, #1
 8003202:	4013      	ands	r3, r2
 8003204:	d001      	beq.n	800320a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e078      	b.n	80032fc <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2290      	movs	r2, #144	@ 0x90
 800320e:	2100      	movs	r1, #0
 8003210:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2288      	movs	r2, #136	@ 0x88
 8003216:	2121      	movs	r1, #33	@ 0x21
 8003218:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800321a:	f7fe f8c3 	bl	80013a4 <HAL_GetTick>
 800321e:	0003      	movs	r3, r0
 8003220:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	1dba      	adds	r2, r7, #6
 8003226:	2154      	movs	r1, #84	@ 0x54
 8003228:	8812      	ldrh	r2, [r2, #0]
 800322a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	1dba      	adds	r2, r7, #6
 8003230:	2156      	movs	r1, #86	@ 0x56
 8003232:	8812      	ldrh	r2, [r2, #0]
 8003234:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	2380      	movs	r3, #128	@ 0x80
 800323c:	015b      	lsls	r3, r3, #5
 800323e:	429a      	cmp	r2, r3
 8003240:	d108      	bne.n	8003254 <HAL_UART_Transmit+0x98>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d104      	bne.n	8003254 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800324a:	2300      	movs	r3, #0
 800324c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	61bb      	str	r3, [r7, #24]
 8003252:	e003      	b.n	800325c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003258:	2300      	movs	r3, #0
 800325a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800325c:	e030      	b.n	80032c0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	0013      	movs	r3, r2
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	@ 0x80
 800326c:	f000 fb12 	bl	8003894 <UART_WaitOnFlagUntilTimeout>
 8003270:	1e03      	subs	r3, r0, #0
 8003272:	d005      	beq.n	8003280 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2288      	movs	r2, #136	@ 0x88
 8003278:	2120      	movs	r1, #32
 800327a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e03d      	b.n	80032fc <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10b      	bne.n	800329e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	001a      	movs	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	05d2      	lsls	r2, r2, #23
 8003292:	0dd2      	lsrs	r2, r2, #23
 8003294:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	3302      	adds	r3, #2
 800329a:	61bb      	str	r3, [r7, #24]
 800329c:	e007      	b.n	80032ae <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	3301      	adds	r3, #1
 80032ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2256      	movs	r2, #86	@ 0x56
 80032b2:	5a9b      	ldrh	r3, [r3, r2]
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	3b01      	subs	r3, #1
 80032b8:	b299      	uxth	r1, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2256      	movs	r2, #86	@ 0x56
 80032be:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2256      	movs	r2, #86	@ 0x56
 80032c4:	5a9b      	ldrh	r3, [r3, r2]
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1c8      	bne.n	800325e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	0013      	movs	r3, r2
 80032d6:	2200      	movs	r2, #0
 80032d8:	2140      	movs	r1, #64	@ 0x40
 80032da:	f000 fadb 	bl	8003894 <UART_WaitOnFlagUntilTimeout>
 80032de:	1e03      	subs	r3, r0, #0
 80032e0:	d005      	beq.n	80032ee <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2288      	movs	r2, #136	@ 0x88
 80032e6:	2120      	movs	r1, #32
 80032e8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80032ea:	2303      	movs	r3, #3
 80032ec:	e006      	b.n	80032fc <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2288      	movs	r2, #136	@ 0x88
 80032f2:	2120      	movs	r1, #32
 80032f4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80032f6:	2300      	movs	r3, #0
 80032f8:	e000      	b.n	80032fc <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80032fa:	2302      	movs	r3, #2
  }
}
 80032fc:	0018      	movs	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	b008      	add	sp, #32
 8003302:	bd80      	pop	{r7, pc}

08003304 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b088      	sub	sp, #32
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800330c:	231a      	movs	r3, #26
 800330e:	18fb      	adds	r3, r7, r3
 8003310:	2200      	movs	r2, #0
 8003312:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	431a      	orrs	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	69db      	ldr	r3, [r3, #28]
 8003328:	4313      	orrs	r3, r2
 800332a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4aa1      	ldr	r2, [pc, #644]	@ (80035b8 <UART_SetConfig+0x2b4>)
 8003334:	4013      	ands	r3, r2
 8003336:	0019      	movs	r1, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	69fa      	ldr	r2, [r7, #28]
 800333e:	430a      	orrs	r2, r1
 8003340:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a9c      	ldr	r2, [pc, #624]	@ (80035bc <UART_SetConfig+0x2b8>)
 800334a:	4013      	ands	r3, r2
 800334c:	0019      	movs	r1, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	69fa      	ldr	r2, [r7, #28]
 8003366:	4313      	orrs	r3, r2
 8003368:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	4a93      	ldr	r2, [pc, #588]	@ (80035c0 <UART_SetConfig+0x2bc>)
 8003372:	4013      	ands	r3, r2
 8003374:	0019      	movs	r1, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	69fa      	ldr	r2, [r7, #28]
 800337c:	430a      	orrs	r2, r1
 800337e:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003386:	220f      	movs	r2, #15
 8003388:	4393      	bics	r3, r2
 800338a:	0019      	movs	r1, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a89      	ldr	r2, [pc, #548]	@ (80035c4 <UART_SetConfig+0x2c0>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d127      	bne.n	80033f2 <UART_SetConfig+0xee>
 80033a2:	4b89      	ldr	r3, [pc, #548]	@ (80035c8 <UART_SetConfig+0x2c4>)
 80033a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a6:	2203      	movs	r2, #3
 80033a8:	4013      	ands	r3, r2
 80033aa:	2b03      	cmp	r3, #3
 80033ac:	d017      	beq.n	80033de <UART_SetConfig+0xda>
 80033ae:	d81b      	bhi.n	80033e8 <UART_SetConfig+0xe4>
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d00a      	beq.n	80033ca <UART_SetConfig+0xc6>
 80033b4:	d818      	bhi.n	80033e8 <UART_SetConfig+0xe4>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <UART_SetConfig+0xbc>
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d00a      	beq.n	80033d4 <UART_SetConfig+0xd0>
 80033be:	e013      	b.n	80033e8 <UART_SetConfig+0xe4>
 80033c0:	231b      	movs	r3, #27
 80033c2:	18fb      	adds	r3, r7, r3
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]
 80033c8:	e021      	b.n	800340e <UART_SetConfig+0x10a>
 80033ca:	231b      	movs	r3, #27
 80033cc:	18fb      	adds	r3, r7, r3
 80033ce:	2202      	movs	r2, #2
 80033d0:	701a      	strb	r2, [r3, #0]
 80033d2:	e01c      	b.n	800340e <UART_SetConfig+0x10a>
 80033d4:	231b      	movs	r3, #27
 80033d6:	18fb      	adds	r3, r7, r3
 80033d8:	2204      	movs	r2, #4
 80033da:	701a      	strb	r2, [r3, #0]
 80033dc:	e017      	b.n	800340e <UART_SetConfig+0x10a>
 80033de:	231b      	movs	r3, #27
 80033e0:	18fb      	adds	r3, r7, r3
 80033e2:	2208      	movs	r2, #8
 80033e4:	701a      	strb	r2, [r3, #0]
 80033e6:	e012      	b.n	800340e <UART_SetConfig+0x10a>
 80033e8:	231b      	movs	r3, #27
 80033ea:	18fb      	adds	r3, r7, r3
 80033ec:	2210      	movs	r2, #16
 80033ee:	701a      	strb	r2, [r3, #0]
 80033f0:	e00d      	b.n	800340e <UART_SetConfig+0x10a>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a75      	ldr	r2, [pc, #468]	@ (80035cc <UART_SetConfig+0x2c8>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d104      	bne.n	8003406 <UART_SetConfig+0x102>
 80033fc:	231b      	movs	r3, #27
 80033fe:	18fb      	adds	r3, r7, r3
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
 8003404:	e003      	b.n	800340e <UART_SetConfig+0x10a>
 8003406:	231b      	movs	r3, #27
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	2210      	movs	r2, #16
 800340c:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	69da      	ldr	r2, [r3, #28]
 8003412:	2380      	movs	r3, #128	@ 0x80
 8003414:	021b      	lsls	r3, r3, #8
 8003416:	429a      	cmp	r2, r3
 8003418:	d000      	beq.n	800341c <UART_SetConfig+0x118>
 800341a:	e065      	b.n	80034e8 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 800341c:	231b      	movs	r3, #27
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b08      	cmp	r3, #8
 8003424:	d015      	beq.n	8003452 <UART_SetConfig+0x14e>
 8003426:	dc18      	bgt.n	800345a <UART_SetConfig+0x156>
 8003428:	2b04      	cmp	r3, #4
 800342a:	d00d      	beq.n	8003448 <UART_SetConfig+0x144>
 800342c:	dc15      	bgt.n	800345a <UART_SetConfig+0x156>
 800342e:	2b00      	cmp	r3, #0
 8003430:	d002      	beq.n	8003438 <UART_SetConfig+0x134>
 8003432:	2b02      	cmp	r3, #2
 8003434:	d005      	beq.n	8003442 <UART_SetConfig+0x13e>
 8003436:	e010      	b.n	800345a <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003438:	f7ff fd2e 	bl	8002e98 <HAL_RCC_GetPCLK1Freq>
 800343c:	0003      	movs	r3, r0
 800343e:	617b      	str	r3, [r7, #20]
        break;
 8003440:	e012      	b.n	8003468 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003442:	4b63      	ldr	r3, [pc, #396]	@ (80035d0 <UART_SetConfig+0x2cc>)
 8003444:	617b      	str	r3, [r7, #20]
        break;
 8003446:	e00f      	b.n	8003468 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003448:	f7ff fc9a 	bl	8002d80 <HAL_RCC_GetSysClockFreq>
 800344c:	0003      	movs	r3, r0
 800344e:	617b      	str	r3, [r7, #20]
        break;
 8003450:	e00a      	b.n	8003468 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003452:	2380      	movs	r3, #128	@ 0x80
 8003454:	021b      	lsls	r3, r3, #8
 8003456:	617b      	str	r3, [r7, #20]
        break;
 8003458:	e006      	b.n	8003468 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 800345a:	2300      	movs	r3, #0
 800345c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800345e:	231a      	movs	r3, #26
 8003460:	18fb      	adds	r3, r7, r3
 8003462:	2201      	movs	r2, #1
 8003464:	701a      	strb	r2, [r3, #0]
        break;
 8003466:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d100      	bne.n	8003470 <UART_SetConfig+0x16c>
 800346e:	e08d      	b.n	800358c <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003474:	4b57      	ldr	r3, [pc, #348]	@ (80035d4 <UART_SetConfig+0x2d0>)
 8003476:	0052      	lsls	r2, r2, #1
 8003478:	5ad3      	ldrh	r3, [r2, r3]
 800347a:	0019      	movs	r1, r3
 800347c:	6978      	ldr	r0, [r7, #20]
 800347e:	f7fc fe49 	bl	8000114 <__udivsi3>
 8003482:	0003      	movs	r3, r0
 8003484:	005a      	lsls	r2, r3, #1
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	085b      	lsrs	r3, r3, #1
 800348c:	18d2      	adds	r2, r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	0019      	movs	r1, r3
 8003494:	0010      	movs	r0, r2
 8003496:	f7fc fe3d 	bl	8000114 <__udivsi3>
 800349a:	0003      	movs	r3, r0
 800349c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	2b0f      	cmp	r3, #15
 80034a2:	d91c      	bls.n	80034de <UART_SetConfig+0x1da>
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	2380      	movs	r3, #128	@ 0x80
 80034a8:	025b      	lsls	r3, r3, #9
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d217      	bcs.n	80034de <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	200e      	movs	r0, #14
 80034b4:	183b      	adds	r3, r7, r0
 80034b6:	210f      	movs	r1, #15
 80034b8:	438a      	bics	r2, r1
 80034ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	085b      	lsrs	r3, r3, #1
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	2207      	movs	r2, #7
 80034c4:	4013      	ands	r3, r2
 80034c6:	b299      	uxth	r1, r3
 80034c8:	183b      	adds	r3, r7, r0
 80034ca:	183a      	adds	r2, r7, r0
 80034cc:	8812      	ldrh	r2, [r2, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	183a      	adds	r2, r7, r0
 80034d8:	8812      	ldrh	r2, [r2, #0]
 80034da:	60da      	str	r2, [r3, #12]
 80034dc:	e056      	b.n	800358c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 80034de:	231a      	movs	r3, #26
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	2201      	movs	r2, #1
 80034e4:	701a      	strb	r2, [r3, #0]
 80034e6:	e051      	b.n	800358c <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034e8:	231b      	movs	r3, #27
 80034ea:	18fb      	adds	r3, r7, r3
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2b08      	cmp	r3, #8
 80034f0:	d015      	beq.n	800351e <UART_SetConfig+0x21a>
 80034f2:	dc18      	bgt.n	8003526 <UART_SetConfig+0x222>
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d00d      	beq.n	8003514 <UART_SetConfig+0x210>
 80034f8:	dc15      	bgt.n	8003526 <UART_SetConfig+0x222>
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d002      	beq.n	8003504 <UART_SetConfig+0x200>
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d005      	beq.n	800350e <UART_SetConfig+0x20a>
 8003502:	e010      	b.n	8003526 <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003504:	f7ff fcc8 	bl	8002e98 <HAL_RCC_GetPCLK1Freq>
 8003508:	0003      	movs	r3, r0
 800350a:	617b      	str	r3, [r7, #20]
        break;
 800350c:	e012      	b.n	8003534 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800350e:	4b30      	ldr	r3, [pc, #192]	@ (80035d0 <UART_SetConfig+0x2cc>)
 8003510:	617b      	str	r3, [r7, #20]
        break;
 8003512:	e00f      	b.n	8003534 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003514:	f7ff fc34 	bl	8002d80 <HAL_RCC_GetSysClockFreq>
 8003518:	0003      	movs	r3, r0
 800351a:	617b      	str	r3, [r7, #20]
        break;
 800351c:	e00a      	b.n	8003534 <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800351e:	2380      	movs	r3, #128	@ 0x80
 8003520:	021b      	lsls	r3, r3, #8
 8003522:	617b      	str	r3, [r7, #20]
        break;
 8003524:	e006      	b.n	8003534 <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 8003526:	2300      	movs	r3, #0
 8003528:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800352a:	231a      	movs	r3, #26
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
        break;
 8003532:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d028      	beq.n	800358c <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800353e:	4b25      	ldr	r3, [pc, #148]	@ (80035d4 <UART_SetConfig+0x2d0>)
 8003540:	0052      	lsls	r2, r2, #1
 8003542:	5ad3      	ldrh	r3, [r2, r3]
 8003544:	0019      	movs	r1, r3
 8003546:	6978      	ldr	r0, [r7, #20]
 8003548:	f7fc fde4 	bl	8000114 <__udivsi3>
 800354c:	0003      	movs	r3, r0
 800354e:	001a      	movs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	085b      	lsrs	r3, r3, #1
 8003556:	18d2      	adds	r2, r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	0019      	movs	r1, r3
 800355e:	0010      	movs	r0, r2
 8003560:	f7fc fdd8 	bl	8000114 <__udivsi3>
 8003564:	0003      	movs	r3, r0
 8003566:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	2b0f      	cmp	r3, #15
 800356c:	d90a      	bls.n	8003584 <UART_SetConfig+0x280>
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	2380      	movs	r3, #128	@ 0x80
 8003572:	025b      	lsls	r3, r3, #9
 8003574:	429a      	cmp	r2, r3
 8003576:	d205      	bcs.n	8003584 <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	b29a      	uxth	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	e003      	b.n	800358c <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8003584:	231a      	movs	r3, #26
 8003586:	18fb      	adds	r3, r7, r3
 8003588:	2201      	movs	r2, #1
 800358a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	226a      	movs	r2, #106	@ 0x6a
 8003590:	2101      	movs	r1, #1
 8003592:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2268      	movs	r2, #104	@ 0x68
 8003598:	2101      	movs	r1, #1
 800359a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80035a8:	231a      	movs	r3, #26
 80035aa:	18fb      	adds	r3, r7, r3
 80035ac:	781b      	ldrb	r3, [r3, #0]
}
 80035ae:	0018      	movs	r0, r3
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b008      	add	sp, #32
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	46c0      	nop			@ (mov r8, r8)
 80035b8:	cfff69f3 	.word	0xcfff69f3
 80035bc:	ffffcfff 	.word	0xffffcfff
 80035c0:	11fff4ff 	.word	0x11fff4ff
 80035c4:	40013800 	.word	0x40013800
 80035c8:	40021000 	.word	0x40021000
 80035cc:	40004400 	.word	0x40004400
 80035d0:	00f42400 	.word	0x00f42400
 80035d4:	08004cb8 	.word	0x08004cb8

080035d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e4:	2208      	movs	r2, #8
 80035e6:	4013      	ands	r3, r2
 80035e8:	d00b      	beq.n	8003602 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	4a4a      	ldr	r2, [pc, #296]	@ (800371c <UART_AdvFeatureConfig+0x144>)
 80035f2:	4013      	ands	r3, r2
 80035f4:	0019      	movs	r1, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003606:	2201      	movs	r2, #1
 8003608:	4013      	ands	r3, r2
 800360a:	d00b      	beq.n	8003624 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4a43      	ldr	r2, [pc, #268]	@ (8003720 <UART_AdvFeatureConfig+0x148>)
 8003614:	4013      	ands	r3, r2
 8003616:	0019      	movs	r1, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003628:	2202      	movs	r2, #2
 800362a:	4013      	ands	r3, r2
 800362c:	d00b      	beq.n	8003646 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	4a3b      	ldr	r2, [pc, #236]	@ (8003724 <UART_AdvFeatureConfig+0x14c>)
 8003636:	4013      	ands	r3, r2
 8003638:	0019      	movs	r1, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364a:	2204      	movs	r2, #4
 800364c:	4013      	ands	r3, r2
 800364e:	d00b      	beq.n	8003668 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	4a34      	ldr	r2, [pc, #208]	@ (8003728 <UART_AdvFeatureConfig+0x150>)
 8003658:	4013      	ands	r3, r2
 800365a:	0019      	movs	r1, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366c:	2210      	movs	r2, #16
 800366e:	4013      	ands	r3, r2
 8003670:	d00b      	beq.n	800368a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	4a2c      	ldr	r2, [pc, #176]	@ (800372c <UART_AdvFeatureConfig+0x154>)
 800367a:	4013      	ands	r3, r2
 800367c:	0019      	movs	r1, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800368e:	2220      	movs	r2, #32
 8003690:	4013      	ands	r3, r2
 8003692:	d00b      	beq.n	80036ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	4a25      	ldr	r2, [pc, #148]	@ (8003730 <UART_AdvFeatureConfig+0x158>)
 800369c:	4013      	ands	r3, r2
 800369e:	0019      	movs	r1, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b0:	2240      	movs	r2, #64	@ 0x40
 80036b2:	4013      	ands	r3, r2
 80036b4:	d01d      	beq.n	80036f2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003734 <UART_AdvFeatureConfig+0x15c>)
 80036be:	4013      	ands	r3, r2
 80036c0:	0019      	movs	r1, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036d2:	2380      	movs	r3, #128	@ 0x80
 80036d4:	035b      	lsls	r3, r3, #13
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d10b      	bne.n	80036f2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	4a15      	ldr	r2, [pc, #84]	@ (8003738 <UART_AdvFeatureConfig+0x160>)
 80036e2:	4013      	ands	r3, r2
 80036e4:	0019      	movs	r1, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	430a      	orrs	r2, r1
 80036f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f6:	2280      	movs	r2, #128	@ 0x80
 80036f8:	4013      	ands	r3, r2
 80036fa:	d00b      	beq.n	8003714 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	4a0e      	ldr	r2, [pc, #56]	@ (800373c <UART_AdvFeatureConfig+0x164>)
 8003704:	4013      	ands	r3, r2
 8003706:	0019      	movs	r1, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	430a      	orrs	r2, r1
 8003712:	605a      	str	r2, [r3, #4]
  }
}
 8003714:	46c0      	nop			@ (mov r8, r8)
 8003716:	46bd      	mov	sp, r7
 8003718:	b002      	add	sp, #8
 800371a:	bd80      	pop	{r7, pc}
 800371c:	ffff7fff 	.word	0xffff7fff
 8003720:	fffdffff 	.word	0xfffdffff
 8003724:	fffeffff 	.word	0xfffeffff
 8003728:	fffbffff 	.word	0xfffbffff
 800372c:	ffffefff 	.word	0xffffefff
 8003730:	ffffdfff 	.word	0xffffdfff
 8003734:	ffefffff 	.word	0xffefffff
 8003738:	ff9fffff 	.word	0xff9fffff
 800373c:	fff7ffff 	.word	0xfff7ffff

08003740 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b092      	sub	sp, #72	@ 0x48
 8003744:	af02      	add	r7, sp, #8
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2290      	movs	r2, #144	@ 0x90
 800374c:	2100      	movs	r1, #0
 800374e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003750:	f7fd fe28 	bl	80013a4 <HAL_GetTick>
 8003754:	0003      	movs	r3, r0
 8003756:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2208      	movs	r2, #8
 8003760:	4013      	ands	r3, r2
 8003762:	2b08      	cmp	r3, #8
 8003764:	d12d      	bne.n	80037c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003768:	2280      	movs	r2, #128	@ 0x80
 800376a:	0391      	lsls	r1, r2, #14
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	4a47      	ldr	r2, [pc, #284]	@ (800388c <UART_CheckIdleState+0x14c>)
 8003770:	9200      	str	r2, [sp, #0]
 8003772:	2200      	movs	r2, #0
 8003774:	f000 f88e 	bl	8003894 <UART_WaitOnFlagUntilTimeout>
 8003778:	1e03      	subs	r3, r0, #0
 800377a:	d022      	beq.n	80037c2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800377c:	f3ef 8310 	mrs	r3, PRIMASK
 8003780:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003784:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003786:	2301      	movs	r3, #1
 8003788:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800378a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378c:	f383 8810 	msr	PRIMASK, r3
}
 8003790:	46c0      	nop			@ (mov r8, r8)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2180      	movs	r1, #128	@ 0x80
 800379e:	438a      	bics	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]
 80037a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037a8:	f383 8810 	msr	PRIMASK, r3
}
 80037ac:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2288      	movs	r2, #136	@ 0x88
 80037b2:	2120      	movs	r1, #32
 80037b4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2284      	movs	r2, #132	@ 0x84
 80037ba:	2100      	movs	r1, #0
 80037bc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e060      	b.n	8003884 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2204      	movs	r2, #4
 80037ca:	4013      	ands	r3, r2
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d146      	bne.n	800385e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d2:	2280      	movs	r2, #128	@ 0x80
 80037d4:	03d1      	lsls	r1, r2, #15
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	4a2c      	ldr	r2, [pc, #176]	@ (800388c <UART_CheckIdleState+0x14c>)
 80037da:	9200      	str	r2, [sp, #0]
 80037dc:	2200      	movs	r2, #0
 80037de:	f000 f859 	bl	8003894 <UART_WaitOnFlagUntilTimeout>
 80037e2:	1e03      	subs	r3, r0, #0
 80037e4:	d03b      	beq.n	800385e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037e6:	f3ef 8310 	mrs	r3, PRIMASK
 80037ea:	60fb      	str	r3, [r7, #12]
  return(result);
 80037ec:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80037f0:	2301      	movs	r3, #1
 80037f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	f383 8810 	msr	PRIMASK, r3
}
 80037fa:	46c0      	nop			@ (mov r8, r8)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4922      	ldr	r1, [pc, #136]	@ (8003890 <UART_CheckIdleState+0x150>)
 8003808:	400a      	ands	r2, r1
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	f383 8810 	msr	PRIMASK, r3
}
 8003816:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003818:	f3ef 8310 	mrs	r3, PRIMASK
 800381c:	61bb      	str	r3, [r7, #24]
  return(result);
 800381e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003820:	633b      	str	r3, [r7, #48]	@ 0x30
 8003822:	2301      	movs	r3, #1
 8003824:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	f383 8810 	msr	PRIMASK, r3
}
 800382c:	46c0      	nop			@ (mov r8, r8)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2101      	movs	r1, #1
 800383a:	438a      	bics	r2, r1
 800383c:	609a      	str	r2, [r3, #8]
 800383e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003840:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003842:	6a3b      	ldr	r3, [r7, #32]
 8003844:	f383 8810 	msr	PRIMASK, r3
}
 8003848:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	228c      	movs	r2, #140	@ 0x8c
 800384e:	2120      	movs	r1, #32
 8003850:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2284      	movs	r2, #132	@ 0x84
 8003856:	2100      	movs	r1, #0
 8003858:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e012      	b.n	8003884 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2288      	movs	r2, #136	@ 0x88
 8003862:	2120      	movs	r1, #32
 8003864:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	228c      	movs	r2, #140	@ 0x8c
 800386a:	2120      	movs	r1, #32
 800386c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2284      	movs	r2, #132	@ 0x84
 800387e:	2100      	movs	r1, #0
 8003880:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	0018      	movs	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	b010      	add	sp, #64	@ 0x40
 800388a:	bd80      	pop	{r7, pc}
 800388c:	01ffffff 	.word	0x01ffffff
 8003890:	fffffedf 	.word	0xfffffedf

08003894 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	603b      	str	r3, [r7, #0]
 80038a0:	1dfb      	adds	r3, r7, #7
 80038a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038a4:	e051      	b.n	800394a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	3301      	adds	r3, #1
 80038aa:	d04e      	beq.n	800394a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ac:	f7fd fd7a 	bl	80013a4 <HAL_GetTick>
 80038b0:	0002      	movs	r2, r0
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	69ba      	ldr	r2, [r7, #24]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d302      	bcc.n	80038c2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e051      	b.n	800396a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2204      	movs	r2, #4
 80038ce:	4013      	ands	r3, r2
 80038d0:	d03b      	beq.n	800394a <UART_WaitOnFlagUntilTimeout+0xb6>
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	2b80      	cmp	r3, #128	@ 0x80
 80038d6:	d038      	beq.n	800394a <UART_WaitOnFlagUntilTimeout+0xb6>
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b40      	cmp	r3, #64	@ 0x40
 80038dc:	d035      	beq.n	800394a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	2208      	movs	r2, #8
 80038e6:	4013      	ands	r3, r2
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d111      	bne.n	8003910 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2208      	movs	r2, #8
 80038f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	0018      	movs	r0, r3
 80038f8:	f000 f83c 	bl	8003974 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2290      	movs	r2, #144	@ 0x90
 8003900:	2108      	movs	r1, #8
 8003902:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2284      	movs	r2, #132	@ 0x84
 8003908:	2100      	movs	r1, #0
 800390a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e02c      	b.n	800396a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	69da      	ldr	r2, [r3, #28]
 8003916:	2380      	movs	r3, #128	@ 0x80
 8003918:	011b      	lsls	r3, r3, #4
 800391a:	401a      	ands	r2, r3
 800391c:	2380      	movs	r3, #128	@ 0x80
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	429a      	cmp	r2, r3
 8003922:	d112      	bne.n	800394a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2280      	movs	r2, #128	@ 0x80
 800392a:	0112      	lsls	r2, r2, #4
 800392c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	0018      	movs	r0, r3
 8003932:	f000 f81f 	bl	8003974 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2290      	movs	r2, #144	@ 0x90
 800393a:	2120      	movs	r1, #32
 800393c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2284      	movs	r2, #132	@ 0x84
 8003942:	2100      	movs	r1, #0
 8003944:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e00f      	b.n	800396a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	4013      	ands	r3, r2
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	425a      	negs	r2, r3
 800395a:	4153      	adcs	r3, r2
 800395c:	b2db      	uxtb	r3, r3
 800395e:	001a      	movs	r2, r3
 8003960:	1dfb      	adds	r3, r7, #7
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d09e      	beq.n	80038a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	0018      	movs	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	b004      	add	sp, #16
 8003970:	bd80      	pop	{r7, pc}
	...

08003974 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b08e      	sub	sp, #56	@ 0x38
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800397c:	f3ef 8310 	mrs	r3, PRIMASK
 8003980:	617b      	str	r3, [r7, #20]
  return(result);
 8003982:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003984:	637b      	str	r3, [r7, #52]	@ 0x34
 8003986:	2301      	movs	r3, #1
 8003988:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	69bb      	ldr	r3, [r7, #24]
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			@ (mov r8, r8)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4926      	ldr	r1, [pc, #152]	@ (8003a38 <UART_EndRxTransfer+0xc4>)
 800399e:	400a      	ands	r2, r1
 80039a0:	601a      	str	r2, [r3, #0]
 80039a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	f383 8810 	msr	PRIMASK, r3
}
 80039ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039ae:	f3ef 8310 	mrs	r3, PRIMASK
 80039b2:	623b      	str	r3, [r7, #32]
  return(result);
 80039b4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80039b8:	2301      	movs	r3, #1
 80039ba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	f383 8810 	msr	PRIMASK, r3
}
 80039c2:	46c0      	nop			@ (mov r8, r8)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689a      	ldr	r2, [r3, #8]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	491b      	ldr	r1, [pc, #108]	@ (8003a3c <UART_EndRxTransfer+0xc8>)
 80039d0:	400a      	ands	r2, r1
 80039d2:	609a      	str	r2, [r3, #8]
 80039d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039da:	f383 8810 	msr	PRIMASK, r3
}
 80039de:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d118      	bne.n	8003a1a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e8:	f3ef 8310 	mrs	r3, PRIMASK
 80039ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80039ee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039f2:	2301      	movs	r3, #1
 80039f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f383 8810 	msr	PRIMASK, r3
}
 80039fc:	46c0      	nop			@ (mov r8, r8)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2110      	movs	r1, #16
 8003a0a:	438a      	bics	r2, r1
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	f383 8810 	msr	PRIMASK, r3
}
 8003a18:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	228c      	movs	r2, #140	@ 0x8c
 8003a1e:	2120      	movs	r1, #32
 8003a20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003a2e:	46c0      	nop			@ (mov r8, r8)
 8003a30:	46bd      	mov	sp, r7
 8003a32:	b00e      	add	sp, #56	@ 0x38
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	fffffedf 	.word	0xfffffedf
 8003a3c:	effffffe 	.word	0xeffffffe

08003a40 <std>:
 8003a40:	2300      	movs	r3, #0
 8003a42:	b510      	push	{r4, lr}
 8003a44:	0004      	movs	r4, r0
 8003a46:	6003      	str	r3, [r0, #0]
 8003a48:	6043      	str	r3, [r0, #4]
 8003a4a:	6083      	str	r3, [r0, #8]
 8003a4c:	8181      	strh	r1, [r0, #12]
 8003a4e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a50:	81c2      	strh	r2, [r0, #14]
 8003a52:	6103      	str	r3, [r0, #16]
 8003a54:	6143      	str	r3, [r0, #20]
 8003a56:	6183      	str	r3, [r0, #24]
 8003a58:	0019      	movs	r1, r3
 8003a5a:	2208      	movs	r2, #8
 8003a5c:	305c      	adds	r0, #92	@ 0x5c
 8003a5e:	f000 fa0f 	bl	8003e80 <memset>
 8003a62:	4b0b      	ldr	r3, [pc, #44]	@ (8003a90 <std+0x50>)
 8003a64:	6224      	str	r4, [r4, #32]
 8003a66:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a68:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <std+0x54>)
 8003a6a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a98 <std+0x58>)
 8003a6e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a70:	4b0a      	ldr	r3, [pc, #40]	@ (8003a9c <std+0x5c>)
 8003a72:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a74:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <std+0x60>)
 8003a76:	429c      	cmp	r4, r3
 8003a78:	d005      	beq.n	8003a86 <std+0x46>
 8003a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa4 <std+0x64>)
 8003a7c:	429c      	cmp	r4, r3
 8003a7e:	d002      	beq.n	8003a86 <std+0x46>
 8003a80:	4b09      	ldr	r3, [pc, #36]	@ (8003aa8 <std+0x68>)
 8003a82:	429c      	cmp	r4, r3
 8003a84:	d103      	bne.n	8003a8e <std+0x4e>
 8003a86:	0020      	movs	r0, r4
 8003a88:	3058      	adds	r0, #88	@ 0x58
 8003a8a:	f000 fa79 	bl	8003f80 <__retarget_lock_init_recursive>
 8003a8e:	bd10      	pop	{r4, pc}
 8003a90:	08003ca9 	.word	0x08003ca9
 8003a94:	08003cd1 	.word	0x08003cd1
 8003a98:	08003d09 	.word	0x08003d09
 8003a9c:	08003d35 	.word	0x08003d35
 8003aa0:	20000184 	.word	0x20000184
 8003aa4:	200001ec 	.word	0x200001ec
 8003aa8:	20000254 	.word	0x20000254

08003aac <stdio_exit_handler>:
 8003aac:	b510      	push	{r4, lr}
 8003aae:	4a03      	ldr	r2, [pc, #12]	@ (8003abc <stdio_exit_handler+0x10>)
 8003ab0:	4903      	ldr	r1, [pc, #12]	@ (8003ac0 <stdio_exit_handler+0x14>)
 8003ab2:	4804      	ldr	r0, [pc, #16]	@ (8003ac4 <stdio_exit_handler+0x18>)
 8003ab4:	f000 f86c 	bl	8003b90 <_fwalk_sglue>
 8003ab8:	bd10      	pop	{r4, pc}
 8003aba:	46c0      	nop			@ (mov r8, r8)
 8003abc:	2000000c 	.word	0x2000000c
 8003ac0:	08004821 	.word	0x08004821
 8003ac4:	2000001c 	.word	0x2000001c

08003ac8 <cleanup_stdio>:
 8003ac8:	6841      	ldr	r1, [r0, #4]
 8003aca:	4b0b      	ldr	r3, [pc, #44]	@ (8003af8 <cleanup_stdio+0x30>)
 8003acc:	b510      	push	{r4, lr}
 8003ace:	0004      	movs	r4, r0
 8003ad0:	4299      	cmp	r1, r3
 8003ad2:	d001      	beq.n	8003ad8 <cleanup_stdio+0x10>
 8003ad4:	f000 fea4 	bl	8004820 <_fflush_r>
 8003ad8:	68a1      	ldr	r1, [r4, #8]
 8003ada:	4b08      	ldr	r3, [pc, #32]	@ (8003afc <cleanup_stdio+0x34>)
 8003adc:	4299      	cmp	r1, r3
 8003ade:	d002      	beq.n	8003ae6 <cleanup_stdio+0x1e>
 8003ae0:	0020      	movs	r0, r4
 8003ae2:	f000 fe9d 	bl	8004820 <_fflush_r>
 8003ae6:	68e1      	ldr	r1, [r4, #12]
 8003ae8:	4b05      	ldr	r3, [pc, #20]	@ (8003b00 <cleanup_stdio+0x38>)
 8003aea:	4299      	cmp	r1, r3
 8003aec:	d002      	beq.n	8003af4 <cleanup_stdio+0x2c>
 8003aee:	0020      	movs	r0, r4
 8003af0:	f000 fe96 	bl	8004820 <_fflush_r>
 8003af4:	bd10      	pop	{r4, pc}
 8003af6:	46c0      	nop			@ (mov r8, r8)
 8003af8:	20000184 	.word	0x20000184
 8003afc:	200001ec 	.word	0x200001ec
 8003b00:	20000254 	.word	0x20000254

08003b04 <global_stdio_init.part.0>:
 8003b04:	b510      	push	{r4, lr}
 8003b06:	4b09      	ldr	r3, [pc, #36]	@ (8003b2c <global_stdio_init.part.0+0x28>)
 8003b08:	4a09      	ldr	r2, [pc, #36]	@ (8003b30 <global_stdio_init.part.0+0x2c>)
 8003b0a:	2104      	movs	r1, #4
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	4809      	ldr	r0, [pc, #36]	@ (8003b34 <global_stdio_init.part.0+0x30>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	f7ff ff95 	bl	8003a40 <std>
 8003b16:	2201      	movs	r2, #1
 8003b18:	2109      	movs	r1, #9
 8003b1a:	4807      	ldr	r0, [pc, #28]	@ (8003b38 <global_stdio_init.part.0+0x34>)
 8003b1c:	f7ff ff90 	bl	8003a40 <std>
 8003b20:	2202      	movs	r2, #2
 8003b22:	2112      	movs	r1, #18
 8003b24:	4805      	ldr	r0, [pc, #20]	@ (8003b3c <global_stdio_init.part.0+0x38>)
 8003b26:	f7ff ff8b 	bl	8003a40 <std>
 8003b2a:	bd10      	pop	{r4, pc}
 8003b2c:	200002bc 	.word	0x200002bc
 8003b30:	08003aad 	.word	0x08003aad
 8003b34:	20000184 	.word	0x20000184
 8003b38:	200001ec 	.word	0x200001ec
 8003b3c:	20000254 	.word	0x20000254

08003b40 <__sfp_lock_acquire>:
 8003b40:	b510      	push	{r4, lr}
 8003b42:	4802      	ldr	r0, [pc, #8]	@ (8003b4c <__sfp_lock_acquire+0xc>)
 8003b44:	f000 fa1d 	bl	8003f82 <__retarget_lock_acquire_recursive>
 8003b48:	bd10      	pop	{r4, pc}
 8003b4a:	46c0      	nop			@ (mov r8, r8)
 8003b4c:	200002c5 	.word	0x200002c5

08003b50 <__sfp_lock_release>:
 8003b50:	b510      	push	{r4, lr}
 8003b52:	4802      	ldr	r0, [pc, #8]	@ (8003b5c <__sfp_lock_release+0xc>)
 8003b54:	f000 fa16 	bl	8003f84 <__retarget_lock_release_recursive>
 8003b58:	bd10      	pop	{r4, pc}
 8003b5a:	46c0      	nop			@ (mov r8, r8)
 8003b5c:	200002c5 	.word	0x200002c5

08003b60 <__sinit>:
 8003b60:	b510      	push	{r4, lr}
 8003b62:	0004      	movs	r4, r0
 8003b64:	f7ff ffec 	bl	8003b40 <__sfp_lock_acquire>
 8003b68:	6a23      	ldr	r3, [r4, #32]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d002      	beq.n	8003b74 <__sinit+0x14>
 8003b6e:	f7ff ffef 	bl	8003b50 <__sfp_lock_release>
 8003b72:	bd10      	pop	{r4, pc}
 8003b74:	4b04      	ldr	r3, [pc, #16]	@ (8003b88 <__sinit+0x28>)
 8003b76:	6223      	str	r3, [r4, #32]
 8003b78:	4b04      	ldr	r3, [pc, #16]	@ (8003b8c <__sinit+0x2c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1f6      	bne.n	8003b6e <__sinit+0xe>
 8003b80:	f7ff ffc0 	bl	8003b04 <global_stdio_init.part.0>
 8003b84:	e7f3      	b.n	8003b6e <__sinit+0xe>
 8003b86:	46c0      	nop			@ (mov r8, r8)
 8003b88:	08003ac9 	.word	0x08003ac9
 8003b8c:	200002bc 	.word	0x200002bc

08003b90 <_fwalk_sglue>:
 8003b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b92:	0014      	movs	r4, r2
 8003b94:	2600      	movs	r6, #0
 8003b96:	9000      	str	r0, [sp, #0]
 8003b98:	9101      	str	r1, [sp, #4]
 8003b9a:	68a5      	ldr	r5, [r4, #8]
 8003b9c:	6867      	ldr	r7, [r4, #4]
 8003b9e:	3f01      	subs	r7, #1
 8003ba0:	d504      	bpl.n	8003bac <_fwalk_sglue+0x1c>
 8003ba2:	6824      	ldr	r4, [r4, #0]
 8003ba4:	2c00      	cmp	r4, #0
 8003ba6:	d1f8      	bne.n	8003b9a <_fwalk_sglue+0xa>
 8003ba8:	0030      	movs	r0, r6
 8003baa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003bac:	89ab      	ldrh	r3, [r5, #12]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d908      	bls.n	8003bc4 <_fwalk_sglue+0x34>
 8003bb2:	220e      	movs	r2, #14
 8003bb4:	5eab      	ldrsh	r3, [r5, r2]
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	d004      	beq.n	8003bc4 <_fwalk_sglue+0x34>
 8003bba:	0029      	movs	r1, r5
 8003bbc:	9800      	ldr	r0, [sp, #0]
 8003bbe:	9b01      	ldr	r3, [sp, #4]
 8003bc0:	4798      	blx	r3
 8003bc2:	4306      	orrs	r6, r0
 8003bc4:	3568      	adds	r5, #104	@ 0x68
 8003bc6:	e7ea      	b.n	8003b9e <_fwalk_sglue+0xe>

08003bc8 <iprintf>:
 8003bc8:	b40f      	push	{r0, r1, r2, r3}
 8003bca:	b507      	push	{r0, r1, r2, lr}
 8003bcc:	4905      	ldr	r1, [pc, #20]	@ (8003be4 <iprintf+0x1c>)
 8003bce:	ab04      	add	r3, sp, #16
 8003bd0:	6808      	ldr	r0, [r1, #0]
 8003bd2:	cb04      	ldmia	r3!, {r2}
 8003bd4:	6881      	ldr	r1, [r0, #8]
 8003bd6:	9301      	str	r3, [sp, #4]
 8003bd8:	f000 fb02 	bl	80041e0 <_vfiprintf_r>
 8003bdc:	b003      	add	sp, #12
 8003bde:	bc08      	pop	{r3}
 8003be0:	b004      	add	sp, #16
 8003be2:	4718      	bx	r3
 8003be4:	20000018 	.word	0x20000018

08003be8 <_puts_r>:
 8003be8:	6a03      	ldr	r3, [r0, #32]
 8003bea:	b570      	push	{r4, r5, r6, lr}
 8003bec:	0005      	movs	r5, r0
 8003bee:	000e      	movs	r6, r1
 8003bf0:	6884      	ldr	r4, [r0, #8]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <_puts_r+0x12>
 8003bf6:	f7ff ffb3 	bl	8003b60 <__sinit>
 8003bfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bfc:	07db      	lsls	r3, r3, #31
 8003bfe:	d405      	bmi.n	8003c0c <_puts_r+0x24>
 8003c00:	89a3      	ldrh	r3, [r4, #12]
 8003c02:	059b      	lsls	r3, r3, #22
 8003c04:	d402      	bmi.n	8003c0c <_puts_r+0x24>
 8003c06:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c08:	f000 f9bb 	bl	8003f82 <__retarget_lock_acquire_recursive>
 8003c0c:	89a3      	ldrh	r3, [r4, #12]
 8003c0e:	071b      	lsls	r3, r3, #28
 8003c10:	d502      	bpl.n	8003c18 <_puts_r+0x30>
 8003c12:	6923      	ldr	r3, [r4, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d11f      	bne.n	8003c58 <_puts_r+0x70>
 8003c18:	0021      	movs	r1, r4
 8003c1a:	0028      	movs	r0, r5
 8003c1c:	f000 f8d2 	bl	8003dc4 <__swsetup_r>
 8003c20:	2800      	cmp	r0, #0
 8003c22:	d019      	beq.n	8003c58 <_puts_r+0x70>
 8003c24:	2501      	movs	r5, #1
 8003c26:	426d      	negs	r5, r5
 8003c28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c2a:	07db      	lsls	r3, r3, #31
 8003c2c:	d405      	bmi.n	8003c3a <_puts_r+0x52>
 8003c2e:	89a3      	ldrh	r3, [r4, #12]
 8003c30:	059b      	lsls	r3, r3, #22
 8003c32:	d402      	bmi.n	8003c3a <_puts_r+0x52>
 8003c34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c36:	f000 f9a5 	bl	8003f84 <__retarget_lock_release_recursive>
 8003c3a:	0028      	movs	r0, r5
 8003c3c:	bd70      	pop	{r4, r5, r6, pc}
 8003c3e:	3601      	adds	r6, #1
 8003c40:	60a3      	str	r3, [r4, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	da04      	bge.n	8003c50 <_puts_r+0x68>
 8003c46:	69a2      	ldr	r2, [r4, #24]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	dc16      	bgt.n	8003c7a <_puts_r+0x92>
 8003c4c:	290a      	cmp	r1, #10
 8003c4e:	d014      	beq.n	8003c7a <_puts_r+0x92>
 8003c50:	6823      	ldr	r3, [r4, #0]
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	6022      	str	r2, [r4, #0]
 8003c56:	7019      	strb	r1, [r3, #0]
 8003c58:	68a3      	ldr	r3, [r4, #8]
 8003c5a:	7831      	ldrb	r1, [r6, #0]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	d1ed      	bne.n	8003c3e <_puts_r+0x56>
 8003c62:	60a3      	str	r3, [r4, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	da0f      	bge.n	8003c88 <_puts_r+0xa0>
 8003c68:	0022      	movs	r2, r4
 8003c6a:	0028      	movs	r0, r5
 8003c6c:	310a      	adds	r1, #10
 8003c6e:	f000 f867 	bl	8003d40 <__swbuf_r>
 8003c72:	3001      	adds	r0, #1
 8003c74:	d0d6      	beq.n	8003c24 <_puts_r+0x3c>
 8003c76:	250a      	movs	r5, #10
 8003c78:	e7d6      	b.n	8003c28 <_puts_r+0x40>
 8003c7a:	0022      	movs	r2, r4
 8003c7c:	0028      	movs	r0, r5
 8003c7e:	f000 f85f 	bl	8003d40 <__swbuf_r>
 8003c82:	3001      	adds	r0, #1
 8003c84:	d1e8      	bne.n	8003c58 <_puts_r+0x70>
 8003c86:	e7cd      	b.n	8003c24 <_puts_r+0x3c>
 8003c88:	6823      	ldr	r3, [r4, #0]
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	6022      	str	r2, [r4, #0]
 8003c8e:	220a      	movs	r2, #10
 8003c90:	701a      	strb	r2, [r3, #0]
 8003c92:	e7f0      	b.n	8003c76 <_puts_r+0x8e>

08003c94 <puts>:
 8003c94:	b510      	push	{r4, lr}
 8003c96:	4b03      	ldr	r3, [pc, #12]	@ (8003ca4 <puts+0x10>)
 8003c98:	0001      	movs	r1, r0
 8003c9a:	6818      	ldr	r0, [r3, #0]
 8003c9c:	f7ff ffa4 	bl	8003be8 <_puts_r>
 8003ca0:	bd10      	pop	{r4, pc}
 8003ca2:	46c0      	nop			@ (mov r8, r8)
 8003ca4:	20000018 	.word	0x20000018

08003ca8 <__sread>:
 8003ca8:	b570      	push	{r4, r5, r6, lr}
 8003caa:	000c      	movs	r4, r1
 8003cac:	250e      	movs	r5, #14
 8003cae:	5f49      	ldrsh	r1, [r1, r5]
 8003cb0:	f000 f914 	bl	8003edc <_read_r>
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	db03      	blt.n	8003cc0 <__sread+0x18>
 8003cb8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003cba:	181b      	adds	r3, r3, r0
 8003cbc:	6563      	str	r3, [r4, #84]	@ 0x54
 8003cbe:	bd70      	pop	{r4, r5, r6, pc}
 8003cc0:	89a3      	ldrh	r3, [r4, #12]
 8003cc2:	4a02      	ldr	r2, [pc, #8]	@ (8003ccc <__sread+0x24>)
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	81a3      	strh	r3, [r4, #12]
 8003cc8:	e7f9      	b.n	8003cbe <__sread+0x16>
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	ffffefff 	.word	0xffffefff

08003cd0 <__swrite>:
 8003cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cd2:	001f      	movs	r7, r3
 8003cd4:	898b      	ldrh	r3, [r1, #12]
 8003cd6:	0005      	movs	r5, r0
 8003cd8:	000c      	movs	r4, r1
 8003cda:	0016      	movs	r6, r2
 8003cdc:	05db      	lsls	r3, r3, #23
 8003cde:	d505      	bpl.n	8003cec <__swrite+0x1c>
 8003ce0:	230e      	movs	r3, #14
 8003ce2:	5ec9      	ldrsh	r1, [r1, r3]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	f000 f8e4 	bl	8003eb4 <_lseek_r>
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	4a05      	ldr	r2, [pc, #20]	@ (8003d04 <__swrite+0x34>)
 8003cf0:	0028      	movs	r0, r5
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	81a3      	strh	r3, [r4, #12]
 8003cf6:	0032      	movs	r2, r6
 8003cf8:	230e      	movs	r3, #14
 8003cfa:	5ee1      	ldrsh	r1, [r4, r3]
 8003cfc:	003b      	movs	r3, r7
 8003cfe:	f000 f901 	bl	8003f04 <_write_r>
 8003d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d04:	ffffefff 	.word	0xffffefff

08003d08 <__sseek>:
 8003d08:	b570      	push	{r4, r5, r6, lr}
 8003d0a:	000c      	movs	r4, r1
 8003d0c:	250e      	movs	r5, #14
 8003d0e:	5f49      	ldrsh	r1, [r1, r5]
 8003d10:	f000 f8d0 	bl	8003eb4 <_lseek_r>
 8003d14:	89a3      	ldrh	r3, [r4, #12]
 8003d16:	1c42      	adds	r2, r0, #1
 8003d18:	d103      	bne.n	8003d22 <__sseek+0x1a>
 8003d1a:	4a05      	ldr	r2, [pc, #20]	@ (8003d30 <__sseek+0x28>)
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	81a3      	strh	r3, [r4, #12]
 8003d20:	bd70      	pop	{r4, r5, r6, pc}
 8003d22:	2280      	movs	r2, #128	@ 0x80
 8003d24:	0152      	lsls	r2, r2, #5
 8003d26:	4313      	orrs	r3, r2
 8003d28:	81a3      	strh	r3, [r4, #12]
 8003d2a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d2c:	e7f8      	b.n	8003d20 <__sseek+0x18>
 8003d2e:	46c0      	nop			@ (mov r8, r8)
 8003d30:	ffffefff 	.word	0xffffefff

08003d34 <__sclose>:
 8003d34:	b510      	push	{r4, lr}
 8003d36:	230e      	movs	r3, #14
 8003d38:	5ec9      	ldrsh	r1, [r1, r3]
 8003d3a:	f000 f8a9 	bl	8003e90 <_close_r>
 8003d3e:	bd10      	pop	{r4, pc}

08003d40 <__swbuf_r>:
 8003d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d42:	0006      	movs	r6, r0
 8003d44:	000d      	movs	r5, r1
 8003d46:	0014      	movs	r4, r2
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d004      	beq.n	8003d56 <__swbuf_r+0x16>
 8003d4c:	6a03      	ldr	r3, [r0, #32]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <__swbuf_r+0x16>
 8003d52:	f7ff ff05 	bl	8003b60 <__sinit>
 8003d56:	69a3      	ldr	r3, [r4, #24]
 8003d58:	60a3      	str	r3, [r4, #8]
 8003d5a:	89a3      	ldrh	r3, [r4, #12]
 8003d5c:	071b      	lsls	r3, r3, #28
 8003d5e:	d502      	bpl.n	8003d66 <__swbuf_r+0x26>
 8003d60:	6923      	ldr	r3, [r4, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d109      	bne.n	8003d7a <__swbuf_r+0x3a>
 8003d66:	0021      	movs	r1, r4
 8003d68:	0030      	movs	r0, r6
 8003d6a:	f000 f82b 	bl	8003dc4 <__swsetup_r>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d003      	beq.n	8003d7a <__swbuf_r+0x3a>
 8003d72:	2501      	movs	r5, #1
 8003d74:	426d      	negs	r5, r5
 8003d76:	0028      	movs	r0, r5
 8003d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d7a:	6923      	ldr	r3, [r4, #16]
 8003d7c:	6820      	ldr	r0, [r4, #0]
 8003d7e:	b2ef      	uxtb	r7, r5
 8003d80:	1ac0      	subs	r0, r0, r3
 8003d82:	6963      	ldr	r3, [r4, #20]
 8003d84:	b2ed      	uxtb	r5, r5
 8003d86:	4283      	cmp	r3, r0
 8003d88:	dc05      	bgt.n	8003d96 <__swbuf_r+0x56>
 8003d8a:	0021      	movs	r1, r4
 8003d8c:	0030      	movs	r0, r6
 8003d8e:	f000 fd47 	bl	8004820 <_fflush_r>
 8003d92:	2800      	cmp	r0, #0
 8003d94:	d1ed      	bne.n	8003d72 <__swbuf_r+0x32>
 8003d96:	68a3      	ldr	r3, [r4, #8]
 8003d98:	3001      	adds	r0, #1
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	60a3      	str	r3, [r4, #8]
 8003d9e:	6823      	ldr	r3, [r4, #0]
 8003da0:	1c5a      	adds	r2, r3, #1
 8003da2:	6022      	str	r2, [r4, #0]
 8003da4:	701f      	strb	r7, [r3, #0]
 8003da6:	6963      	ldr	r3, [r4, #20]
 8003da8:	4283      	cmp	r3, r0
 8003daa:	d004      	beq.n	8003db6 <__swbuf_r+0x76>
 8003dac:	89a3      	ldrh	r3, [r4, #12]
 8003dae:	07db      	lsls	r3, r3, #31
 8003db0:	d5e1      	bpl.n	8003d76 <__swbuf_r+0x36>
 8003db2:	2d0a      	cmp	r5, #10
 8003db4:	d1df      	bne.n	8003d76 <__swbuf_r+0x36>
 8003db6:	0021      	movs	r1, r4
 8003db8:	0030      	movs	r0, r6
 8003dba:	f000 fd31 	bl	8004820 <_fflush_r>
 8003dbe:	2800      	cmp	r0, #0
 8003dc0:	d0d9      	beq.n	8003d76 <__swbuf_r+0x36>
 8003dc2:	e7d6      	b.n	8003d72 <__swbuf_r+0x32>

08003dc4 <__swsetup_r>:
 8003dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8003e7c <__swsetup_r+0xb8>)
 8003dc6:	b570      	push	{r4, r5, r6, lr}
 8003dc8:	0005      	movs	r5, r0
 8003dca:	6818      	ldr	r0, [r3, #0]
 8003dcc:	000c      	movs	r4, r1
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	d004      	beq.n	8003ddc <__swsetup_r+0x18>
 8003dd2:	6a03      	ldr	r3, [r0, #32]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <__swsetup_r+0x18>
 8003dd8:	f7ff fec2 	bl	8003b60 <__sinit>
 8003ddc:	230c      	movs	r3, #12
 8003dde:	5ee2      	ldrsh	r2, [r4, r3]
 8003de0:	0713      	lsls	r3, r2, #28
 8003de2:	d423      	bmi.n	8003e2c <__swsetup_r+0x68>
 8003de4:	06d3      	lsls	r3, r2, #27
 8003de6:	d407      	bmi.n	8003df8 <__swsetup_r+0x34>
 8003de8:	2309      	movs	r3, #9
 8003dea:	602b      	str	r3, [r5, #0]
 8003dec:	2340      	movs	r3, #64	@ 0x40
 8003dee:	2001      	movs	r0, #1
 8003df0:	4313      	orrs	r3, r2
 8003df2:	81a3      	strh	r3, [r4, #12]
 8003df4:	4240      	negs	r0, r0
 8003df6:	e03a      	b.n	8003e6e <__swsetup_r+0xaa>
 8003df8:	0752      	lsls	r2, r2, #29
 8003dfa:	d513      	bpl.n	8003e24 <__swsetup_r+0x60>
 8003dfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dfe:	2900      	cmp	r1, #0
 8003e00:	d008      	beq.n	8003e14 <__swsetup_r+0x50>
 8003e02:	0023      	movs	r3, r4
 8003e04:	3344      	adds	r3, #68	@ 0x44
 8003e06:	4299      	cmp	r1, r3
 8003e08:	d002      	beq.n	8003e10 <__swsetup_r+0x4c>
 8003e0a:	0028      	movs	r0, r5
 8003e0c:	f000 f8c4 	bl	8003f98 <_free_r>
 8003e10:	2300      	movs	r3, #0
 8003e12:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e14:	2224      	movs	r2, #36	@ 0x24
 8003e16:	89a3      	ldrh	r3, [r4, #12]
 8003e18:	4393      	bics	r3, r2
 8003e1a:	81a3      	strh	r3, [r4, #12]
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	6063      	str	r3, [r4, #4]
 8003e20:	6923      	ldr	r3, [r4, #16]
 8003e22:	6023      	str	r3, [r4, #0]
 8003e24:	2308      	movs	r3, #8
 8003e26:	89a2      	ldrh	r2, [r4, #12]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	81a3      	strh	r3, [r4, #12]
 8003e2c:	6923      	ldr	r3, [r4, #16]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10b      	bne.n	8003e4a <__swsetup_r+0x86>
 8003e32:	21a0      	movs	r1, #160	@ 0xa0
 8003e34:	2280      	movs	r2, #128	@ 0x80
 8003e36:	89a3      	ldrh	r3, [r4, #12]
 8003e38:	0089      	lsls	r1, r1, #2
 8003e3a:	0092      	lsls	r2, r2, #2
 8003e3c:	400b      	ands	r3, r1
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d003      	beq.n	8003e4a <__swsetup_r+0x86>
 8003e42:	0021      	movs	r1, r4
 8003e44:	0028      	movs	r0, r5
 8003e46:	f000 fd41 	bl	80048cc <__smakebuf_r>
 8003e4a:	230c      	movs	r3, #12
 8003e4c:	5ee2      	ldrsh	r2, [r4, r3]
 8003e4e:	2101      	movs	r1, #1
 8003e50:	0013      	movs	r3, r2
 8003e52:	400b      	ands	r3, r1
 8003e54:	420a      	tst	r2, r1
 8003e56:	d00b      	beq.n	8003e70 <__swsetup_r+0xac>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60a3      	str	r3, [r4, #8]
 8003e5c:	6963      	ldr	r3, [r4, #20]
 8003e5e:	425b      	negs	r3, r3
 8003e60:	61a3      	str	r3, [r4, #24]
 8003e62:	2000      	movs	r0, #0
 8003e64:	6923      	ldr	r3, [r4, #16]
 8003e66:	4283      	cmp	r3, r0
 8003e68:	d101      	bne.n	8003e6e <__swsetup_r+0xaa>
 8003e6a:	0613      	lsls	r3, r2, #24
 8003e6c:	d4be      	bmi.n	8003dec <__swsetup_r+0x28>
 8003e6e:	bd70      	pop	{r4, r5, r6, pc}
 8003e70:	0791      	lsls	r1, r2, #30
 8003e72:	d400      	bmi.n	8003e76 <__swsetup_r+0xb2>
 8003e74:	6963      	ldr	r3, [r4, #20]
 8003e76:	60a3      	str	r3, [r4, #8]
 8003e78:	e7f3      	b.n	8003e62 <__swsetup_r+0x9e>
 8003e7a:	46c0      	nop			@ (mov r8, r8)
 8003e7c:	20000018 	.word	0x20000018

08003e80 <memset>:
 8003e80:	0003      	movs	r3, r0
 8003e82:	1882      	adds	r2, r0, r2
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d100      	bne.n	8003e8a <memset+0xa>
 8003e88:	4770      	bx	lr
 8003e8a:	7019      	strb	r1, [r3, #0]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	e7f9      	b.n	8003e84 <memset+0x4>

08003e90 <_close_r>:
 8003e90:	2300      	movs	r3, #0
 8003e92:	b570      	push	{r4, r5, r6, lr}
 8003e94:	4d06      	ldr	r5, [pc, #24]	@ (8003eb0 <_close_r+0x20>)
 8003e96:	0004      	movs	r4, r0
 8003e98:	0008      	movs	r0, r1
 8003e9a:	602b      	str	r3, [r5, #0]
 8003e9c:	f7fd f974 	bl	8001188 <_close>
 8003ea0:	1c43      	adds	r3, r0, #1
 8003ea2:	d103      	bne.n	8003eac <_close_r+0x1c>
 8003ea4:	682b      	ldr	r3, [r5, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d000      	beq.n	8003eac <_close_r+0x1c>
 8003eaa:	6023      	str	r3, [r4, #0]
 8003eac:	bd70      	pop	{r4, r5, r6, pc}
 8003eae:	46c0      	nop			@ (mov r8, r8)
 8003eb0:	200002c0 	.word	0x200002c0

08003eb4 <_lseek_r>:
 8003eb4:	b570      	push	{r4, r5, r6, lr}
 8003eb6:	0004      	movs	r4, r0
 8003eb8:	0008      	movs	r0, r1
 8003eba:	0011      	movs	r1, r2
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	4d05      	ldr	r5, [pc, #20]	@ (8003ed8 <_lseek_r+0x24>)
 8003ec2:	602b      	str	r3, [r5, #0]
 8003ec4:	f7fd f981 	bl	80011ca <_lseek>
 8003ec8:	1c43      	adds	r3, r0, #1
 8003eca:	d103      	bne.n	8003ed4 <_lseek_r+0x20>
 8003ecc:	682b      	ldr	r3, [r5, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d000      	beq.n	8003ed4 <_lseek_r+0x20>
 8003ed2:	6023      	str	r3, [r4, #0]
 8003ed4:	bd70      	pop	{r4, r5, r6, pc}
 8003ed6:	46c0      	nop			@ (mov r8, r8)
 8003ed8:	200002c0 	.word	0x200002c0

08003edc <_read_r>:
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	0004      	movs	r4, r0
 8003ee0:	0008      	movs	r0, r1
 8003ee2:	0011      	movs	r1, r2
 8003ee4:	001a      	movs	r2, r3
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	4d05      	ldr	r5, [pc, #20]	@ (8003f00 <_read_r+0x24>)
 8003eea:	602b      	str	r3, [r5, #0]
 8003eec:	f7fd f92f 	bl	800114e <_read>
 8003ef0:	1c43      	adds	r3, r0, #1
 8003ef2:	d103      	bne.n	8003efc <_read_r+0x20>
 8003ef4:	682b      	ldr	r3, [r5, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d000      	beq.n	8003efc <_read_r+0x20>
 8003efa:	6023      	str	r3, [r4, #0]
 8003efc:	bd70      	pop	{r4, r5, r6, pc}
 8003efe:	46c0      	nop			@ (mov r8, r8)
 8003f00:	200002c0 	.word	0x200002c0

08003f04 <_write_r>:
 8003f04:	b570      	push	{r4, r5, r6, lr}
 8003f06:	0004      	movs	r4, r0
 8003f08:	0008      	movs	r0, r1
 8003f0a:	0011      	movs	r1, r2
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2300      	movs	r3, #0
 8003f10:	4d05      	ldr	r5, [pc, #20]	@ (8003f28 <_write_r+0x24>)
 8003f12:	602b      	str	r3, [r5, #0]
 8003f14:	f7fc ff20 	bl	8000d58 <_write>
 8003f18:	1c43      	adds	r3, r0, #1
 8003f1a:	d103      	bne.n	8003f24 <_write_r+0x20>
 8003f1c:	682b      	ldr	r3, [r5, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d000      	beq.n	8003f24 <_write_r+0x20>
 8003f22:	6023      	str	r3, [r4, #0]
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	46c0      	nop			@ (mov r8, r8)
 8003f28:	200002c0 	.word	0x200002c0

08003f2c <__errno>:
 8003f2c:	4b01      	ldr	r3, [pc, #4]	@ (8003f34 <__errno+0x8>)
 8003f2e:	6818      	ldr	r0, [r3, #0]
 8003f30:	4770      	bx	lr
 8003f32:	46c0      	nop			@ (mov r8, r8)
 8003f34:	20000018 	.word	0x20000018

08003f38 <__libc_init_array>:
 8003f38:	b570      	push	{r4, r5, r6, lr}
 8003f3a:	2600      	movs	r6, #0
 8003f3c:	4c0c      	ldr	r4, [pc, #48]	@ (8003f70 <__libc_init_array+0x38>)
 8003f3e:	4d0d      	ldr	r5, [pc, #52]	@ (8003f74 <__libc_init_array+0x3c>)
 8003f40:	1b64      	subs	r4, r4, r5
 8003f42:	10a4      	asrs	r4, r4, #2
 8003f44:	42a6      	cmp	r6, r4
 8003f46:	d109      	bne.n	8003f5c <__libc_init_array+0x24>
 8003f48:	2600      	movs	r6, #0
 8003f4a:	f000 fd43 	bl	80049d4 <_init>
 8003f4e:	4c0a      	ldr	r4, [pc, #40]	@ (8003f78 <__libc_init_array+0x40>)
 8003f50:	4d0a      	ldr	r5, [pc, #40]	@ (8003f7c <__libc_init_array+0x44>)
 8003f52:	1b64      	subs	r4, r4, r5
 8003f54:	10a4      	asrs	r4, r4, #2
 8003f56:	42a6      	cmp	r6, r4
 8003f58:	d105      	bne.n	8003f66 <__libc_init_array+0x2e>
 8003f5a:	bd70      	pop	{r4, r5, r6, pc}
 8003f5c:	00b3      	lsls	r3, r6, #2
 8003f5e:	58eb      	ldr	r3, [r5, r3]
 8003f60:	4798      	blx	r3
 8003f62:	3601      	adds	r6, #1
 8003f64:	e7ee      	b.n	8003f44 <__libc_init_array+0xc>
 8003f66:	00b3      	lsls	r3, r6, #2
 8003f68:	58eb      	ldr	r3, [r5, r3]
 8003f6a:	4798      	blx	r3
 8003f6c:	3601      	adds	r6, #1
 8003f6e:	e7f2      	b.n	8003f56 <__libc_init_array+0x1e>
 8003f70:	08004d04 	.word	0x08004d04
 8003f74:	08004d04 	.word	0x08004d04
 8003f78:	08004d08 	.word	0x08004d08
 8003f7c:	08004d04 	.word	0x08004d04

08003f80 <__retarget_lock_init_recursive>:
 8003f80:	4770      	bx	lr

08003f82 <__retarget_lock_acquire_recursive>:
 8003f82:	4770      	bx	lr

08003f84 <__retarget_lock_release_recursive>:
 8003f84:	4770      	bx	lr

08003f86 <memcpy>:
 8003f86:	2300      	movs	r3, #0
 8003f88:	b510      	push	{r4, lr}
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d100      	bne.n	8003f90 <memcpy+0xa>
 8003f8e:	bd10      	pop	{r4, pc}
 8003f90:	5ccc      	ldrb	r4, [r1, r3]
 8003f92:	54c4      	strb	r4, [r0, r3]
 8003f94:	3301      	adds	r3, #1
 8003f96:	e7f8      	b.n	8003f8a <memcpy+0x4>

08003f98 <_free_r>:
 8003f98:	b570      	push	{r4, r5, r6, lr}
 8003f9a:	0005      	movs	r5, r0
 8003f9c:	1e0c      	subs	r4, r1, #0
 8003f9e:	d010      	beq.n	8003fc2 <_free_r+0x2a>
 8003fa0:	3c04      	subs	r4, #4
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	da00      	bge.n	8003faa <_free_r+0x12>
 8003fa8:	18e4      	adds	r4, r4, r3
 8003faa:	0028      	movs	r0, r5
 8003fac:	f000 f8e0 	bl	8004170 <__malloc_lock>
 8003fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8004028 <_free_r+0x90>)
 8003fb2:	6813      	ldr	r3, [r2, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d105      	bne.n	8003fc4 <_free_r+0x2c>
 8003fb8:	6063      	str	r3, [r4, #4]
 8003fba:	6014      	str	r4, [r2, #0]
 8003fbc:	0028      	movs	r0, r5
 8003fbe:	f000 f8df 	bl	8004180 <__malloc_unlock>
 8003fc2:	bd70      	pop	{r4, r5, r6, pc}
 8003fc4:	42a3      	cmp	r3, r4
 8003fc6:	d908      	bls.n	8003fda <_free_r+0x42>
 8003fc8:	6820      	ldr	r0, [r4, #0]
 8003fca:	1821      	adds	r1, r4, r0
 8003fcc:	428b      	cmp	r3, r1
 8003fce:	d1f3      	bne.n	8003fb8 <_free_r+0x20>
 8003fd0:	6819      	ldr	r1, [r3, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	1809      	adds	r1, r1, r0
 8003fd6:	6021      	str	r1, [r4, #0]
 8003fd8:	e7ee      	b.n	8003fb8 <_free_r+0x20>
 8003fda:	001a      	movs	r2, r3
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <_free_r+0x4e>
 8003fe2:	42a3      	cmp	r3, r4
 8003fe4:	d9f9      	bls.n	8003fda <_free_r+0x42>
 8003fe6:	6811      	ldr	r1, [r2, #0]
 8003fe8:	1850      	adds	r0, r2, r1
 8003fea:	42a0      	cmp	r0, r4
 8003fec:	d10b      	bne.n	8004006 <_free_r+0x6e>
 8003fee:	6820      	ldr	r0, [r4, #0]
 8003ff0:	1809      	adds	r1, r1, r0
 8003ff2:	1850      	adds	r0, r2, r1
 8003ff4:	6011      	str	r1, [r2, #0]
 8003ff6:	4283      	cmp	r3, r0
 8003ff8:	d1e0      	bne.n	8003fbc <_free_r+0x24>
 8003ffa:	6818      	ldr	r0, [r3, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	1841      	adds	r1, r0, r1
 8004000:	6011      	str	r1, [r2, #0]
 8004002:	6053      	str	r3, [r2, #4]
 8004004:	e7da      	b.n	8003fbc <_free_r+0x24>
 8004006:	42a0      	cmp	r0, r4
 8004008:	d902      	bls.n	8004010 <_free_r+0x78>
 800400a:	230c      	movs	r3, #12
 800400c:	602b      	str	r3, [r5, #0]
 800400e:	e7d5      	b.n	8003fbc <_free_r+0x24>
 8004010:	6820      	ldr	r0, [r4, #0]
 8004012:	1821      	adds	r1, r4, r0
 8004014:	428b      	cmp	r3, r1
 8004016:	d103      	bne.n	8004020 <_free_r+0x88>
 8004018:	6819      	ldr	r1, [r3, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	1809      	adds	r1, r1, r0
 800401e:	6021      	str	r1, [r4, #0]
 8004020:	6063      	str	r3, [r4, #4]
 8004022:	6054      	str	r4, [r2, #4]
 8004024:	e7ca      	b.n	8003fbc <_free_r+0x24>
 8004026:	46c0      	nop			@ (mov r8, r8)
 8004028:	200002cc 	.word	0x200002cc

0800402c <sbrk_aligned>:
 800402c:	b570      	push	{r4, r5, r6, lr}
 800402e:	4e0f      	ldr	r6, [pc, #60]	@ (800406c <sbrk_aligned+0x40>)
 8004030:	000d      	movs	r5, r1
 8004032:	6831      	ldr	r1, [r6, #0]
 8004034:	0004      	movs	r4, r0
 8004036:	2900      	cmp	r1, #0
 8004038:	d102      	bne.n	8004040 <sbrk_aligned+0x14>
 800403a:	f000 fcad 	bl	8004998 <_sbrk_r>
 800403e:	6030      	str	r0, [r6, #0]
 8004040:	0029      	movs	r1, r5
 8004042:	0020      	movs	r0, r4
 8004044:	f000 fca8 	bl	8004998 <_sbrk_r>
 8004048:	1c43      	adds	r3, r0, #1
 800404a:	d103      	bne.n	8004054 <sbrk_aligned+0x28>
 800404c:	2501      	movs	r5, #1
 800404e:	426d      	negs	r5, r5
 8004050:	0028      	movs	r0, r5
 8004052:	bd70      	pop	{r4, r5, r6, pc}
 8004054:	2303      	movs	r3, #3
 8004056:	1cc5      	adds	r5, r0, #3
 8004058:	439d      	bics	r5, r3
 800405a:	42a8      	cmp	r0, r5
 800405c:	d0f8      	beq.n	8004050 <sbrk_aligned+0x24>
 800405e:	1a29      	subs	r1, r5, r0
 8004060:	0020      	movs	r0, r4
 8004062:	f000 fc99 	bl	8004998 <_sbrk_r>
 8004066:	3001      	adds	r0, #1
 8004068:	d1f2      	bne.n	8004050 <sbrk_aligned+0x24>
 800406a:	e7ef      	b.n	800404c <sbrk_aligned+0x20>
 800406c:	200002c8 	.word	0x200002c8

08004070 <_malloc_r>:
 8004070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004072:	2203      	movs	r2, #3
 8004074:	1ccb      	adds	r3, r1, #3
 8004076:	4393      	bics	r3, r2
 8004078:	3308      	adds	r3, #8
 800407a:	0005      	movs	r5, r0
 800407c:	001f      	movs	r7, r3
 800407e:	2b0c      	cmp	r3, #12
 8004080:	d234      	bcs.n	80040ec <_malloc_r+0x7c>
 8004082:	270c      	movs	r7, #12
 8004084:	42b9      	cmp	r1, r7
 8004086:	d833      	bhi.n	80040f0 <_malloc_r+0x80>
 8004088:	0028      	movs	r0, r5
 800408a:	f000 f871 	bl	8004170 <__malloc_lock>
 800408e:	4e37      	ldr	r6, [pc, #220]	@ (800416c <_malloc_r+0xfc>)
 8004090:	6833      	ldr	r3, [r6, #0]
 8004092:	001c      	movs	r4, r3
 8004094:	2c00      	cmp	r4, #0
 8004096:	d12f      	bne.n	80040f8 <_malloc_r+0x88>
 8004098:	0039      	movs	r1, r7
 800409a:	0028      	movs	r0, r5
 800409c:	f7ff ffc6 	bl	800402c <sbrk_aligned>
 80040a0:	0004      	movs	r4, r0
 80040a2:	1c43      	adds	r3, r0, #1
 80040a4:	d15f      	bne.n	8004166 <_malloc_r+0xf6>
 80040a6:	6834      	ldr	r4, [r6, #0]
 80040a8:	9400      	str	r4, [sp, #0]
 80040aa:	9b00      	ldr	r3, [sp, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d14a      	bne.n	8004146 <_malloc_r+0xd6>
 80040b0:	2c00      	cmp	r4, #0
 80040b2:	d052      	beq.n	800415a <_malloc_r+0xea>
 80040b4:	6823      	ldr	r3, [r4, #0]
 80040b6:	0028      	movs	r0, r5
 80040b8:	18e3      	adds	r3, r4, r3
 80040ba:	9900      	ldr	r1, [sp, #0]
 80040bc:	9301      	str	r3, [sp, #4]
 80040be:	f000 fc6b 	bl	8004998 <_sbrk_r>
 80040c2:	9b01      	ldr	r3, [sp, #4]
 80040c4:	4283      	cmp	r3, r0
 80040c6:	d148      	bne.n	800415a <_malloc_r+0xea>
 80040c8:	6823      	ldr	r3, [r4, #0]
 80040ca:	0028      	movs	r0, r5
 80040cc:	1aff      	subs	r7, r7, r3
 80040ce:	0039      	movs	r1, r7
 80040d0:	f7ff ffac 	bl	800402c <sbrk_aligned>
 80040d4:	3001      	adds	r0, #1
 80040d6:	d040      	beq.n	800415a <_malloc_r+0xea>
 80040d8:	6823      	ldr	r3, [r4, #0]
 80040da:	19db      	adds	r3, r3, r7
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	6833      	ldr	r3, [r6, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	2a00      	cmp	r2, #0
 80040e4:	d133      	bne.n	800414e <_malloc_r+0xde>
 80040e6:	9b00      	ldr	r3, [sp, #0]
 80040e8:	6033      	str	r3, [r6, #0]
 80040ea:	e019      	b.n	8004120 <_malloc_r+0xb0>
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	dac9      	bge.n	8004084 <_malloc_r+0x14>
 80040f0:	230c      	movs	r3, #12
 80040f2:	602b      	str	r3, [r5, #0]
 80040f4:	2000      	movs	r0, #0
 80040f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80040f8:	6821      	ldr	r1, [r4, #0]
 80040fa:	1bc9      	subs	r1, r1, r7
 80040fc:	d420      	bmi.n	8004140 <_malloc_r+0xd0>
 80040fe:	290b      	cmp	r1, #11
 8004100:	d90a      	bls.n	8004118 <_malloc_r+0xa8>
 8004102:	19e2      	adds	r2, r4, r7
 8004104:	6027      	str	r7, [r4, #0]
 8004106:	42a3      	cmp	r3, r4
 8004108:	d104      	bne.n	8004114 <_malloc_r+0xa4>
 800410a:	6032      	str	r2, [r6, #0]
 800410c:	6863      	ldr	r3, [r4, #4]
 800410e:	6011      	str	r1, [r2, #0]
 8004110:	6053      	str	r3, [r2, #4]
 8004112:	e005      	b.n	8004120 <_malloc_r+0xb0>
 8004114:	605a      	str	r2, [r3, #4]
 8004116:	e7f9      	b.n	800410c <_malloc_r+0x9c>
 8004118:	6862      	ldr	r2, [r4, #4]
 800411a:	42a3      	cmp	r3, r4
 800411c:	d10e      	bne.n	800413c <_malloc_r+0xcc>
 800411e:	6032      	str	r2, [r6, #0]
 8004120:	0028      	movs	r0, r5
 8004122:	f000 f82d 	bl	8004180 <__malloc_unlock>
 8004126:	0020      	movs	r0, r4
 8004128:	2207      	movs	r2, #7
 800412a:	300b      	adds	r0, #11
 800412c:	1d23      	adds	r3, r4, #4
 800412e:	4390      	bics	r0, r2
 8004130:	1ac2      	subs	r2, r0, r3
 8004132:	4298      	cmp	r0, r3
 8004134:	d0df      	beq.n	80040f6 <_malloc_r+0x86>
 8004136:	1a1b      	subs	r3, r3, r0
 8004138:	50a3      	str	r3, [r4, r2]
 800413a:	e7dc      	b.n	80040f6 <_malloc_r+0x86>
 800413c:	605a      	str	r2, [r3, #4]
 800413e:	e7ef      	b.n	8004120 <_malloc_r+0xb0>
 8004140:	0023      	movs	r3, r4
 8004142:	6864      	ldr	r4, [r4, #4]
 8004144:	e7a6      	b.n	8004094 <_malloc_r+0x24>
 8004146:	9c00      	ldr	r4, [sp, #0]
 8004148:	6863      	ldr	r3, [r4, #4]
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	e7ad      	b.n	80040aa <_malloc_r+0x3a>
 800414e:	001a      	movs	r2, r3
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	42a3      	cmp	r3, r4
 8004154:	d1fb      	bne.n	800414e <_malloc_r+0xde>
 8004156:	2300      	movs	r3, #0
 8004158:	e7da      	b.n	8004110 <_malloc_r+0xa0>
 800415a:	230c      	movs	r3, #12
 800415c:	0028      	movs	r0, r5
 800415e:	602b      	str	r3, [r5, #0]
 8004160:	f000 f80e 	bl	8004180 <__malloc_unlock>
 8004164:	e7c6      	b.n	80040f4 <_malloc_r+0x84>
 8004166:	6007      	str	r7, [r0, #0]
 8004168:	e7da      	b.n	8004120 <_malloc_r+0xb0>
 800416a:	46c0      	nop			@ (mov r8, r8)
 800416c:	200002cc 	.word	0x200002cc

08004170 <__malloc_lock>:
 8004170:	b510      	push	{r4, lr}
 8004172:	4802      	ldr	r0, [pc, #8]	@ (800417c <__malloc_lock+0xc>)
 8004174:	f7ff ff05 	bl	8003f82 <__retarget_lock_acquire_recursive>
 8004178:	bd10      	pop	{r4, pc}
 800417a:	46c0      	nop			@ (mov r8, r8)
 800417c:	200002c4 	.word	0x200002c4

08004180 <__malloc_unlock>:
 8004180:	b510      	push	{r4, lr}
 8004182:	4802      	ldr	r0, [pc, #8]	@ (800418c <__malloc_unlock+0xc>)
 8004184:	f7ff fefe 	bl	8003f84 <__retarget_lock_release_recursive>
 8004188:	bd10      	pop	{r4, pc}
 800418a:	46c0      	nop			@ (mov r8, r8)
 800418c:	200002c4 	.word	0x200002c4

08004190 <__sfputc_r>:
 8004190:	6893      	ldr	r3, [r2, #8]
 8004192:	b510      	push	{r4, lr}
 8004194:	3b01      	subs	r3, #1
 8004196:	6093      	str	r3, [r2, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	da04      	bge.n	80041a6 <__sfputc_r+0x16>
 800419c:	6994      	ldr	r4, [r2, #24]
 800419e:	42a3      	cmp	r3, r4
 80041a0:	db07      	blt.n	80041b2 <__sfputc_r+0x22>
 80041a2:	290a      	cmp	r1, #10
 80041a4:	d005      	beq.n	80041b2 <__sfputc_r+0x22>
 80041a6:	6813      	ldr	r3, [r2, #0]
 80041a8:	1c58      	adds	r0, r3, #1
 80041aa:	6010      	str	r0, [r2, #0]
 80041ac:	7019      	strb	r1, [r3, #0]
 80041ae:	0008      	movs	r0, r1
 80041b0:	bd10      	pop	{r4, pc}
 80041b2:	f7ff fdc5 	bl	8003d40 <__swbuf_r>
 80041b6:	0001      	movs	r1, r0
 80041b8:	e7f9      	b.n	80041ae <__sfputc_r+0x1e>

080041ba <__sfputs_r>:
 80041ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041bc:	0006      	movs	r6, r0
 80041be:	000f      	movs	r7, r1
 80041c0:	0014      	movs	r4, r2
 80041c2:	18d5      	adds	r5, r2, r3
 80041c4:	42ac      	cmp	r4, r5
 80041c6:	d101      	bne.n	80041cc <__sfputs_r+0x12>
 80041c8:	2000      	movs	r0, #0
 80041ca:	e007      	b.n	80041dc <__sfputs_r+0x22>
 80041cc:	7821      	ldrb	r1, [r4, #0]
 80041ce:	003a      	movs	r2, r7
 80041d0:	0030      	movs	r0, r6
 80041d2:	f7ff ffdd 	bl	8004190 <__sfputc_r>
 80041d6:	3401      	adds	r4, #1
 80041d8:	1c43      	adds	r3, r0, #1
 80041da:	d1f3      	bne.n	80041c4 <__sfputs_r+0xa>
 80041dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041e0 <_vfiprintf_r>:
 80041e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041e2:	b0a1      	sub	sp, #132	@ 0x84
 80041e4:	000f      	movs	r7, r1
 80041e6:	0015      	movs	r5, r2
 80041e8:	001e      	movs	r6, r3
 80041ea:	9003      	str	r0, [sp, #12]
 80041ec:	2800      	cmp	r0, #0
 80041ee:	d004      	beq.n	80041fa <_vfiprintf_r+0x1a>
 80041f0:	6a03      	ldr	r3, [r0, #32]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <_vfiprintf_r+0x1a>
 80041f6:	f7ff fcb3 	bl	8003b60 <__sinit>
 80041fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80041fc:	07db      	lsls	r3, r3, #31
 80041fe:	d405      	bmi.n	800420c <_vfiprintf_r+0x2c>
 8004200:	89bb      	ldrh	r3, [r7, #12]
 8004202:	059b      	lsls	r3, r3, #22
 8004204:	d402      	bmi.n	800420c <_vfiprintf_r+0x2c>
 8004206:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004208:	f7ff febb 	bl	8003f82 <__retarget_lock_acquire_recursive>
 800420c:	89bb      	ldrh	r3, [r7, #12]
 800420e:	071b      	lsls	r3, r3, #28
 8004210:	d502      	bpl.n	8004218 <_vfiprintf_r+0x38>
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d113      	bne.n	8004240 <_vfiprintf_r+0x60>
 8004218:	0039      	movs	r1, r7
 800421a:	9803      	ldr	r0, [sp, #12]
 800421c:	f7ff fdd2 	bl	8003dc4 <__swsetup_r>
 8004220:	2800      	cmp	r0, #0
 8004222:	d00d      	beq.n	8004240 <_vfiprintf_r+0x60>
 8004224:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004226:	07db      	lsls	r3, r3, #31
 8004228:	d503      	bpl.n	8004232 <_vfiprintf_r+0x52>
 800422a:	2001      	movs	r0, #1
 800422c:	4240      	negs	r0, r0
 800422e:	b021      	add	sp, #132	@ 0x84
 8004230:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004232:	89bb      	ldrh	r3, [r7, #12]
 8004234:	059b      	lsls	r3, r3, #22
 8004236:	d4f8      	bmi.n	800422a <_vfiprintf_r+0x4a>
 8004238:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800423a:	f7ff fea3 	bl	8003f84 <__retarget_lock_release_recursive>
 800423e:	e7f4      	b.n	800422a <_vfiprintf_r+0x4a>
 8004240:	2300      	movs	r3, #0
 8004242:	ac08      	add	r4, sp, #32
 8004244:	6163      	str	r3, [r4, #20]
 8004246:	3320      	adds	r3, #32
 8004248:	7663      	strb	r3, [r4, #25]
 800424a:	3310      	adds	r3, #16
 800424c:	76a3      	strb	r3, [r4, #26]
 800424e:	9607      	str	r6, [sp, #28]
 8004250:	002e      	movs	r6, r5
 8004252:	7833      	ldrb	r3, [r6, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <_vfiprintf_r+0x7c>
 8004258:	2b25      	cmp	r3, #37	@ 0x25
 800425a:	d148      	bne.n	80042ee <_vfiprintf_r+0x10e>
 800425c:	1b73      	subs	r3, r6, r5
 800425e:	9305      	str	r3, [sp, #20]
 8004260:	42ae      	cmp	r6, r5
 8004262:	d00b      	beq.n	800427c <_vfiprintf_r+0x9c>
 8004264:	002a      	movs	r2, r5
 8004266:	0039      	movs	r1, r7
 8004268:	9803      	ldr	r0, [sp, #12]
 800426a:	f7ff ffa6 	bl	80041ba <__sfputs_r>
 800426e:	3001      	adds	r0, #1
 8004270:	d100      	bne.n	8004274 <_vfiprintf_r+0x94>
 8004272:	e0ae      	b.n	80043d2 <_vfiprintf_r+0x1f2>
 8004274:	6963      	ldr	r3, [r4, #20]
 8004276:	9a05      	ldr	r2, [sp, #20]
 8004278:	189b      	adds	r3, r3, r2
 800427a:	6163      	str	r3, [r4, #20]
 800427c:	7833      	ldrb	r3, [r6, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d100      	bne.n	8004284 <_vfiprintf_r+0xa4>
 8004282:	e0a6      	b.n	80043d2 <_vfiprintf_r+0x1f2>
 8004284:	2201      	movs	r2, #1
 8004286:	2300      	movs	r3, #0
 8004288:	4252      	negs	r2, r2
 800428a:	6062      	str	r2, [r4, #4]
 800428c:	a904      	add	r1, sp, #16
 800428e:	3254      	adds	r2, #84	@ 0x54
 8004290:	1852      	adds	r2, r2, r1
 8004292:	1c75      	adds	r5, r6, #1
 8004294:	6023      	str	r3, [r4, #0]
 8004296:	60e3      	str	r3, [r4, #12]
 8004298:	60a3      	str	r3, [r4, #8]
 800429a:	7013      	strb	r3, [r2, #0]
 800429c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800429e:	4b59      	ldr	r3, [pc, #356]	@ (8004404 <_vfiprintf_r+0x224>)
 80042a0:	2205      	movs	r2, #5
 80042a2:	0018      	movs	r0, r3
 80042a4:	7829      	ldrb	r1, [r5, #0]
 80042a6:	9305      	str	r3, [sp, #20]
 80042a8:	f000 fb88 	bl	80049bc <memchr>
 80042ac:	1c6e      	adds	r6, r5, #1
 80042ae:	2800      	cmp	r0, #0
 80042b0:	d11f      	bne.n	80042f2 <_vfiprintf_r+0x112>
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	06d3      	lsls	r3, r2, #27
 80042b6:	d504      	bpl.n	80042c2 <_vfiprintf_r+0xe2>
 80042b8:	2353      	movs	r3, #83	@ 0x53
 80042ba:	a904      	add	r1, sp, #16
 80042bc:	185b      	adds	r3, r3, r1
 80042be:	2120      	movs	r1, #32
 80042c0:	7019      	strb	r1, [r3, #0]
 80042c2:	0713      	lsls	r3, r2, #28
 80042c4:	d504      	bpl.n	80042d0 <_vfiprintf_r+0xf0>
 80042c6:	2353      	movs	r3, #83	@ 0x53
 80042c8:	a904      	add	r1, sp, #16
 80042ca:	185b      	adds	r3, r3, r1
 80042cc:	212b      	movs	r1, #43	@ 0x2b
 80042ce:	7019      	strb	r1, [r3, #0]
 80042d0:	782b      	ldrb	r3, [r5, #0]
 80042d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80042d4:	d016      	beq.n	8004304 <_vfiprintf_r+0x124>
 80042d6:	002e      	movs	r6, r5
 80042d8:	2100      	movs	r1, #0
 80042da:	200a      	movs	r0, #10
 80042dc:	68e3      	ldr	r3, [r4, #12]
 80042de:	7832      	ldrb	r2, [r6, #0]
 80042e0:	1c75      	adds	r5, r6, #1
 80042e2:	3a30      	subs	r2, #48	@ 0x30
 80042e4:	2a09      	cmp	r2, #9
 80042e6:	d950      	bls.n	800438a <_vfiprintf_r+0x1aa>
 80042e8:	2900      	cmp	r1, #0
 80042ea:	d111      	bne.n	8004310 <_vfiprintf_r+0x130>
 80042ec:	e017      	b.n	800431e <_vfiprintf_r+0x13e>
 80042ee:	3601      	adds	r6, #1
 80042f0:	e7af      	b.n	8004252 <_vfiprintf_r+0x72>
 80042f2:	9b05      	ldr	r3, [sp, #20]
 80042f4:	6822      	ldr	r2, [r4, #0]
 80042f6:	1ac0      	subs	r0, r0, r3
 80042f8:	2301      	movs	r3, #1
 80042fa:	4083      	lsls	r3, r0
 80042fc:	4313      	orrs	r3, r2
 80042fe:	0035      	movs	r5, r6
 8004300:	6023      	str	r3, [r4, #0]
 8004302:	e7cc      	b.n	800429e <_vfiprintf_r+0xbe>
 8004304:	9b07      	ldr	r3, [sp, #28]
 8004306:	1d19      	adds	r1, r3, #4
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	9107      	str	r1, [sp, #28]
 800430c:	2b00      	cmp	r3, #0
 800430e:	db01      	blt.n	8004314 <_vfiprintf_r+0x134>
 8004310:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004312:	e004      	b.n	800431e <_vfiprintf_r+0x13e>
 8004314:	425b      	negs	r3, r3
 8004316:	60e3      	str	r3, [r4, #12]
 8004318:	2302      	movs	r3, #2
 800431a:	4313      	orrs	r3, r2
 800431c:	6023      	str	r3, [r4, #0]
 800431e:	7833      	ldrb	r3, [r6, #0]
 8004320:	2b2e      	cmp	r3, #46	@ 0x2e
 8004322:	d10c      	bne.n	800433e <_vfiprintf_r+0x15e>
 8004324:	7873      	ldrb	r3, [r6, #1]
 8004326:	2b2a      	cmp	r3, #42	@ 0x2a
 8004328:	d134      	bne.n	8004394 <_vfiprintf_r+0x1b4>
 800432a:	9b07      	ldr	r3, [sp, #28]
 800432c:	3602      	adds	r6, #2
 800432e:	1d1a      	adds	r2, r3, #4
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	9207      	str	r2, [sp, #28]
 8004334:	2b00      	cmp	r3, #0
 8004336:	da01      	bge.n	800433c <_vfiprintf_r+0x15c>
 8004338:	2301      	movs	r3, #1
 800433a:	425b      	negs	r3, r3
 800433c:	9309      	str	r3, [sp, #36]	@ 0x24
 800433e:	4d32      	ldr	r5, [pc, #200]	@ (8004408 <_vfiprintf_r+0x228>)
 8004340:	2203      	movs	r2, #3
 8004342:	0028      	movs	r0, r5
 8004344:	7831      	ldrb	r1, [r6, #0]
 8004346:	f000 fb39 	bl	80049bc <memchr>
 800434a:	2800      	cmp	r0, #0
 800434c:	d006      	beq.n	800435c <_vfiprintf_r+0x17c>
 800434e:	2340      	movs	r3, #64	@ 0x40
 8004350:	1b40      	subs	r0, r0, r5
 8004352:	4083      	lsls	r3, r0
 8004354:	6822      	ldr	r2, [r4, #0]
 8004356:	3601      	adds	r6, #1
 8004358:	4313      	orrs	r3, r2
 800435a:	6023      	str	r3, [r4, #0]
 800435c:	7831      	ldrb	r1, [r6, #0]
 800435e:	2206      	movs	r2, #6
 8004360:	482a      	ldr	r0, [pc, #168]	@ (800440c <_vfiprintf_r+0x22c>)
 8004362:	1c75      	adds	r5, r6, #1
 8004364:	7621      	strb	r1, [r4, #24]
 8004366:	f000 fb29 	bl	80049bc <memchr>
 800436a:	2800      	cmp	r0, #0
 800436c:	d040      	beq.n	80043f0 <_vfiprintf_r+0x210>
 800436e:	4b28      	ldr	r3, [pc, #160]	@ (8004410 <_vfiprintf_r+0x230>)
 8004370:	2b00      	cmp	r3, #0
 8004372:	d122      	bne.n	80043ba <_vfiprintf_r+0x1da>
 8004374:	2207      	movs	r2, #7
 8004376:	9b07      	ldr	r3, [sp, #28]
 8004378:	3307      	adds	r3, #7
 800437a:	4393      	bics	r3, r2
 800437c:	3308      	adds	r3, #8
 800437e:	9307      	str	r3, [sp, #28]
 8004380:	6963      	ldr	r3, [r4, #20]
 8004382:	9a04      	ldr	r2, [sp, #16]
 8004384:	189b      	adds	r3, r3, r2
 8004386:	6163      	str	r3, [r4, #20]
 8004388:	e762      	b.n	8004250 <_vfiprintf_r+0x70>
 800438a:	4343      	muls	r3, r0
 800438c:	002e      	movs	r6, r5
 800438e:	2101      	movs	r1, #1
 8004390:	189b      	adds	r3, r3, r2
 8004392:	e7a4      	b.n	80042de <_vfiprintf_r+0xfe>
 8004394:	2300      	movs	r3, #0
 8004396:	200a      	movs	r0, #10
 8004398:	0019      	movs	r1, r3
 800439a:	3601      	adds	r6, #1
 800439c:	6063      	str	r3, [r4, #4]
 800439e:	7832      	ldrb	r2, [r6, #0]
 80043a0:	1c75      	adds	r5, r6, #1
 80043a2:	3a30      	subs	r2, #48	@ 0x30
 80043a4:	2a09      	cmp	r2, #9
 80043a6:	d903      	bls.n	80043b0 <_vfiprintf_r+0x1d0>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d0c8      	beq.n	800433e <_vfiprintf_r+0x15e>
 80043ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80043ae:	e7c6      	b.n	800433e <_vfiprintf_r+0x15e>
 80043b0:	4341      	muls	r1, r0
 80043b2:	002e      	movs	r6, r5
 80043b4:	2301      	movs	r3, #1
 80043b6:	1889      	adds	r1, r1, r2
 80043b8:	e7f1      	b.n	800439e <_vfiprintf_r+0x1be>
 80043ba:	aa07      	add	r2, sp, #28
 80043bc:	9200      	str	r2, [sp, #0]
 80043be:	0021      	movs	r1, r4
 80043c0:	003a      	movs	r2, r7
 80043c2:	4b14      	ldr	r3, [pc, #80]	@ (8004414 <_vfiprintf_r+0x234>)
 80043c4:	9803      	ldr	r0, [sp, #12]
 80043c6:	e000      	b.n	80043ca <_vfiprintf_r+0x1ea>
 80043c8:	bf00      	nop
 80043ca:	9004      	str	r0, [sp, #16]
 80043cc:	9b04      	ldr	r3, [sp, #16]
 80043ce:	3301      	adds	r3, #1
 80043d0:	d1d6      	bne.n	8004380 <_vfiprintf_r+0x1a0>
 80043d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043d4:	07db      	lsls	r3, r3, #31
 80043d6:	d405      	bmi.n	80043e4 <_vfiprintf_r+0x204>
 80043d8:	89bb      	ldrh	r3, [r7, #12]
 80043da:	059b      	lsls	r3, r3, #22
 80043dc:	d402      	bmi.n	80043e4 <_vfiprintf_r+0x204>
 80043de:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80043e0:	f7ff fdd0 	bl	8003f84 <__retarget_lock_release_recursive>
 80043e4:	89bb      	ldrh	r3, [r7, #12]
 80043e6:	065b      	lsls	r3, r3, #25
 80043e8:	d500      	bpl.n	80043ec <_vfiprintf_r+0x20c>
 80043ea:	e71e      	b.n	800422a <_vfiprintf_r+0x4a>
 80043ec:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80043ee:	e71e      	b.n	800422e <_vfiprintf_r+0x4e>
 80043f0:	aa07      	add	r2, sp, #28
 80043f2:	9200      	str	r2, [sp, #0]
 80043f4:	0021      	movs	r1, r4
 80043f6:	003a      	movs	r2, r7
 80043f8:	4b06      	ldr	r3, [pc, #24]	@ (8004414 <_vfiprintf_r+0x234>)
 80043fa:	9803      	ldr	r0, [sp, #12]
 80043fc:	f000 f87c 	bl	80044f8 <_printf_i>
 8004400:	e7e3      	b.n	80043ca <_vfiprintf_r+0x1ea>
 8004402:	46c0      	nop			@ (mov r8, r8)
 8004404:	08004cd0 	.word	0x08004cd0
 8004408:	08004cd6 	.word	0x08004cd6
 800440c:	08004cda 	.word	0x08004cda
 8004410:	00000000 	.word	0x00000000
 8004414:	080041bb 	.word	0x080041bb

08004418 <_printf_common>:
 8004418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800441a:	0016      	movs	r6, r2
 800441c:	9301      	str	r3, [sp, #4]
 800441e:	688a      	ldr	r2, [r1, #8]
 8004420:	690b      	ldr	r3, [r1, #16]
 8004422:	000c      	movs	r4, r1
 8004424:	9000      	str	r0, [sp, #0]
 8004426:	4293      	cmp	r3, r2
 8004428:	da00      	bge.n	800442c <_printf_common+0x14>
 800442a:	0013      	movs	r3, r2
 800442c:	0022      	movs	r2, r4
 800442e:	6033      	str	r3, [r6, #0]
 8004430:	3243      	adds	r2, #67	@ 0x43
 8004432:	7812      	ldrb	r2, [r2, #0]
 8004434:	2a00      	cmp	r2, #0
 8004436:	d001      	beq.n	800443c <_printf_common+0x24>
 8004438:	3301      	adds	r3, #1
 800443a:	6033      	str	r3, [r6, #0]
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	069b      	lsls	r3, r3, #26
 8004440:	d502      	bpl.n	8004448 <_printf_common+0x30>
 8004442:	6833      	ldr	r3, [r6, #0]
 8004444:	3302      	adds	r3, #2
 8004446:	6033      	str	r3, [r6, #0]
 8004448:	6822      	ldr	r2, [r4, #0]
 800444a:	2306      	movs	r3, #6
 800444c:	0015      	movs	r5, r2
 800444e:	401d      	ands	r5, r3
 8004450:	421a      	tst	r2, r3
 8004452:	d027      	beq.n	80044a4 <_printf_common+0x8c>
 8004454:	0023      	movs	r3, r4
 8004456:	3343      	adds	r3, #67	@ 0x43
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	1e5a      	subs	r2, r3, #1
 800445c:	4193      	sbcs	r3, r2
 800445e:	6822      	ldr	r2, [r4, #0]
 8004460:	0692      	lsls	r2, r2, #26
 8004462:	d430      	bmi.n	80044c6 <_printf_common+0xae>
 8004464:	0022      	movs	r2, r4
 8004466:	9901      	ldr	r1, [sp, #4]
 8004468:	9800      	ldr	r0, [sp, #0]
 800446a:	9d08      	ldr	r5, [sp, #32]
 800446c:	3243      	adds	r2, #67	@ 0x43
 800446e:	47a8      	blx	r5
 8004470:	3001      	adds	r0, #1
 8004472:	d025      	beq.n	80044c0 <_printf_common+0xa8>
 8004474:	2206      	movs	r2, #6
 8004476:	6823      	ldr	r3, [r4, #0]
 8004478:	2500      	movs	r5, #0
 800447a:	4013      	ands	r3, r2
 800447c:	2b04      	cmp	r3, #4
 800447e:	d105      	bne.n	800448c <_printf_common+0x74>
 8004480:	6833      	ldr	r3, [r6, #0]
 8004482:	68e5      	ldr	r5, [r4, #12]
 8004484:	1aed      	subs	r5, r5, r3
 8004486:	43eb      	mvns	r3, r5
 8004488:	17db      	asrs	r3, r3, #31
 800448a:	401d      	ands	r5, r3
 800448c:	68a3      	ldr	r3, [r4, #8]
 800448e:	6922      	ldr	r2, [r4, #16]
 8004490:	4293      	cmp	r3, r2
 8004492:	dd01      	ble.n	8004498 <_printf_common+0x80>
 8004494:	1a9b      	subs	r3, r3, r2
 8004496:	18ed      	adds	r5, r5, r3
 8004498:	2600      	movs	r6, #0
 800449a:	42b5      	cmp	r5, r6
 800449c:	d120      	bne.n	80044e0 <_printf_common+0xc8>
 800449e:	2000      	movs	r0, #0
 80044a0:	e010      	b.n	80044c4 <_printf_common+0xac>
 80044a2:	3501      	adds	r5, #1
 80044a4:	68e3      	ldr	r3, [r4, #12]
 80044a6:	6832      	ldr	r2, [r6, #0]
 80044a8:	1a9b      	subs	r3, r3, r2
 80044aa:	42ab      	cmp	r3, r5
 80044ac:	ddd2      	ble.n	8004454 <_printf_common+0x3c>
 80044ae:	0022      	movs	r2, r4
 80044b0:	2301      	movs	r3, #1
 80044b2:	9901      	ldr	r1, [sp, #4]
 80044b4:	9800      	ldr	r0, [sp, #0]
 80044b6:	9f08      	ldr	r7, [sp, #32]
 80044b8:	3219      	adds	r2, #25
 80044ba:	47b8      	blx	r7
 80044bc:	3001      	adds	r0, #1
 80044be:	d1f0      	bne.n	80044a2 <_printf_common+0x8a>
 80044c0:	2001      	movs	r0, #1
 80044c2:	4240      	negs	r0, r0
 80044c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80044c6:	2030      	movs	r0, #48	@ 0x30
 80044c8:	18e1      	adds	r1, r4, r3
 80044ca:	3143      	adds	r1, #67	@ 0x43
 80044cc:	7008      	strb	r0, [r1, #0]
 80044ce:	0021      	movs	r1, r4
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	3145      	adds	r1, #69	@ 0x45
 80044d4:	7809      	ldrb	r1, [r1, #0]
 80044d6:	18a2      	adds	r2, r4, r2
 80044d8:	3243      	adds	r2, #67	@ 0x43
 80044da:	3302      	adds	r3, #2
 80044dc:	7011      	strb	r1, [r2, #0]
 80044de:	e7c1      	b.n	8004464 <_printf_common+0x4c>
 80044e0:	0022      	movs	r2, r4
 80044e2:	2301      	movs	r3, #1
 80044e4:	9901      	ldr	r1, [sp, #4]
 80044e6:	9800      	ldr	r0, [sp, #0]
 80044e8:	9f08      	ldr	r7, [sp, #32]
 80044ea:	321a      	adds	r2, #26
 80044ec:	47b8      	blx	r7
 80044ee:	3001      	adds	r0, #1
 80044f0:	d0e6      	beq.n	80044c0 <_printf_common+0xa8>
 80044f2:	3601      	adds	r6, #1
 80044f4:	e7d1      	b.n	800449a <_printf_common+0x82>
	...

080044f8 <_printf_i>:
 80044f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044fa:	b08b      	sub	sp, #44	@ 0x2c
 80044fc:	9206      	str	r2, [sp, #24]
 80044fe:	000a      	movs	r2, r1
 8004500:	3243      	adds	r2, #67	@ 0x43
 8004502:	9307      	str	r3, [sp, #28]
 8004504:	9005      	str	r0, [sp, #20]
 8004506:	9203      	str	r2, [sp, #12]
 8004508:	7e0a      	ldrb	r2, [r1, #24]
 800450a:	000c      	movs	r4, r1
 800450c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800450e:	2a78      	cmp	r2, #120	@ 0x78
 8004510:	d809      	bhi.n	8004526 <_printf_i+0x2e>
 8004512:	2a62      	cmp	r2, #98	@ 0x62
 8004514:	d80b      	bhi.n	800452e <_printf_i+0x36>
 8004516:	2a00      	cmp	r2, #0
 8004518:	d100      	bne.n	800451c <_printf_i+0x24>
 800451a:	e0bc      	b.n	8004696 <_printf_i+0x19e>
 800451c:	497b      	ldr	r1, [pc, #492]	@ (800470c <_printf_i+0x214>)
 800451e:	9104      	str	r1, [sp, #16]
 8004520:	2a58      	cmp	r2, #88	@ 0x58
 8004522:	d100      	bne.n	8004526 <_printf_i+0x2e>
 8004524:	e090      	b.n	8004648 <_printf_i+0x150>
 8004526:	0025      	movs	r5, r4
 8004528:	3542      	adds	r5, #66	@ 0x42
 800452a:	702a      	strb	r2, [r5, #0]
 800452c:	e022      	b.n	8004574 <_printf_i+0x7c>
 800452e:	0010      	movs	r0, r2
 8004530:	3863      	subs	r0, #99	@ 0x63
 8004532:	2815      	cmp	r0, #21
 8004534:	d8f7      	bhi.n	8004526 <_printf_i+0x2e>
 8004536:	f7fb fde3 	bl	8000100 <__gnu_thumb1_case_shi>
 800453a:	0016      	.short	0x0016
 800453c:	fff6001f 	.word	0xfff6001f
 8004540:	fff6fff6 	.word	0xfff6fff6
 8004544:	001ffff6 	.word	0x001ffff6
 8004548:	fff6fff6 	.word	0xfff6fff6
 800454c:	fff6fff6 	.word	0xfff6fff6
 8004550:	003600a1 	.word	0x003600a1
 8004554:	fff60080 	.word	0xfff60080
 8004558:	00b2fff6 	.word	0x00b2fff6
 800455c:	0036fff6 	.word	0x0036fff6
 8004560:	fff6fff6 	.word	0xfff6fff6
 8004564:	0084      	.short	0x0084
 8004566:	0025      	movs	r5, r4
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	3542      	adds	r5, #66	@ 0x42
 800456c:	1d11      	adds	r1, r2, #4
 800456e:	6019      	str	r1, [r3, #0]
 8004570:	6813      	ldr	r3, [r2, #0]
 8004572:	702b      	strb	r3, [r5, #0]
 8004574:	2301      	movs	r3, #1
 8004576:	e0a0      	b.n	80046ba <_printf_i+0x1c2>
 8004578:	6818      	ldr	r0, [r3, #0]
 800457a:	6809      	ldr	r1, [r1, #0]
 800457c:	1d02      	adds	r2, r0, #4
 800457e:	060d      	lsls	r5, r1, #24
 8004580:	d50b      	bpl.n	800459a <_printf_i+0xa2>
 8004582:	6806      	ldr	r6, [r0, #0]
 8004584:	601a      	str	r2, [r3, #0]
 8004586:	2e00      	cmp	r6, #0
 8004588:	da03      	bge.n	8004592 <_printf_i+0x9a>
 800458a:	232d      	movs	r3, #45	@ 0x2d
 800458c:	9a03      	ldr	r2, [sp, #12]
 800458e:	4276      	negs	r6, r6
 8004590:	7013      	strb	r3, [r2, #0]
 8004592:	4b5e      	ldr	r3, [pc, #376]	@ (800470c <_printf_i+0x214>)
 8004594:	270a      	movs	r7, #10
 8004596:	9304      	str	r3, [sp, #16]
 8004598:	e018      	b.n	80045cc <_printf_i+0xd4>
 800459a:	6806      	ldr	r6, [r0, #0]
 800459c:	601a      	str	r2, [r3, #0]
 800459e:	0649      	lsls	r1, r1, #25
 80045a0:	d5f1      	bpl.n	8004586 <_printf_i+0x8e>
 80045a2:	b236      	sxth	r6, r6
 80045a4:	e7ef      	b.n	8004586 <_printf_i+0x8e>
 80045a6:	6808      	ldr	r0, [r1, #0]
 80045a8:	6819      	ldr	r1, [r3, #0]
 80045aa:	c940      	ldmia	r1!, {r6}
 80045ac:	0605      	lsls	r5, r0, #24
 80045ae:	d402      	bmi.n	80045b6 <_printf_i+0xbe>
 80045b0:	0640      	lsls	r0, r0, #25
 80045b2:	d500      	bpl.n	80045b6 <_printf_i+0xbe>
 80045b4:	b2b6      	uxth	r6, r6
 80045b6:	6019      	str	r1, [r3, #0]
 80045b8:	4b54      	ldr	r3, [pc, #336]	@ (800470c <_printf_i+0x214>)
 80045ba:	270a      	movs	r7, #10
 80045bc:	9304      	str	r3, [sp, #16]
 80045be:	2a6f      	cmp	r2, #111	@ 0x6f
 80045c0:	d100      	bne.n	80045c4 <_printf_i+0xcc>
 80045c2:	3f02      	subs	r7, #2
 80045c4:	0023      	movs	r3, r4
 80045c6:	2200      	movs	r2, #0
 80045c8:	3343      	adds	r3, #67	@ 0x43
 80045ca:	701a      	strb	r2, [r3, #0]
 80045cc:	6863      	ldr	r3, [r4, #4]
 80045ce:	60a3      	str	r3, [r4, #8]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	db03      	blt.n	80045dc <_printf_i+0xe4>
 80045d4:	2104      	movs	r1, #4
 80045d6:	6822      	ldr	r2, [r4, #0]
 80045d8:	438a      	bics	r2, r1
 80045da:	6022      	str	r2, [r4, #0]
 80045dc:	2e00      	cmp	r6, #0
 80045de:	d102      	bne.n	80045e6 <_printf_i+0xee>
 80045e0:	9d03      	ldr	r5, [sp, #12]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d00c      	beq.n	8004600 <_printf_i+0x108>
 80045e6:	9d03      	ldr	r5, [sp, #12]
 80045e8:	0030      	movs	r0, r6
 80045ea:	0039      	movs	r1, r7
 80045ec:	f7fb fe18 	bl	8000220 <__aeabi_uidivmod>
 80045f0:	9b04      	ldr	r3, [sp, #16]
 80045f2:	3d01      	subs	r5, #1
 80045f4:	5c5b      	ldrb	r3, [r3, r1]
 80045f6:	702b      	strb	r3, [r5, #0]
 80045f8:	0033      	movs	r3, r6
 80045fa:	0006      	movs	r6, r0
 80045fc:	429f      	cmp	r7, r3
 80045fe:	d9f3      	bls.n	80045e8 <_printf_i+0xf0>
 8004600:	2f08      	cmp	r7, #8
 8004602:	d109      	bne.n	8004618 <_printf_i+0x120>
 8004604:	6823      	ldr	r3, [r4, #0]
 8004606:	07db      	lsls	r3, r3, #31
 8004608:	d506      	bpl.n	8004618 <_printf_i+0x120>
 800460a:	6862      	ldr	r2, [r4, #4]
 800460c:	6923      	ldr	r3, [r4, #16]
 800460e:	429a      	cmp	r2, r3
 8004610:	dc02      	bgt.n	8004618 <_printf_i+0x120>
 8004612:	2330      	movs	r3, #48	@ 0x30
 8004614:	3d01      	subs	r5, #1
 8004616:	702b      	strb	r3, [r5, #0]
 8004618:	9b03      	ldr	r3, [sp, #12]
 800461a:	1b5b      	subs	r3, r3, r5
 800461c:	6123      	str	r3, [r4, #16]
 800461e:	9b07      	ldr	r3, [sp, #28]
 8004620:	0021      	movs	r1, r4
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	9805      	ldr	r0, [sp, #20]
 8004626:	9b06      	ldr	r3, [sp, #24]
 8004628:	aa09      	add	r2, sp, #36	@ 0x24
 800462a:	f7ff fef5 	bl	8004418 <_printf_common>
 800462e:	3001      	adds	r0, #1
 8004630:	d148      	bne.n	80046c4 <_printf_i+0x1cc>
 8004632:	2001      	movs	r0, #1
 8004634:	4240      	negs	r0, r0
 8004636:	b00b      	add	sp, #44	@ 0x2c
 8004638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800463a:	2220      	movs	r2, #32
 800463c:	6809      	ldr	r1, [r1, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	6022      	str	r2, [r4, #0]
 8004642:	2278      	movs	r2, #120	@ 0x78
 8004644:	4932      	ldr	r1, [pc, #200]	@ (8004710 <_printf_i+0x218>)
 8004646:	9104      	str	r1, [sp, #16]
 8004648:	0021      	movs	r1, r4
 800464a:	3145      	adds	r1, #69	@ 0x45
 800464c:	700a      	strb	r2, [r1, #0]
 800464e:	6819      	ldr	r1, [r3, #0]
 8004650:	6822      	ldr	r2, [r4, #0]
 8004652:	c940      	ldmia	r1!, {r6}
 8004654:	0610      	lsls	r0, r2, #24
 8004656:	d402      	bmi.n	800465e <_printf_i+0x166>
 8004658:	0650      	lsls	r0, r2, #25
 800465a:	d500      	bpl.n	800465e <_printf_i+0x166>
 800465c:	b2b6      	uxth	r6, r6
 800465e:	6019      	str	r1, [r3, #0]
 8004660:	07d3      	lsls	r3, r2, #31
 8004662:	d502      	bpl.n	800466a <_printf_i+0x172>
 8004664:	2320      	movs	r3, #32
 8004666:	4313      	orrs	r3, r2
 8004668:	6023      	str	r3, [r4, #0]
 800466a:	2e00      	cmp	r6, #0
 800466c:	d001      	beq.n	8004672 <_printf_i+0x17a>
 800466e:	2710      	movs	r7, #16
 8004670:	e7a8      	b.n	80045c4 <_printf_i+0xcc>
 8004672:	2220      	movs	r2, #32
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	4393      	bics	r3, r2
 8004678:	6023      	str	r3, [r4, #0]
 800467a:	e7f8      	b.n	800466e <_printf_i+0x176>
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	680d      	ldr	r5, [r1, #0]
 8004680:	1d10      	adds	r0, r2, #4
 8004682:	6949      	ldr	r1, [r1, #20]
 8004684:	6018      	str	r0, [r3, #0]
 8004686:	6813      	ldr	r3, [r2, #0]
 8004688:	062e      	lsls	r6, r5, #24
 800468a:	d501      	bpl.n	8004690 <_printf_i+0x198>
 800468c:	6019      	str	r1, [r3, #0]
 800468e:	e002      	b.n	8004696 <_printf_i+0x19e>
 8004690:	066d      	lsls	r5, r5, #25
 8004692:	d5fb      	bpl.n	800468c <_printf_i+0x194>
 8004694:	8019      	strh	r1, [r3, #0]
 8004696:	2300      	movs	r3, #0
 8004698:	9d03      	ldr	r5, [sp, #12]
 800469a:	6123      	str	r3, [r4, #16]
 800469c:	e7bf      	b.n	800461e <_printf_i+0x126>
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	1d11      	adds	r1, r2, #4
 80046a2:	6019      	str	r1, [r3, #0]
 80046a4:	6815      	ldr	r5, [r2, #0]
 80046a6:	2100      	movs	r1, #0
 80046a8:	0028      	movs	r0, r5
 80046aa:	6862      	ldr	r2, [r4, #4]
 80046ac:	f000 f986 	bl	80049bc <memchr>
 80046b0:	2800      	cmp	r0, #0
 80046b2:	d001      	beq.n	80046b8 <_printf_i+0x1c0>
 80046b4:	1b40      	subs	r0, r0, r5
 80046b6:	6060      	str	r0, [r4, #4]
 80046b8:	6863      	ldr	r3, [r4, #4]
 80046ba:	6123      	str	r3, [r4, #16]
 80046bc:	2300      	movs	r3, #0
 80046be:	9a03      	ldr	r2, [sp, #12]
 80046c0:	7013      	strb	r3, [r2, #0]
 80046c2:	e7ac      	b.n	800461e <_printf_i+0x126>
 80046c4:	002a      	movs	r2, r5
 80046c6:	6923      	ldr	r3, [r4, #16]
 80046c8:	9906      	ldr	r1, [sp, #24]
 80046ca:	9805      	ldr	r0, [sp, #20]
 80046cc:	9d07      	ldr	r5, [sp, #28]
 80046ce:	47a8      	blx	r5
 80046d0:	3001      	adds	r0, #1
 80046d2:	d0ae      	beq.n	8004632 <_printf_i+0x13a>
 80046d4:	6823      	ldr	r3, [r4, #0]
 80046d6:	079b      	lsls	r3, r3, #30
 80046d8:	d415      	bmi.n	8004706 <_printf_i+0x20e>
 80046da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046dc:	68e0      	ldr	r0, [r4, #12]
 80046de:	4298      	cmp	r0, r3
 80046e0:	daa9      	bge.n	8004636 <_printf_i+0x13e>
 80046e2:	0018      	movs	r0, r3
 80046e4:	e7a7      	b.n	8004636 <_printf_i+0x13e>
 80046e6:	0022      	movs	r2, r4
 80046e8:	2301      	movs	r3, #1
 80046ea:	9906      	ldr	r1, [sp, #24]
 80046ec:	9805      	ldr	r0, [sp, #20]
 80046ee:	9e07      	ldr	r6, [sp, #28]
 80046f0:	3219      	adds	r2, #25
 80046f2:	47b0      	blx	r6
 80046f4:	3001      	adds	r0, #1
 80046f6:	d09c      	beq.n	8004632 <_printf_i+0x13a>
 80046f8:	3501      	adds	r5, #1
 80046fa:	68e3      	ldr	r3, [r4, #12]
 80046fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046fe:	1a9b      	subs	r3, r3, r2
 8004700:	42ab      	cmp	r3, r5
 8004702:	dcf0      	bgt.n	80046e6 <_printf_i+0x1ee>
 8004704:	e7e9      	b.n	80046da <_printf_i+0x1e2>
 8004706:	2500      	movs	r5, #0
 8004708:	e7f7      	b.n	80046fa <_printf_i+0x202>
 800470a:	46c0      	nop			@ (mov r8, r8)
 800470c:	08004ce1 	.word	0x08004ce1
 8004710:	08004cf2 	.word	0x08004cf2

08004714 <__sflush_r>:
 8004714:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004716:	220c      	movs	r2, #12
 8004718:	5e8b      	ldrsh	r3, [r1, r2]
 800471a:	0005      	movs	r5, r0
 800471c:	000c      	movs	r4, r1
 800471e:	071a      	lsls	r2, r3, #28
 8004720:	d456      	bmi.n	80047d0 <__sflush_r+0xbc>
 8004722:	684a      	ldr	r2, [r1, #4]
 8004724:	2a00      	cmp	r2, #0
 8004726:	dc02      	bgt.n	800472e <__sflush_r+0x1a>
 8004728:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800472a:	2a00      	cmp	r2, #0
 800472c:	dd4e      	ble.n	80047cc <__sflush_r+0xb8>
 800472e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004730:	2f00      	cmp	r7, #0
 8004732:	d04b      	beq.n	80047cc <__sflush_r+0xb8>
 8004734:	2200      	movs	r2, #0
 8004736:	2080      	movs	r0, #128	@ 0x80
 8004738:	682e      	ldr	r6, [r5, #0]
 800473a:	602a      	str	r2, [r5, #0]
 800473c:	001a      	movs	r2, r3
 800473e:	0140      	lsls	r0, r0, #5
 8004740:	6a21      	ldr	r1, [r4, #32]
 8004742:	4002      	ands	r2, r0
 8004744:	4203      	tst	r3, r0
 8004746:	d033      	beq.n	80047b0 <__sflush_r+0x9c>
 8004748:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	075b      	lsls	r3, r3, #29
 800474e:	d506      	bpl.n	800475e <__sflush_r+0x4a>
 8004750:	6863      	ldr	r3, [r4, #4]
 8004752:	1ad2      	subs	r2, r2, r3
 8004754:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <__sflush_r+0x4a>
 800475a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800475c:	1ad2      	subs	r2, r2, r3
 800475e:	2300      	movs	r3, #0
 8004760:	0028      	movs	r0, r5
 8004762:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004764:	6a21      	ldr	r1, [r4, #32]
 8004766:	47b8      	blx	r7
 8004768:	89a2      	ldrh	r2, [r4, #12]
 800476a:	1c43      	adds	r3, r0, #1
 800476c:	d106      	bne.n	800477c <__sflush_r+0x68>
 800476e:	6829      	ldr	r1, [r5, #0]
 8004770:	291d      	cmp	r1, #29
 8004772:	d846      	bhi.n	8004802 <__sflush_r+0xee>
 8004774:	4b29      	ldr	r3, [pc, #164]	@ (800481c <__sflush_r+0x108>)
 8004776:	410b      	asrs	r3, r1
 8004778:	07db      	lsls	r3, r3, #31
 800477a:	d442      	bmi.n	8004802 <__sflush_r+0xee>
 800477c:	2300      	movs	r3, #0
 800477e:	6063      	str	r3, [r4, #4]
 8004780:	6923      	ldr	r3, [r4, #16]
 8004782:	6023      	str	r3, [r4, #0]
 8004784:	04d2      	lsls	r2, r2, #19
 8004786:	d505      	bpl.n	8004794 <__sflush_r+0x80>
 8004788:	1c43      	adds	r3, r0, #1
 800478a:	d102      	bne.n	8004792 <__sflush_r+0x7e>
 800478c:	682b      	ldr	r3, [r5, #0]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d100      	bne.n	8004794 <__sflush_r+0x80>
 8004792:	6560      	str	r0, [r4, #84]	@ 0x54
 8004794:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004796:	602e      	str	r6, [r5, #0]
 8004798:	2900      	cmp	r1, #0
 800479a:	d017      	beq.n	80047cc <__sflush_r+0xb8>
 800479c:	0023      	movs	r3, r4
 800479e:	3344      	adds	r3, #68	@ 0x44
 80047a0:	4299      	cmp	r1, r3
 80047a2:	d002      	beq.n	80047aa <__sflush_r+0x96>
 80047a4:	0028      	movs	r0, r5
 80047a6:	f7ff fbf7 	bl	8003f98 <_free_r>
 80047aa:	2300      	movs	r3, #0
 80047ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80047ae:	e00d      	b.n	80047cc <__sflush_r+0xb8>
 80047b0:	2301      	movs	r3, #1
 80047b2:	0028      	movs	r0, r5
 80047b4:	47b8      	blx	r7
 80047b6:	0002      	movs	r2, r0
 80047b8:	1c43      	adds	r3, r0, #1
 80047ba:	d1c6      	bne.n	800474a <__sflush_r+0x36>
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0c3      	beq.n	800474a <__sflush_r+0x36>
 80047c2:	2b1d      	cmp	r3, #29
 80047c4:	d001      	beq.n	80047ca <__sflush_r+0xb6>
 80047c6:	2b16      	cmp	r3, #22
 80047c8:	d11a      	bne.n	8004800 <__sflush_r+0xec>
 80047ca:	602e      	str	r6, [r5, #0]
 80047cc:	2000      	movs	r0, #0
 80047ce:	e01e      	b.n	800480e <__sflush_r+0xfa>
 80047d0:	690e      	ldr	r6, [r1, #16]
 80047d2:	2e00      	cmp	r6, #0
 80047d4:	d0fa      	beq.n	80047cc <__sflush_r+0xb8>
 80047d6:	680f      	ldr	r7, [r1, #0]
 80047d8:	600e      	str	r6, [r1, #0]
 80047da:	1bba      	subs	r2, r7, r6
 80047dc:	9201      	str	r2, [sp, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	079b      	lsls	r3, r3, #30
 80047e2:	d100      	bne.n	80047e6 <__sflush_r+0xd2>
 80047e4:	694a      	ldr	r2, [r1, #20]
 80047e6:	60a2      	str	r2, [r4, #8]
 80047e8:	9b01      	ldr	r3, [sp, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	ddee      	ble.n	80047cc <__sflush_r+0xb8>
 80047ee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80047f0:	0032      	movs	r2, r6
 80047f2:	001f      	movs	r7, r3
 80047f4:	0028      	movs	r0, r5
 80047f6:	9b01      	ldr	r3, [sp, #4]
 80047f8:	6a21      	ldr	r1, [r4, #32]
 80047fa:	47b8      	blx	r7
 80047fc:	2800      	cmp	r0, #0
 80047fe:	dc07      	bgt.n	8004810 <__sflush_r+0xfc>
 8004800:	89a2      	ldrh	r2, [r4, #12]
 8004802:	2340      	movs	r3, #64	@ 0x40
 8004804:	2001      	movs	r0, #1
 8004806:	4313      	orrs	r3, r2
 8004808:	b21b      	sxth	r3, r3
 800480a:	81a3      	strh	r3, [r4, #12]
 800480c:	4240      	negs	r0, r0
 800480e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004810:	9b01      	ldr	r3, [sp, #4]
 8004812:	1836      	adds	r6, r6, r0
 8004814:	1a1b      	subs	r3, r3, r0
 8004816:	9301      	str	r3, [sp, #4]
 8004818:	e7e6      	b.n	80047e8 <__sflush_r+0xd4>
 800481a:	46c0      	nop			@ (mov r8, r8)
 800481c:	dfbffffe 	.word	0xdfbffffe

08004820 <_fflush_r>:
 8004820:	690b      	ldr	r3, [r1, #16]
 8004822:	b570      	push	{r4, r5, r6, lr}
 8004824:	0005      	movs	r5, r0
 8004826:	000c      	movs	r4, r1
 8004828:	2b00      	cmp	r3, #0
 800482a:	d102      	bne.n	8004832 <_fflush_r+0x12>
 800482c:	2500      	movs	r5, #0
 800482e:	0028      	movs	r0, r5
 8004830:	bd70      	pop	{r4, r5, r6, pc}
 8004832:	2800      	cmp	r0, #0
 8004834:	d004      	beq.n	8004840 <_fflush_r+0x20>
 8004836:	6a03      	ldr	r3, [r0, #32]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d101      	bne.n	8004840 <_fflush_r+0x20>
 800483c:	f7ff f990 	bl	8003b60 <__sinit>
 8004840:	220c      	movs	r2, #12
 8004842:	5ea3      	ldrsh	r3, [r4, r2]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0f1      	beq.n	800482c <_fflush_r+0xc>
 8004848:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800484a:	07d2      	lsls	r2, r2, #31
 800484c:	d404      	bmi.n	8004858 <_fflush_r+0x38>
 800484e:	059b      	lsls	r3, r3, #22
 8004850:	d402      	bmi.n	8004858 <_fflush_r+0x38>
 8004852:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004854:	f7ff fb95 	bl	8003f82 <__retarget_lock_acquire_recursive>
 8004858:	0028      	movs	r0, r5
 800485a:	0021      	movs	r1, r4
 800485c:	f7ff ff5a 	bl	8004714 <__sflush_r>
 8004860:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004862:	0005      	movs	r5, r0
 8004864:	07db      	lsls	r3, r3, #31
 8004866:	d4e2      	bmi.n	800482e <_fflush_r+0xe>
 8004868:	89a3      	ldrh	r3, [r4, #12]
 800486a:	059b      	lsls	r3, r3, #22
 800486c:	d4df      	bmi.n	800482e <_fflush_r+0xe>
 800486e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004870:	f7ff fb88 	bl	8003f84 <__retarget_lock_release_recursive>
 8004874:	e7db      	b.n	800482e <_fflush_r+0xe>
	...

08004878 <__swhatbuf_r>:
 8004878:	b570      	push	{r4, r5, r6, lr}
 800487a:	000e      	movs	r6, r1
 800487c:	001d      	movs	r5, r3
 800487e:	230e      	movs	r3, #14
 8004880:	5ec9      	ldrsh	r1, [r1, r3]
 8004882:	0014      	movs	r4, r2
 8004884:	b096      	sub	sp, #88	@ 0x58
 8004886:	2900      	cmp	r1, #0
 8004888:	da0c      	bge.n	80048a4 <__swhatbuf_r+0x2c>
 800488a:	89b2      	ldrh	r2, [r6, #12]
 800488c:	2380      	movs	r3, #128	@ 0x80
 800488e:	0011      	movs	r1, r2
 8004890:	4019      	ands	r1, r3
 8004892:	421a      	tst	r2, r3
 8004894:	d114      	bne.n	80048c0 <__swhatbuf_r+0x48>
 8004896:	2380      	movs	r3, #128	@ 0x80
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	2000      	movs	r0, #0
 800489c:	6029      	str	r1, [r5, #0]
 800489e:	6023      	str	r3, [r4, #0]
 80048a0:	b016      	add	sp, #88	@ 0x58
 80048a2:	bd70      	pop	{r4, r5, r6, pc}
 80048a4:	466a      	mov	r2, sp
 80048a6:	f000 f853 	bl	8004950 <_fstat_r>
 80048aa:	2800      	cmp	r0, #0
 80048ac:	dbed      	blt.n	800488a <__swhatbuf_r+0x12>
 80048ae:	23f0      	movs	r3, #240	@ 0xf0
 80048b0:	9901      	ldr	r1, [sp, #4]
 80048b2:	021b      	lsls	r3, r3, #8
 80048b4:	4019      	ands	r1, r3
 80048b6:	4b04      	ldr	r3, [pc, #16]	@ (80048c8 <__swhatbuf_r+0x50>)
 80048b8:	18c9      	adds	r1, r1, r3
 80048ba:	424b      	negs	r3, r1
 80048bc:	4159      	adcs	r1, r3
 80048be:	e7ea      	b.n	8004896 <__swhatbuf_r+0x1e>
 80048c0:	2100      	movs	r1, #0
 80048c2:	2340      	movs	r3, #64	@ 0x40
 80048c4:	e7e9      	b.n	800489a <__swhatbuf_r+0x22>
 80048c6:	46c0      	nop			@ (mov r8, r8)
 80048c8:	ffffe000 	.word	0xffffe000

080048cc <__smakebuf_r>:
 80048cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048ce:	2602      	movs	r6, #2
 80048d0:	898b      	ldrh	r3, [r1, #12]
 80048d2:	0005      	movs	r5, r0
 80048d4:	000c      	movs	r4, r1
 80048d6:	b085      	sub	sp, #20
 80048d8:	4233      	tst	r3, r6
 80048da:	d007      	beq.n	80048ec <__smakebuf_r+0x20>
 80048dc:	0023      	movs	r3, r4
 80048de:	3347      	adds	r3, #71	@ 0x47
 80048e0:	6023      	str	r3, [r4, #0]
 80048e2:	6123      	str	r3, [r4, #16]
 80048e4:	2301      	movs	r3, #1
 80048e6:	6163      	str	r3, [r4, #20]
 80048e8:	b005      	add	sp, #20
 80048ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048ec:	ab03      	add	r3, sp, #12
 80048ee:	aa02      	add	r2, sp, #8
 80048f0:	f7ff ffc2 	bl	8004878 <__swhatbuf_r>
 80048f4:	9f02      	ldr	r7, [sp, #8]
 80048f6:	9001      	str	r0, [sp, #4]
 80048f8:	0039      	movs	r1, r7
 80048fa:	0028      	movs	r0, r5
 80048fc:	f7ff fbb8 	bl	8004070 <_malloc_r>
 8004900:	2800      	cmp	r0, #0
 8004902:	d108      	bne.n	8004916 <__smakebuf_r+0x4a>
 8004904:	220c      	movs	r2, #12
 8004906:	5ea3      	ldrsh	r3, [r4, r2]
 8004908:	059a      	lsls	r2, r3, #22
 800490a:	d4ed      	bmi.n	80048e8 <__smakebuf_r+0x1c>
 800490c:	2203      	movs	r2, #3
 800490e:	4393      	bics	r3, r2
 8004910:	431e      	orrs	r6, r3
 8004912:	81a6      	strh	r6, [r4, #12]
 8004914:	e7e2      	b.n	80048dc <__smakebuf_r+0x10>
 8004916:	2380      	movs	r3, #128	@ 0x80
 8004918:	89a2      	ldrh	r2, [r4, #12]
 800491a:	6020      	str	r0, [r4, #0]
 800491c:	4313      	orrs	r3, r2
 800491e:	81a3      	strh	r3, [r4, #12]
 8004920:	9b03      	ldr	r3, [sp, #12]
 8004922:	6120      	str	r0, [r4, #16]
 8004924:	6167      	str	r7, [r4, #20]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00c      	beq.n	8004944 <__smakebuf_r+0x78>
 800492a:	0028      	movs	r0, r5
 800492c:	230e      	movs	r3, #14
 800492e:	5ee1      	ldrsh	r1, [r4, r3]
 8004930:	f000 f820 	bl	8004974 <_isatty_r>
 8004934:	2800      	cmp	r0, #0
 8004936:	d005      	beq.n	8004944 <__smakebuf_r+0x78>
 8004938:	2303      	movs	r3, #3
 800493a:	89a2      	ldrh	r2, [r4, #12]
 800493c:	439a      	bics	r2, r3
 800493e:	3b02      	subs	r3, #2
 8004940:	4313      	orrs	r3, r2
 8004942:	81a3      	strh	r3, [r4, #12]
 8004944:	89a3      	ldrh	r3, [r4, #12]
 8004946:	9a01      	ldr	r2, [sp, #4]
 8004948:	4313      	orrs	r3, r2
 800494a:	81a3      	strh	r3, [r4, #12]
 800494c:	e7cc      	b.n	80048e8 <__smakebuf_r+0x1c>
	...

08004950 <_fstat_r>:
 8004950:	2300      	movs	r3, #0
 8004952:	b570      	push	{r4, r5, r6, lr}
 8004954:	4d06      	ldr	r5, [pc, #24]	@ (8004970 <_fstat_r+0x20>)
 8004956:	0004      	movs	r4, r0
 8004958:	0008      	movs	r0, r1
 800495a:	0011      	movs	r1, r2
 800495c:	602b      	str	r3, [r5, #0]
 800495e:	f7fc fc1d 	bl	800119c <_fstat>
 8004962:	1c43      	adds	r3, r0, #1
 8004964:	d103      	bne.n	800496e <_fstat_r+0x1e>
 8004966:	682b      	ldr	r3, [r5, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d000      	beq.n	800496e <_fstat_r+0x1e>
 800496c:	6023      	str	r3, [r4, #0]
 800496e:	bd70      	pop	{r4, r5, r6, pc}
 8004970:	200002c0 	.word	0x200002c0

08004974 <_isatty_r>:
 8004974:	2300      	movs	r3, #0
 8004976:	b570      	push	{r4, r5, r6, lr}
 8004978:	4d06      	ldr	r5, [pc, #24]	@ (8004994 <_isatty_r+0x20>)
 800497a:	0004      	movs	r4, r0
 800497c:	0008      	movs	r0, r1
 800497e:	602b      	str	r3, [r5, #0]
 8004980:	f7fc fc1a 	bl	80011b8 <_isatty>
 8004984:	1c43      	adds	r3, r0, #1
 8004986:	d103      	bne.n	8004990 <_isatty_r+0x1c>
 8004988:	682b      	ldr	r3, [r5, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d000      	beq.n	8004990 <_isatty_r+0x1c>
 800498e:	6023      	str	r3, [r4, #0]
 8004990:	bd70      	pop	{r4, r5, r6, pc}
 8004992:	46c0      	nop			@ (mov r8, r8)
 8004994:	200002c0 	.word	0x200002c0

08004998 <_sbrk_r>:
 8004998:	2300      	movs	r3, #0
 800499a:	b570      	push	{r4, r5, r6, lr}
 800499c:	4d06      	ldr	r5, [pc, #24]	@ (80049b8 <_sbrk_r+0x20>)
 800499e:	0004      	movs	r4, r0
 80049a0:	0008      	movs	r0, r1
 80049a2:	602b      	str	r3, [r5, #0]
 80049a4:	f7fc fc1c 	bl	80011e0 <_sbrk>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d103      	bne.n	80049b4 <_sbrk_r+0x1c>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d000      	beq.n	80049b4 <_sbrk_r+0x1c>
 80049b2:	6023      	str	r3, [r4, #0]
 80049b4:	bd70      	pop	{r4, r5, r6, pc}
 80049b6:	46c0      	nop			@ (mov r8, r8)
 80049b8:	200002c0 	.word	0x200002c0

080049bc <memchr>:
 80049bc:	b2c9      	uxtb	r1, r1
 80049be:	1882      	adds	r2, r0, r2
 80049c0:	4290      	cmp	r0, r2
 80049c2:	d101      	bne.n	80049c8 <memchr+0xc>
 80049c4:	2000      	movs	r0, #0
 80049c6:	4770      	bx	lr
 80049c8:	7803      	ldrb	r3, [r0, #0]
 80049ca:	428b      	cmp	r3, r1
 80049cc:	d0fb      	beq.n	80049c6 <memchr+0xa>
 80049ce:	3001      	adds	r0, #1
 80049d0:	e7f6      	b.n	80049c0 <memchr+0x4>
	...

080049d4 <_init>:
 80049d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049d6:	46c0      	nop			@ (mov r8, r8)
 80049d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049da:	bc08      	pop	{r3}
 80049dc:	469e      	mov	lr, r3
 80049de:	4770      	bx	lr

080049e0 <_fini>:
 80049e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049e2:	46c0      	nop			@ (mov r8, r8)
 80049e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049e6:	bc08      	pop	{r3}
 80049e8:	469e      	mov	lr, r3
 80049ea:	4770      	bx	lr
