Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  7 18:58:11 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   223 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |    12 |
| >= 16              |    52 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             562 |          214 |
| No           | No                    | Yes                    |             224 |           72 |
| No           | Yes                   | No                     |             679 |          250 |
| Yes          | No                    | No                     |             374 |          143 |
| Yes          | No                    | Yes                    |             349 |           91 |
| Yes          | Yes                   | No                     |            1141 |          338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|           Clock Signal           |                                                          Enable Signal                                                          |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/tx_i_1_n_0                                                                         | WVB_READER/RD_CTRL/SR[0]                                   |                1 |              1 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WFM_ACQ_1/WVB/WR_CTRL/i_rst                                |                2 |              3 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WFM_ACQ_0/WVB/WR_CTRL/i_rst                                |                3 |              3 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__0_n_0                                                                                    | DIG_SPI/SERIAL_CK_0/i_cnt_1_2[5]_i_1__0_n_0                |                1 |              4 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2_n_0                                                                                       | DAC_SPI/SERIAL_CK_0/i_cnt_1_2[8]_i_1_n_0                   |                1 |              4 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/FSM_sequential_fsm[3]_i_1_n_0                                                                                | WVB_READER/RD_CTRL/SR[0]                                   |                2 |              4 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[11]_i_1_n_0                                                                   | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                1 |              4 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/wvb_trig_et_0                                                                                                    |                                                            |                2 |              5 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/wvb_trig_et_1                                                                                                    |                                                            |                2 |              5 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/FSM_sequential_fsm[4]_i_2_n_0                                                               | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                4 |              5 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_2_n_0                                                                        | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/cur_state[4]_i_1_n_0   |                2 |              5 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | CUPPA_0/CRSM_0/y_wr_reg_10                                 |                4 |              6 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | CUPPA_0/wvb_reader_enable_reg_0                            |                2 |              6 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | dig0_mmcm_0/inst/locked                                                                                                         |                                                            |                3 |              6 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_7[0]                                                                                                    |                                                            |                3 |              6 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_4[0]                                                                                                    |                                                            |                3 |              6 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/PTB/sel                                                                                                           | WFM_ACQ_1/WVB/i_rst_0                                      |                2 |              7 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/PTB/sel                                                                                                           | WFM_ACQ_0/WVB/i_rst_0                                      |                2 |              7 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_TX_0/y0_carry__1_n_1                                                                                             | DIG_SPI/SERIAL_TX_0/sr_cnt[7]_i_1_n_0                      |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[15]_i_1_n_0                                                                   | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_RX_0/data[7]_i_1_n_0                                                                                             | WVB_READER/RD_CTRL/SR[0]                                   |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_wr_data[7]_i_1_n_0                                                                    | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en_0                                                                                    | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_SER_0/shift_reg_0                                                                        | WVB_READER/RD_CTRL/SR[0]                                   |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_TX_0/sr_cnt_reg[7]_i_2_n_1                                                                                       | DAC_SPI/SERIAL_TX_0/sr_cnt[7]_i_1__0_n_0                   |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/FT232R_HS_0/RS232_DES_0/rx_fifo_data[7]_i_1_n_0                                                            | WVB_READER/RD_CTRL/SR[0]                                   |                3 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/logic_adr_reg[7]_i_1_n_0                                                                    | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len[15]_i_1_n_0                                                                             | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/len[7]_i_1_n_0                                                                              | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[7]_i_1_n_0                                                                           | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_in[15]_i_1_n_0                                                                          | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_adr_reg[2]_0[1]                                                                                                |                                                            |                2 |              8 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/uart_rsp_data[7]_i_1_n_0                                                                    | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                3 |              9 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0] | WFM_ACQ_1/WVB/i_rst_0                                      |                4 |             10 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/SR[0]     |                9 |             10 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0] | WFM_ACQ_0/WVB/i_rst_0                                      |                4 |             10 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/dpram_a[9]_i_1_n_0                                                                                           | WVB_READER/RD_CTRL/SR[0]                                   |                4 |             10 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/chan_index[4]_i_1_n_0                                                                                                | CUPPA_0/wvb_reader_enable_reg_0                            |                3 |             11 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/dpram_len[11]_i_1__0_n_0                                                                                     | WVB_READER/RD_CTRL/SR[0]                                   |                3 |             11 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/FSM_sequential_fsm_reg[2]_0[0]                                                                               | CUPPA_0/wvb_reader_enable_reg_0                            |                3 |             11 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/dpram_len[11]_i_1_n_0                                                                                                   | WVB_READER/RD_CTRL/SR[0]                                   |                2 |             12 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_1[0]                                                                                                    |                                                            |                4 |             12 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_adr[11]_i_1_n_0                                                                                                | WVB_READER/RD_CTRL/SR[0]                                   |                4 |             12 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WFM_ACQ_0/WVB/i_rst_0                                      |                6 |             12 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WFM_ACQ_1/WVB/i_rst_0                                      |                6 |             12 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_2[0]                                                                                                    |                                                            |                3 |             12 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_8[0]                                                                                                    |                                                            |                7 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_5[0]                                                                                                    |                                                            |                7 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/E[0]                                                                                                             |                                                            |                9 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/wvb_rddone[1]                                                                                                | WFM_ACQ_1/WVB/i_rst_0                                      |                6 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WR_CTRL/sot_cnt_0                                                                                                 | WFM_ACQ_1/WVB/WR_CTRL/cnt0                                 |                4 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WR_CTRL/sot_cnt_0                                                                                                 | WFM_ACQ_0/WVB/WR_CTRL/cnt0                                 |                4 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/E[0]                                                                                                         | WFM_ACQ_0/WVB/i_rst_0                                      |                5 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_9[0]                                                                                                    |                                                            |                7 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/hdr_rd_cnt_reg[0][0]                                                                                         | WFM_ACQ_1/WVB/i_rst_0                                      |                5 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/wvb_rddone[0]                                                                                                | WFM_ACQ_0/WVB/i_rst_0                                      |                3 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_6[0]                                                                                                    |                                                            |                7 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_0[0]                                                                                                    |                                                            |                8 |             15 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_reg_3[0]                                                                                                    |                                                            |                6 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_wr_data[15]_i_1_n_0                                                                                            | WVB_READER/RD_CTRL/SR[0]                                   |                5 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/crc_en                                                                                      | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/rst0      |                5 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/y_adr_reg[2]_0[0]                                                                                                |                                                            |                7 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/CRSM_0/i_rd_data[15]_i_1_n_0                                                                                            |                                                            |                7 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/LOCK_PE/sel                                                                                                             | CUPPA_0/rst_lock_pe_cnt_reg_n_0                            |                4 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/evt_len_reg                                                                                                  | WVB_READER/RD_CTRL/SR[0]                                   |                3 |             16 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_TX_0/sr[15]_i_1__0_n_0                                                                                           |                                                            |                7 |             17 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | WFM_ACQ_0/WVB/i_rst_0                                      |                6 |             20 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | WFM_ACQ_1/WVB/i_rst_0                                      |                5 |             20 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                   | WFM_ACQ_1/WVB/i_rst_0                                      |                5 |             20 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                   | WFM_ACQ_0/WVB/i_rst_0                                      |                8 |             20 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                |                                                            |                7 |             22 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | CUPPA_0/UART_DEBUG_0/FIFO_2048_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                |                                                            |                6 |             22 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | FAKE_CHAN_1/i_rst                                          |                6 |             22 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | FAKE_CHAN_0/i_rst                                          |                6 |             22 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_TX_0/sr[23]_i_1_n_0                                                                                              |                                                            |                9 |             25 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WFM_ACQ_1/CUPPA_TRIG/i_rst_0                               |               13 |             28 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2__0_n_0                                                                                    | DIG_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1__0_n_0               |                8 |             28 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_2_n_0                                                                                       | DAC_SPI/SERIAL_CK_0/i_cnt_1_2[31]_i_1_n_0                  |               10 |             28 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WFM_ACQ_0/CUPPA_TRIG/i_rst_0                               |               17 |             28 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/IILC_SCLK_0/i_dy[2]_i_1__3_n_0                                                                                          | WVB_READER/RD_CTRL/SR[0]                                   |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WBS/wvb_wr_addr_reg0                                                                                              | WFM_ACQ_1/WVB/WR_CTRL/cnt0                                 |               14 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/IILC_SCLK_0/i_dy[2]_i_1__0_n_0                                                                                          | WVB_READER/RD_CTRL/SR[0]                                   |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg0                                                                                          | WFM_ACQ_0/WVB/WR_CTRL/cnt0                                 |               10 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_RX_0/i_cnt_1[31]_i_1_n_0                                                                                         |                                                            |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__1_n_0                                                                                      |                                                            |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_TX_0/i_cnt_1[31]_i_1__0_n_0                                                                                      |                                                            |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/IILC_MISO_0/i_dy[2]_i_1__2_n_0                                                                                          | WVB_READER/RD_CTRL/SR[0]                                   |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/IILC_MOSI_0/i_dy[2]_i_1_n_0                                                                                             | WVB_READER/RD_CTRL/SR[0]                                   |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/IILC_MOSI_0/i_dy[2]_i_1__1_n_0                                                                                          | WVB_READER/RD_CTRL/SR[0]                                   |                9 |             30 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/IILC_MISO_0/i_dy[1]_i_1_n_0                                                                                             | WVB_READER/RD_CTRL/SR[0]                                   |                9 |             31 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/cnt[31]_i_1__3_n_0                                                                                                      | WVB_READER/RD_CTRL/SR[0]                                   |                7 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2__0_n_0                                                                                    | DIG_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1__0_n_0               |                7 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | DIG_SPI/IILC_MISO_0/max_cnt_reg[31]_i_8_0                  |                9 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_RX_0/sr_cnt[0]_i_1__1_n_0                                                                                        | WVB_READER/RD_CTRL/SR[0]                                   |                8 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt[0]_i_1_n_0 |                8 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WR_CTRL/cnt_1                                                                                                     | WFM_ACQ_1/WVB/WR_CTRL/cnt0                                 |                6 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WR_CTRL/cnt_1                                                                                                     | WFM_ACQ_0/WVB/WR_CTRL/cnt0                                 |                6 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/cnt[31]_i_1__2_n_0                                                                                                      | WVB_READER/RD_CTRL/SR[0]                                   |                5 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/cnt                                                                                                                  | CUPPA_0/wvb_reader_enable_reg_0                            |                7 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/wait_cnt_0                                                                                                   | WVB_READER/RD_CTRL/SR[0]                                   |                7 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_CK_0/cyc_cnt                                                                                                     | WVB_READER/RD_CTRL/SR[0]                                   |                8 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DAC_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_2_n_0                                                                                       | DAC_SPI/SERIAL_CK_0/i_cnt_2_1[31]_i_1_n_0                  |                7 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WVB_READER/RD_CTRL/dpram_data[31]_i_1_n_0                                                                                       | WVB_READER/RD_CTRL/SR[0]                                   |               10 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | DIG_SPI/SERIAL_CK_0/cyc_cnt                                                                                                     | WVB_READER/RD_CTRL/SR[0]                                   |                7 |             32 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                        |                                                            |               10 |             40 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/we_reg                                        |                                                            |               10 |             40 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_1/WVB/WR_CTRL/i_pre_conf                                                                                                | WFM_ACQ_1/WVB/WR_CTRL/i_rst                                |               53 |            167 |
|  dig0_mmcm_0/inst/clk_122_88_MHz | WFM_ACQ_0/WVB/WR_CTRL/i_pre_conf                                                                                                | WFM_ACQ_0/WVB/WR_CTRL/i_rst                                |               49 |            167 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 |                                                            |              214 |            562 |
|  dig0_mmcm_0/inst/clk_122_88_MHz |                                                                                                                                 | WVB_READER/RD_CTRL/SR[0]                                   |              231 |            687 |
+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


