$date
	Fri Dec 26 23:04:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DownCounter_3bit $end
$var wire 3 ! q_out [2:0] $end
$var reg 1 " clk $end
$var reg 3 # data_in [2:0] $end
$var reg 1 $ load_en $end
$var reg 1 % reset_n $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 3 & data_in [2:0] $end
$var wire 1 $ load_en $end
$var wire 1 % reset_n $end
$var reg 3 ' q_out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
#12
1%
#15
b111 !
b111 '
1"
#20
0"
#25
b110 !
b110 '
1"
#30
0"
#32
b101 #
b101 &
1$
#35
b101 !
b101 '
1"
#40
0"
#42
0$
#45
b100 !
b100 '
1"
#50
0"
#55
b11 !
b11 '
1"
#60
0"
#65
b10 !
b10 '
1"
#70
0"
#72
b11 #
b11 &
1$
#75
b11 !
b11 '
1"
#80
0"
#82
0$
#85
b10 !
b10 '
1"
#90
0"
#95
b1 !
b1 '
1"
#100
0"
#105
b0 !
b0 '
1"
#110
0"
#112
0%
#115
1"
#120
0"
#122
1%
#125
b111 !
b111 '
1"
#130
0"
#135
b110 !
b110 '
1"
#140
0"
#145
b101 !
b101 '
1"
#150
0"
#152
