{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 21:06:54 2024 " "Info: Processing started: Thu May 30 21:06:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FlappyBirds -c FlappyBirds --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register pipe_gap_y\[1\] register pipe_gap_y\[3\]~DUPLICATE 308.83 MHz 3.238 ns Internal " "Info: Clock \"clk\" has Internal fmax of 308.83 MHz between source register \"pipe_gap_y\[1\]\" and destination register \"pipe_gap_y\[3\]~DUPLICATE\" (period= 3.238 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.069 ns + Longest register register " "Info: + Longest register to register delay is 3.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipe_gap_y\[1\] 1 REG LCFF_X35_Y22_N29 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_gap_y[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.225 ns) 0.459 ns Decoder2~4 2 COMB LCCOMB_X35_Y22_N26 7 " "Info: 2: + IC(0.234 ns) + CELL(0.225 ns) = 0.459 ns; Loc. = LCCOMB_X35_Y22_N26; Fanout = 7; COMB Node = 'Decoder2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { pipe_gap_y[1] Decoder2~4 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.309 ns) 0.996 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~6 3 COMB LCCOMB_X35_Y22_N18 2 " "Info: 3: + IC(0.228 ns) + CELL(0.309 ns) = 0.996 ns; Loc. = LCCOMB_X35_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Decoder2~4 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.031 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~10 4 COMB LCCOMB_X35_Y22_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.031 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.066 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~14 5 COMB LCCOMB_X35_Y22_N22 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.066 ns; Loc. = LCCOMB_X35_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.191 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~17 6 COMB LCCOMB_X35_Y22_N24 10 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 1.191 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_4~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.053 ns) 1.591 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[16\]~0 7 COMB LCCOMB_X35_Y22_N12 3 " "Info: 7: + IC(0.347 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[16\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/alt_u_div_m0f.tdf" 67 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.350 ns) 2.153 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~10 8 COMB LCCOMB_X35_Y22_N4 2 " "Info: 8: + IC(0.212 ns) + CELL(0.350 ns) = 2.153 ns; Loc. = LCCOMB_X35_Y22_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.278 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~13 9 COMB LCCOMB_X35_Y22_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 2.278 ns; Loc. = LCCOMB_X35_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|op_5~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.272 ns) 2.914 ns lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[23\]~4DUPLICATE 10 COMB LCCOMB_X34_Y22_N6 1 " "Info: 10: + IC(0.364 ns) + CELL(0.272 ns) = 2.914 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_46m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_m0f:divider\|StageOut\[23\]~4DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE } "NODE_NAME" } } { "db/alt_u_div_m0f.tdf" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/db/alt_u_div_m0f.tdf" 67 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.069 ns pipe_gap_y\[3\]~DUPLICATE 11 REG LCFF_X34_Y22_N7 25 " "Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 3.069 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 25; REG Node = 'pipe_gap_y\[3\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.684 ns ( 54.87 % ) " "Info: Total cell delay = 1.684 ns ( 54.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.385 ns ( 45.13 % ) " "Info: Total interconnect delay = 1.385 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { pipe_gap_y[1] Decoder2~4 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { pipe_gap_y[1] {} Decoder2~4 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE {} pipe_gap_y[3]~DUPLICATE {} } { 0.000ns 0.234ns 0.228ns 0.000ns 0.000ns 0.000ns 0.347ns 0.212ns 0.000ns 0.364ns 0.000ns } { 0.000ns 0.225ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.350ns 0.125ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.015 ns - Smallest " "Info: - Smallest clock skew is 0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.216 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.816 ns) 0.816 ns clk 1 CLK PIN_T2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.618 ns) 3.216 ns pipe_gap_y\[3\]~DUPLICATE 2 REG LCFF_X34_Y22_N7 25 " "Info: 2: + IC(1.782 ns) + CELL(0.618 ns) = 3.216 ns; Loc. = LCFF_X34_Y22_N7; Fanout = 25; REG Node = 'pipe_gap_y\[3\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 44.59 % ) " "Info: Total cell delay = 1.434 ns ( 44.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.782 ns ( 55.41 % ) " "Info: Total interconnect delay = 1.782 ns ( 55.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { clk pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { clk {} clk~combout {} pipe_gap_y[3]~DUPLICATE {} } { 0.000ns 0.000ns 1.782ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.201 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.816 ns) 0.816 ns clk 1 CLK PIN_T2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.618 ns) 3.201 ns pipe_gap_y\[1\] 2 REG LCFF_X35_Y22_N29 24 " "Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.201 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 44.80 % ) " "Info: Total cell delay = 1.434 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 55.20 % ) " "Info: Total interconnect delay = 1.767 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.201 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.201 ns" { clk {} clk~combout {} pipe_gap_y[1] {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { clk pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { clk {} clk~combout {} pipe_gap_y[3]~DUPLICATE {} } { 0.000ns 0.000ns 1.782ns } { 0.000ns 0.816ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.201 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.201 ns" { clk {} clk~combout {} pipe_gap_y[1] {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { pipe_gap_y[1] Decoder2~4 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.069 ns" { pipe_gap_y[1] {} Decoder2~4 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~6 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~14 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_4~17 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[16]~0 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|op_5~13 {} lpm_divide:Mod0|lpm_divide_46m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_m0f:divider|StageOut[23]~4DUPLICATE {} pipe_gap_y[3]~DUPLICATE {} } { 0.000ns 0.234ns 0.228ns 0.000ns 0.000ns 0.000ns 0.347ns 0.212ns 0.000ns 0.364ns 0.000ns } { 0.000ns 0.225ns 0.309ns 0.035ns 0.035ns 0.125ns 0.053ns 0.350ns 0.125ns 0.272ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { clk pipe_gap_y[3]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { clk {} clk~combout {} pipe_gap_y[3]~DUPLICATE {} } { 0.000ns 0.000ns 1.782ns } { 0.000ns 0.816ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.201 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.201 ns" { clk {} clk~combout {} pipe_gap_y[1] {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pipe_x\[0\] clk_div clk 4.184 ns register " "Info: tsu for register \"pipe_x\[0\]\" (data pin = \"clk_div\", clock pin = \"clk\") is 4.184 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.278 ns + Longest pin register " "Info: + Longest pin to register delay is 6.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_div 1 PIN PIN_A5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_A5; Fanout = 5; PIN Node = 'clk_div'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.678 ns) + CELL(0.746 ns) 6.278 ns pipe_x\[0\] 2 REG LCFF_X38_Y7_N17 5 " "Info: 2: + IC(4.678 ns) + CELL(0.746 ns) = 6.278 ns; Loc. = LCFF_X38_Y7_N17; Fanout = 5; REG Node = 'pipe_x\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { clk_div pipe_x[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 25.49 % ) " "Info: Total cell delay = 1.600 ns ( 25.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.678 ns ( 74.51 % ) " "Info: Total interconnect delay = 4.678 ns ( 74.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { clk_div pipe_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { clk_div {} clk_div~combout {} pipe_x[0] {} } { 0.000ns 0.000ns 4.678ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.184 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.816 ns) 0.816 ns clk 1 CLK PIN_T2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.618 ns) 2.184 ns pipe_x\[0\] 2 REG LCFF_X38_Y7_N17 5 " "Info: 2: + IC(0.750 ns) + CELL(0.618 ns) = 2.184 ns; Loc. = LCFF_X38_Y7_N17; Fanout = 5; REG Node = 'pipe_x\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { clk pipe_x[0] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 65.66 % ) " "Info: Total cell delay = 1.434 ns ( 65.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 34.34 % ) " "Info: Total interconnect delay = 0.750 ns ( 34.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { clk pipe_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.184 ns" { clk {} clk~combout {} pipe_x[0] {} } { 0.000ns 0.000ns 0.750ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.278 ns" { clk_div pipe_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.278 ns" { clk_div {} clk_div~combout {} pipe_x[0] {} } { 0.000ns 0.000ns 4.678ns } { 0.000ns 0.854ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { clk pipe_x[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.184 ns" { clk {} clk~combout {} pipe_x[0] {} } { 0.000ns 0.000ns 0.750ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pipe_pos\[8\] pipe_gap_y\[1\] 9.294 ns register " "Info: tco from clock \"clk\" to destination pin \"pipe_pos\[8\]\" through register \"pipe_gap_y\[1\]\" is 9.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.201 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.816 ns) 0.816 ns clk 1 CLK PIN_T2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(0.618 ns) 3.201 ns pipe_gap_y\[1\] 2 REG LCFF_X35_Y22_N29 24 " "Info: 2: + IC(1.767 ns) + CELL(0.618 ns) = 3.201 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 44.80 % ) " "Info: Total cell delay = 1.434 ns ( 44.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.767 ns ( 55.20 % ) " "Info: Total interconnect delay = 1.767 ns ( 55.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.201 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.201 ns" { clk {} clk~combout {} pipe_gap_y[1] {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.999 ns + Longest register pin " "Info: + Longest register to pin delay is 5.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pipe_gap_y\[1\] 1 REG LCFF_X35_Y22_N29 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N29; Fanout = 24; REG Node = 'pipe_gap_y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pipe_gap_y[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.366 ns) 1.726 ns pipes~10 2 COMB LCCOMB_X22_Y26_N22 1 " "Info: 2: + IC(1.360 ns) + CELL(0.366 ns) = 1.726 ns; Loc. = LCCOMB_X22_Y26_N22; Fanout = 1; COMB Node = 'pipes~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { pipe_gap_y[1] pipes~10 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.346 ns) 2.317 ns pipes~11 3 COMB LCCOMB_X22_Y26_N20 1 " "Info: 3: + IC(0.245 ns) + CELL(0.346 ns) = 2.317 ns; Loc. = LCCOMB_X22_Y26_N20; Fanout = 1; COMB Node = 'pipes~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { pipes~10 pipes~11 } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(1.818 ns) 5.999 ns pipe_pos\[8\] 4 PIN PIN_H5 0 " "Info: 4: + IC(1.864 ns) + CELL(1.818 ns) = 5.999 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'pipe_pos\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.682 ns" { pipes~11 pipe_pos[8] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 42.17 % ) " "Info: Total cell delay = 2.530 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.469 ns ( 57.83 % ) " "Info: Total interconnect delay = 3.469 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.999 ns" { pipe_gap_y[1] pipes~10 pipes~11 pipe_pos[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.999 ns" { pipe_gap_y[1] {} pipes~10 {} pipes~11 {} pipe_pos[8] {} } { 0.000ns 1.360ns 0.245ns 1.864ns } { 0.000ns 0.366ns 0.346ns 1.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.201 ns" { clk pipe_gap_y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.201 ns" { clk {} clk~combout {} pipe_gap_y[1] {} } { 0.000ns 0.000ns 1.767ns } { 0.000ns 0.816ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.999 ns" { pipe_gap_y[1] pipes~10 pipes~11 pipe_pos[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.999 ns" { pipe_gap_y[1] {} pipes~10 {} pipes~11 {} pipe_pos[8] {} } { 0.000ns 1.360ns 0.245ns 1.864ns } { 0.000ns 0.366ns 0.346ns 1.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pipe_x\[1\] clk_div clk -2.358 ns register " "Info: th for register \"pipe_x\[1\]\" (data pin = \"clk_div\", clock pin = \"clk\") is -2.358 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.216 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.816 ns) 0.816 ns clk 1 CLK PIN_T2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.816 ns) = 0.816 ns; Loc. = PIN_T2; Fanout = 10; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.618 ns) 3.216 ns pipe_x\[1\] 2 REG LCFF_X34_Y22_N15 4 " "Info: 2: + IC(1.782 ns) + CELL(0.618 ns) = 3.216 ns; Loc. = LCFF_X34_Y22_N15; Fanout = 4; REG Node = 'pipe_x\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { clk pipe_x[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 44.59 % ) " "Info: Total cell delay = 1.434 ns ( 44.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.782 ns ( 55.41 % ) " "Info: Total interconnect delay = 1.782 ns ( 55.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { clk pipe_x[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { clk {} clk~combout {} pipe_x[1] {} } { 0.000ns 0.000ns 1.782ns } { 0.000ns 0.816ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.723 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_div 1 PIN PIN_A5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_A5; Fanout = 5; PIN Node = 'clk_div'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.123 ns) + CELL(0.746 ns) 5.723 ns pipe_x\[1\] 2 REG LCFF_X34_Y22_N15 4 " "Info: 2: + IC(4.123 ns) + CELL(0.746 ns) = 5.723 ns; Loc. = LCFF_X34_Y22_N15; Fanout = 4; REG Node = 'pipe_x\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { clk_div pipe_x[1] } "NODE_NAME" } } { "pipe_generator.vhd" "" { Text "C:/users/thisiselijah/Desktop/VHDL/FlappyBirds/pipe_generator.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 27.96 % ) " "Info: Total cell delay = 1.600 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.123 ns ( 72.04 % ) " "Info: Total interconnect delay = 4.123 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { clk_div pipe_x[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { clk_div {} clk_div~combout {} pipe_x[1] {} } { 0.000ns 0.000ns 4.123ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.216 ns" { clk pipe_x[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.216 ns" { clk {} clk~combout {} pipe_x[1] {} } { 0.000ns 0.000ns 1.782ns } { 0.000ns 0.816ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.723 ns" { clk_div pipe_x[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.723 ns" { clk_div {} clk_div~combout {} pipe_x[1] {} } { 0.000ns 0.000ns 4.123ns } { 0.000ns 0.854ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "98 " "Info: Peak virtual memory: 98 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 21:06:54 2024 " "Info: Processing ended: Thu May 30 21:06:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
