-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pmsm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Vs_a_V : IN STD_LOGIC_VECTOR (24 downto 0);
    Vs_b_V : IN STD_LOGIC_VECTOR (24 downto 0);
    Vs_c_V : IN STD_LOGIC_VECTOR (24 downto 0);
    VN_gnd_V : IN STD_LOGIC_VECTOR (17 downto 0);
    Wn_o_V : IN STD_LOGIC_VECTOR (24 downto 0);
    SG1_K2 : IN STD_LOGIC;
    Is_a_V : OUT STD_LOGIC_VECTOR (24 downto 0);
    Is_b_V : OUT STD_LOGIC_VECTOR (24 downto 0);
    Is_c_V : OUT STD_LOGIC_VECTOR (24 downto 0);
    Tem_V : OUT STD_LOGIC_VECTOR (26 downto 0);
    Fem_a_r_V : OUT STD_LOGIC_VECTOR (24 downto 0);
    Fem_b_r_V : OUT STD_LOGIC_VECTOR (24 downto 0);
    Fem_c_r_V : OUT STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of pmsm is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pmsm,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.400000,HLS_SYN_LAT=65,HLS_SYN_TPT=none,HLS_SYN_MEM=20,HLS_SYN_DSP=125,HLS_SYN_FF=7495,HLS_SYN_LUT=24196}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv43_13 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000010011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv25_FFFFFF : STD_LOGIC_VECTOR (24 downto 0) := "0111111111111111111111111";
    constant ap_const_lv25_1000000 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Fem_a_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal iIs_a_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Fem_b_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal iIs_b_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Fem_c_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal iIs_c_V : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Tem_aux_V : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    signal SG1_K2_read_read_fu_138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_1519_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_reg_1555 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_1527_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_5_reg_1565 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_1535_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal r_V_6_reg_1575 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_43_fu_404_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_43_reg_1580 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_108_fu_410_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_108_reg_1587 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_48_fu_417_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_48_reg_1592 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_112_fu_423_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_112_reg_1599 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_53_fu_430_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_53_reg_1604 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_116_fu_436_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_116_reg_1611 : STD_LOGIC_VECTOR (5 downto 0);
    signal r_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_reg_1616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal r_7_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_reg_1621 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_8_reg_1626 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_reg_1631 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_121_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_58_fu_696_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_58_reg_1646 : STD_LOGIC_VECTOR (24 downto 0);
    signal newsignbit_reg_1652 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_9_reg_1661 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_reg_1670 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_62_fu_795_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_62_reg_1676 : STD_LOGIC_VECTOR (24 downto 0);
    signal newsignbit_13_reg_1682 : STD_LOGIC_VECTOR (0 downto 0);
    signal signbit_10_reg_1691 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_133_reg_1700 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_66_fu_894_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_66_reg_1706 : STD_LOGIC_VECTOR (24 downto 0);
    signal newsignbit_14_reg_1712 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_fu_1226_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_67_reg_1721 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_Val2_4_fu_1233_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_reg_1727 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_5_fu_1240_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_5_reg_1733 : STD_LOGIC_VECTOR (24 downto 0);
    signal this_assign_1_fu_1340_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal this_assign_1_reg_1739 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal this_assign_9_1_fu_1423_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal this_assign_9_1_reg_1744 : STD_LOGIC_VECTOR (24 downto 0);
    signal this_assign_10_1_fu_1506_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal this_assign_10_1_reg_1749 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_pmsm_2_fu_223_ap_start : STD_LOGIC;
    signal grp_pmsm_2_fu_223_ap_done : STD_LOGIC;
    signal grp_pmsm_2_fu_223_ap_idle : STD_LOGIC;
    signal grp_pmsm_2_fu_223_ap_ready : STD_LOGIC;
    signal grp_pmsm_2_fu_223_Tem_aux_V : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_pmsm_2_fu_223_Tem_aux_V_ap_vld : STD_LOGIC;
    signal grp_pmsm_2_fu_223_Fem_a_V : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_pmsm_2_fu_223_Fem_a_V_ap_vld : STD_LOGIC;
    signal grp_pmsm_2_fu_223_Fem_b_V : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_pmsm_2_fu_223_Fem_b_V_ap_vld : STD_LOGIC;
    signal grp_pmsm_2_fu_223_Fem_c_V : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_pmsm_2_fu_223_Fem_c_V_ap_vld : STD_LOGIC;
    signal ap_reg_grp_pmsm_2_fu_223_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal Fem_a_r_V_preg : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Fem_b_r_V_preg : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Fem_c_r_V_preg : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Is_a_V_preg : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Is_b_V_preg : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal Is_c_V_preg : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    signal tmp_42_fu_263_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_s_fu_259_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_61_cast_fu_271_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_41_fu_275_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_43_fu_281_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_44_fu_285_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_42_fu_289_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_47_fu_316_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_46_fu_320_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_48_fu_326_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_49_fu_330_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_47_fu_334_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_52_fu_361_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_51_fu_365_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_53_fu_371_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_54_fu_375_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_52_fu_379_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_43_fu_404_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_48_fu_417_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal p_Val2_53_fu_430_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_fu_455_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_109_fu_475_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_fu_468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_s_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_cast_cast_fu_493_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_71_cast_cas_fu_464_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_44_fu_497_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_110_fu_507_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_113_fu_527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i9_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_7_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_7_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_cast_cast_fu_545_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_77_cast_cas_fu_516_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_49_fu_549_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_114_fu_559_p4 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_117_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i1_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_8_fu_572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_8_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_cast_cast_fu_597_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_83_cast_cas_fu_568_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_54_fu_601_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_56_fu_611_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal p_Val2_50_cast3_fu_503_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_83_cast_cast_fu_618_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_56_fu_622_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_120_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_122_fu_672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_9_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i2_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_9_fu_646_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_9_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_692_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_57_fu_636_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_61_fu_710_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal p_Val2_55_cast2_fu_555_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_93_cast_cast_fu_717_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_60_fu_721_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_126_fu_753_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_128_fu_771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_10_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i3_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_10_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_791_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_61_fu_735_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_66_fu_809_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal p_Val2_60_cast1_fu_607_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_103_cast_cast_fu_816_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_64_fu_820_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_132_fu_852_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_134_fu_870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_11_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i4_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qbit_11_fu_844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_2_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_890_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_65_fu_834_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_58_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_28_not_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i1_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i7_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_9_fu_960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_demorgan_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_66_mux_fu_992_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_s_38_fu_999_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_63_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_32_not_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_7_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_7_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i1_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_demorgan_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_13_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_12_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i11_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_11_not_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_70_mux_fu_1098_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_1_39_fu_1105_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_68_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_36_not_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_8_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_8_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_8_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i2_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i2_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i8_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_demorgan_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_14_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_13_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i12_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_12_not_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_74_mux_fu_1204_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_2_40_fu_1211_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_67_fu_1226_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1006_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_fu_1233_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1112_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_5_fu_1240_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1218_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_71_fu_1265_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_68_fu_1268_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal newsignbit_15_fu_1286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_fu_1274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_not_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i13_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_69_fu_1282_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal underflow_15_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_fu_1318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_77_mux_fu_1324_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_3_41_fu_1332_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_73_fu_1348_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_70_fu_1351_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal newsignbit_16_fu_1369_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_4_fu_1357_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_9_not_fu_1395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i14_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_71_fu_1365_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal underflow_16_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge7_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_80_mux_fu_1407_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_42_fu_1415_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_75_fu_1431_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_72_fu_1434_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal newsignbit_17_fu_1452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_5_fu_1440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_10_not_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i15_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_73_fu_1448_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal underflow_17_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge8_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_83_mux_fu_1490_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_5_43_fu_1498_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_1519_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1519_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_1527_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1527_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_1535_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1535_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);

    component pmsm_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Is_a_V : IN STD_LOGIC_VECTOR (24 downto 0);
        Is_b_V : IN STD_LOGIC_VECTOR (24 downto 0);
        Is_c_V : IN STD_LOGIC_VECTOR (24 downto 0);
        Wn_o_V : IN STD_LOGIC_VECTOR (24 downto 0);
        Tem_aux_V : OUT STD_LOGIC_VECTOR (26 downto 0);
        Tem_aux_V_ap_vld : OUT STD_LOGIC;
        Fem_a_V : OUT STD_LOGIC_VECTOR (24 downto 0);
        Fem_a_V_ap_vld : OUT STD_LOGIC;
        Fem_b_V : OUT STD_LOGIC_VECTOR (24 downto 0);
        Fem_b_V_ap_vld : OUT STD_LOGIC;
        Fem_c_V : OUT STD_LOGIC_VECTOR (24 downto 0);
        Fem_c_V_ap_vld : OUT STD_LOGIC );
    end component;


    component pmsm_mac_mulsub_7kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        din2 : IN STD_LOGIC_VECTOR (36 downto 0);
        dout : OUT STD_LOGIC_VECTOR (36 downto 0) );
    end component;



begin
    grp_pmsm_2_fu_223 : component pmsm_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_pmsm_2_fu_223_ap_start,
        ap_done => grp_pmsm_2_fu_223_ap_done,
        ap_idle => grp_pmsm_2_fu_223_ap_idle,
        ap_ready => grp_pmsm_2_fu_223_ap_ready,
        Is_a_V => this_assign_1_reg_1739,
        Is_b_V => this_assign_9_1_reg_1744,
        Is_c_V => this_assign_10_1_reg_1749,
        Wn_o_V => Wn_o_V,
        Tem_aux_V => grp_pmsm_2_fu_223_Tem_aux_V,
        Tem_aux_V_ap_vld => grp_pmsm_2_fu_223_Tem_aux_V_ap_vld,
        Fem_a_V => grp_pmsm_2_fu_223_Fem_a_V,
        Fem_a_V_ap_vld => grp_pmsm_2_fu_223_Fem_a_V_ap_vld,
        Fem_b_V => grp_pmsm_2_fu_223_Fem_b_V,
        Fem_b_V_ap_vld => grp_pmsm_2_fu_223_Fem_b_V_ap_vld,
        Fem_c_V => grp_pmsm_2_fu_223_Fem_c_V,
        Fem_c_V_ap_vld => grp_pmsm_2_fu_223_Fem_c_V_ap_vld);

    pmsm_mac_mulsub_7kbM_U49 : component pmsm_mac_mulsub_7kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 25,
        din2_WIDTH => 37,
        dout_WIDTH => 37)
    port map (
        din0 => grp_fu_1519_p0,
        din1 => iIs_a_V,
        din2 => grp_fu_1519_p2,
        dout => grp_fu_1519_p3);

    pmsm_mac_mulsub_7kbM_U50 : component pmsm_mac_mulsub_7kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 25,
        din2_WIDTH => 37,
        dout_WIDTH => 37)
    port map (
        din0 => grp_fu_1527_p0,
        din1 => iIs_b_V,
        din2 => grp_fu_1527_p2,
        dout => grp_fu_1527_p3);

    pmsm_mac_mulsub_7kbM_U51 : component pmsm_mac_mulsub_7kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 25,
        din2_WIDTH => 37,
        dout_WIDTH => 37)
    port map (
        din0 => grp_fu_1535_p0,
        din1 => iIs_c_V,
        din2 => grp_fu_1535_p2,
        dout => grp_fu_1535_p3);





    Fem_a_r_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Fem_a_r_V_preg <= ap_const_lv25_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    Fem_a_r_V_preg <= Fem_a_V;
                end if; 
            end if;
        end if;
    end process;


    Fem_b_r_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Fem_b_r_V_preg <= ap_const_lv25_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    Fem_b_r_V_preg <= Fem_b_V;
                end if; 
            end if;
        end if;
    end process;


    Fem_c_r_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Fem_c_r_V_preg <= ap_const_lv25_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    Fem_c_r_V_preg <= Fem_c_V;
                end if; 
            end if;
        end if;
    end process;


    Is_a_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Is_a_V_preg <= ap_const_lv25_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    Is_a_V_preg <= p_Val2_67_reg_1721;
                end if; 
            end if;
        end if;
    end process;


    Is_b_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Is_b_V_preg <= ap_const_lv25_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    Is_b_V_preg <= p_Val2_4_reg_1727;
                end if; 
            end if;
        end if;
    end process;


    Is_c_V_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                Is_c_V_preg <= ap_const_lv25_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    Is_c_V_preg <= p_Val2_5_reg_1733;
                end if; 
            end if;
        end if;
    end process;


    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_pmsm_2_fu_223_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_grp_pmsm_2_fu_223_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_reg_grp_pmsm_2_fu_223_ap_start <= ap_const_logic_1;
                elsif ((grp_pmsm_2_fu_223_ap_ready = ap_const_logic_1)) then 
                    ap_reg_grp_pmsm_2_fu_223_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_pmsm_2_fu_223_Fem_a_V_ap_vld = ap_const_logic_1))) then
                Fem_a_V <= grp_pmsm_2_fu_223_Fem_a_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_pmsm_2_fu_223_Fem_b_V_ap_vld = ap_const_logic_1))) then
                Fem_b_V <= grp_pmsm_2_fu_223_Fem_b_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_pmsm_2_fu_223_Fem_c_V_ap_vld = ap_const_logic_1))) then
                Fem_c_V <= grp_pmsm_2_fu_223_Fem_c_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_pmsm_2_fu_223_Tem_aux_V_ap_vld = ap_const_logic_1))) then
                Tem_aux_V <= grp_pmsm_2_fu_223_Tem_aux_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                iIs_a_V <= p_Val2_67_fu_1226_p3;
                iIs_b_V <= p_Val2_4_fu_1233_p3;
                iIs_c_V <= p_Val2_5_fu_1240_p3;
                p_Val2_4_reg_1727 <= p_Val2_4_fu_1233_p3;
                p_Val2_5_reg_1733 <= p_Val2_5_fu_1240_p3;
                p_Val2_67_reg_1721 <= p_Val2_67_fu_1226_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = SG1_K2_read_read_fu_138_p2) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                newsignbit_13_reg_1682 <= p_Val2_62_fu_795_p2(24 downto 24);
                newsignbit_14_reg_1712 <= p_Val2_66_fu_894_p2(24 downto 24);
                newsignbit_reg_1652 <= p_Val2_58_fu_696_p2(24 downto 24);
                p_Val2_58_reg_1646 <= p_Val2_58_fu_696_p2;
                p_Val2_62_reg_1676 <= p_Val2_62_fu_795_p2;
                p_Val2_66_reg_1706 <= p_Val2_66_fu_894_p2;
                signbit_10_reg_1691 <= p_Val2_64_fu_820_p2(42 downto 42);
                signbit_9_reg_1661 <= p_Val2_60_fu_721_p2(42 downto 42);
                signbit_reg_1631 <= p_Val2_56_fu_622_p2(42 downto 42);
                tmp_121_reg_1640 <= p_Val2_56_fu_622_p2(41 downto 41);
                tmp_127_reg_1670 <= p_Val2_60_fu_721_p2(41 downto 41);
                tmp_133_reg_1700 <= p_Val2_64_fu_820_p2(41 downto 41);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = SG1_K2_read_read_fu_138_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                p_Val2_43_reg_1580 <= p_Val2_43_fu_404_p2;
                p_Val2_48_reg_1592 <= p_Val2_48_fu_417_p2;
                p_Val2_53_reg_1604 <= p_Val2_53_fu_430_p2;
                tmp_108_reg_1587 <= tmp_108_fu_410_p1;
                tmp_112_reg_1599 <= tmp_112_fu_423_p1;
                tmp_116_reg_1611 <= tmp_116_fu_436_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = SG1_K2_read_read_fu_138_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                r_7_reg_1621 <= r_7_fu_445_p2;
                r_8_reg_1626 <= r_8_fu_450_p2;
                r_reg_1616 <= r_fu_440_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = SG1_K2_read_read_fu_138_p2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                r_V_5_reg_1565 <= grp_fu_1527_p3;
                r_V_6_reg_1575 <= grp_fu_1535_p3;
                r_V_reg_1555 <= grp_fu_1519_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                this_assign_10_1_reg_1749 <= this_assign_10_1_fu_1506_p3;
                this_assign_1_reg_1739 <= this_assign_1_fu_1340_p3;
                this_assign_9_1_reg_1744 <= this_assign_9_1_fu_1423_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_pmsm_2_fu_223_ap_done, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_pmsm_2_fu_223_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;

    Fem_a_r_V_assign_proc : process(Fem_a_V, ap_CS_fsm_state2, Fem_a_r_V_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Fem_a_r_V <= Fem_a_V;
        else 
            Fem_a_r_V <= Fem_a_r_V_preg;
        end if; 
    end process;


    Fem_b_r_V_assign_proc : process(Fem_b_V, ap_CS_fsm_state2, Fem_b_r_V_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Fem_b_r_V <= Fem_b_V;
        else 
            Fem_b_r_V <= Fem_b_r_V_preg;
        end if; 
    end process;


    Fem_c_r_V_assign_proc : process(Fem_c_V, ap_CS_fsm_state2, Fem_c_r_V_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            Fem_c_r_V <= Fem_c_V;
        else 
            Fem_c_r_V <= Fem_c_r_V_preg;
        end if; 
    end process;


    Is_a_V_assign_proc : process(p_Val2_67_reg_1721, ap_CS_fsm_state7, Is_a_V_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Is_a_V <= p_Val2_67_reg_1721;
        else 
            Is_a_V <= Is_a_V_preg;
        end if; 
    end process;


    Is_b_V_assign_proc : process(p_Val2_4_reg_1727, ap_CS_fsm_state7, Is_b_V_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Is_b_V <= p_Val2_4_reg_1727;
        else 
            Is_b_V <= Is_b_V_preg;
        end if; 
    end process;


    Is_c_V_assign_proc : process(p_Val2_5_reg_1733, ap_CS_fsm_state7, Is_c_V_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            Is_c_V <= p_Val2_5_reg_1733;
        else 
            Is_c_V <= Is_c_V_preg;
        end if; 
    end process;

    SG1_K2_read_read_fu_138_p2 <= (0=>SG1_K2, others=>'-');
    Tem_V <= Tem_aux_V;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    brmerge40_demorgan_i_1_fu_1172_p2 <= (signbit_10_reg_1691 and newsignbit_14_reg_1712);
    brmerge40_demorgan_i_9_fu_960_p2 <= (signbit_reg_1631 and newsignbit_reg_1652);
    brmerge40_demorgan_i_fu_1066_p2 <= (signbit_9_reg_1661 and newsignbit_13_reg_1682);
    brmerge6_fu_1318_p2 <= (newsignbit_15_fu_1286_p3 or isneg_not_fu_1312_p2);
    brmerge7_fu_1401_p2 <= (newsignbit_16_fu_1369_p3 or isneg_9_not_fu_1395_p2);
    brmerge8_fu_1484_p2 <= (newsignbit_17_fu_1452_p3 or isneg_10_not_fu_1478_p2);
    brmerge_i1_fu_1055_p2 <= (p_not_i_fu_1049_p2 or newsignbit_13_reg_1682);
    brmerge_i2_fu_1161_p2 <= (p_not_i2_fu_1155_p2 or newsignbit_14_reg_1712);
    brmerge_i_fu_949_p2 <= (p_not_i1_fu_943_p2 or newsignbit_reg_1652);
    brmerge_i_i11_fu_1081_p2 <= (underflow_13_fu_1076_p2 or overflow_12_fu_1060_p2);
    brmerge_i_i12_fu_1187_p2 <= (underflow_14_fu_1182_p2 or overflow_13_fu_1166_p2);
    brmerge_i_i13_fu_1306_p2 <= (newsignbit_15_fu_1286_p3 xor isneg_fu_1274_p3);
    brmerge_i_i14_fu_1389_p2 <= (newsignbit_16_fu_1369_p3 xor isneg_4_fu_1357_p3);
    brmerge_i_i15_fu_1472_p2 <= (newsignbit_17_fu_1452_p3 xor isneg_5_fu_1440_p3);
    brmerge_i_i_fu_975_p2 <= (underflow_fu_970_p2 or overflow_fu_954_p2);
    carry_7_fu_1019_p2 <= (tmp_63_fu_1014_p2 and tmp_127_reg_1670);
    carry_8_fu_1125_p2 <= (tmp_68_fu_1120_p2 and tmp_133_reg_1700);
    carry_fu_913_p2 <= (tmp_58_fu_908_p2 and tmp_121_reg_1640);
    deleted_zeros_7_fu_1034_p2 <= (signbit_9_reg_1661 xor not_carry_7_fu_1029_p2);
    deleted_zeros_8_fu_1140_p2 <= (signbit_10_reg_1691 xor not_carry_8_fu_1135_p2);
    deleted_zeros_fu_928_p2 <= (signbit_reg_1631 xor not_carry_fu_923_p2);
    grp_fu_1519_p0 <= ap_const_lv32_33(7 - 1 downto 0);
    grp_fu_1519_p2 <= (p_Val2_42_fu_289_p2 & ap_const_lv10_0);
    grp_fu_1527_p0 <= ap_const_lv32_33(7 - 1 downto 0);
    grp_fu_1527_p2 <= (p_Val2_47_fu_334_p2 & ap_const_lv10_0);
    grp_fu_1535_p0 <= ap_const_lv32_33(7 - 1 downto 0);
    grp_fu_1535_p2 <= (p_Val2_52_fu_379_p2 & ap_const_lv10_0);
    grp_pmsm_2_fu_223_ap_start <= ap_reg_grp_pmsm_2_fu_223_ap_start;
    isneg_10_not_fu_1478_p2 <= (isneg_5_fu_1440_p3 xor ap_const_lv1_1);
    isneg_4_fu_1357_p3 <= p_Val2_70_fu_1351_p2(25 downto 25);
    isneg_5_fu_1440_p3 <= p_Val2_72_fu_1434_p2(25 downto 25);
    isneg_9_not_fu_1395_p2 <= (isneg_4_fu_1357_p3 xor ap_const_lv1_1);
    isneg_fu_1274_p3 <= p_Val2_68_fu_1268_p2(25 downto 25);
    isneg_not_fu_1312_p2 <= (isneg_fu_1274_p3 xor ap_const_lv1_1);
    newsignbit_15_fu_1286_p3 <= p_Val2_68_fu_1268_p2(24 downto 24);
    newsignbit_16_fu_1369_p3 <= p_Val2_70_fu_1351_p2(24 downto 24);
    newsignbit_17_fu_1452_p3 <= p_Val2_72_fu_1434_p2(24 downto 24);
    not_carry_7_fu_1029_p2 <= (p_Result_32_not_fu_1024_p2 or newsignbit_13_reg_1682);
    not_carry_8_fu_1135_p2 <= (p_Result_36_not_fu_1130_p2 or newsignbit_14_reg_1712);
    not_carry_fu_923_p2 <= (p_Result_28_not_fu_918_p2 or newsignbit_reg_1652);
    overflow_12_fu_1060_p2 <= (tmp_64_fu_1039_p2 and brmerge_i1_fu_1055_p2);
    overflow_13_fu_1166_p2 <= (tmp_69_fu_1145_p2 and brmerge_i2_fu_1161_p2);
    overflow_fu_954_p2 <= (tmp_59_fu_933_p2 and brmerge_i_fu_949_p2);
    p_38_i7_fu_938_p2 <= (signbit_reg_1631 and carry_fu_913_p2);
    p_38_i8_fu_1150_p2 <= (signbit_10_reg_1691 and carry_8_fu_1125_p2);
    p_38_i_fu_1044_p2 <= (signbit_9_reg_1661 and carry_7_fu_1019_p2);
    p_Result_28_not_fu_918_p2 <= (tmp_121_reg_1640 xor ap_const_lv1_1);
    p_Result_32_not_fu_1024_p2 <= (tmp_127_reg_1670 xor ap_const_lv1_1);
    p_Result_36_not_fu_1130_p2 <= (tmp_133_reg_1700 xor ap_const_lv1_1);
    p_Val2_1_39_fu_1105_p3 <= 
        ap_const_lv25_1000000 when (underflow_13_fu_1076_p2(0) = '1') else 
        p_Val2_62_reg_1676;
    p_Val2_2_40_fu_1211_p3 <= 
        ap_const_lv25_1000000 when (underflow_14_fu_1182_p2(0) = '1') else 
        p_Val2_66_reg_1706;
    p_Val2_3_41_fu_1332_p3 <= 
        ap_const_lv25_1000000 when (underflow_15_fu_1300_p2(0) = '1') else 
        p_Val2_69_fu_1282_p1;
    p_Val2_41_fu_275_p2 <= std_logic_vector(signed(tmp_s_fu_259_p1) + signed(tmp_61_cast_fu_271_p1));
    p_Val2_42_fu_289_p2 <= std_logic_vector(signed(tmp_43_fu_281_p1) - signed(tmp_44_fu_285_p1));
    p_Val2_43_fu_404_p1 <= r_V_reg_1555;
    p_Val2_43_fu_404_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv43_13) * signed(p_Val2_43_fu_404_p1))), 43));
    p_Val2_44_fu_497_p2 <= std_logic_vector(unsigned(tmp_67_cast_cast_fu_493_p1) + unsigned(p_Val2_71_cast_cas_fu_464_p1));
    p_Val2_46_fu_320_p2 <= std_logic_vector(signed(tmp_47_fu_316_p1) + signed(tmp_61_cast_fu_271_p1));
    p_Val2_47_fu_334_p2 <= std_logic_vector(signed(tmp_48_fu_326_p1) - signed(tmp_49_fu_330_p1));
    p_Val2_48_fu_417_p1 <= r_V_5_reg_1565;
    p_Val2_48_fu_417_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv43_13) * signed(p_Val2_48_fu_417_p1))), 43));
    p_Val2_49_fu_549_p2 <= std_logic_vector(unsigned(tmp_74_cast_cast_fu_545_p1) + unsigned(p_Val2_77_cast_cas_fu_516_p1));
    p_Val2_4_42_fu_1415_p3 <= 
        ap_const_lv25_1000000 when (underflow_16_fu_1383_p2(0) = '1') else 
        p_Val2_71_fu_1365_p1;
    p_Val2_4_fu_1233_p0 <= (0=>SG1_K2, others=>'-');
    p_Val2_4_fu_1233_p3 <= 
        ap_const_lv25_0 when (p_Val2_4_fu_1233_p0(0) = '1') else 
        tmp_65_fu_1112_p3;
        p_Val2_50_cast3_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_44_fu_497_p2),43));

    p_Val2_51_fu_365_p2 <= std_logic_vector(signed(tmp_52_fu_361_p1) + signed(tmp_61_cast_fu_271_p1));
    p_Val2_52_fu_379_p2 <= std_logic_vector(signed(tmp_53_fu_371_p1) - signed(tmp_54_fu_375_p1));
    p_Val2_53_fu_430_p1 <= r_V_6_reg_1575;
    p_Val2_53_fu_430_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv43_13) * signed(p_Val2_53_fu_430_p1))), 43));
    p_Val2_54_fu_601_p2 <= std_logic_vector(unsigned(tmp_81_cast_cast_fu_597_p1) + unsigned(p_Val2_83_cast_cas_fu_568_p1));
        p_Val2_55_cast2_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_49_fu_549_p2),43));

    p_Val2_56_fu_622_p2 <= std_logic_vector(signed(p_Val2_50_cast3_fu_503_p1) + signed(tmp_83_cast_cast_fu_618_p1));
    p_Val2_57_fu_636_p4 <= p_Val2_56_fu_622_p2(41 downto 17);
    p_Val2_58_fu_696_p2 <= std_logic_vector(unsigned(tmp_57_fu_692_p1) + unsigned(p_Val2_57_fu_636_p4));
    p_Val2_5_43_fu_1498_p3 <= 
        ap_const_lv25_1000000 when (underflow_17_fu_1466_p2(0) = '1') else 
        p_Val2_73_fu_1448_p1;
    p_Val2_5_fu_1240_p0 <= (0=>SG1_K2, others=>'-');
    p_Val2_5_fu_1240_p3 <= 
        ap_const_lv25_0 when (p_Val2_5_fu_1240_p0(0) = '1') else 
        tmp_70_fu_1218_p3;
        p_Val2_60_cast1_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_54_fu_601_p2),43));

    p_Val2_60_fu_721_p2 <= std_logic_vector(signed(p_Val2_55_cast2_fu_555_p1) + signed(tmp_93_cast_cast_fu_717_p1));
    p_Val2_61_fu_735_p4 <= p_Val2_60_fu_721_p2(41 downto 17);
    p_Val2_62_fu_795_p2 <= std_logic_vector(unsigned(tmp_62_fu_791_p1) + unsigned(p_Val2_61_fu_735_p4));
    p_Val2_64_fu_820_p2 <= std_logic_vector(signed(p_Val2_60_cast1_fu_607_p1) + signed(tmp_103_cast_cast_fu_816_p1));
    p_Val2_65_fu_834_p4 <= p_Val2_64_fu_820_p2(41 downto 17);
    p_Val2_66_fu_894_p2 <= std_logic_vector(unsigned(tmp_67_fu_890_p1) + unsigned(p_Val2_65_fu_834_p4));
    p_Val2_66_mux_fu_992_p3 <= 
        ap_const_lv25_FFFFFF when (brmerge_i_i_fu_975_p2(0) = '1') else 
        p_Val2_58_reg_1646;
    p_Val2_67_fu_1226_p0 <= (0=>SG1_K2, others=>'-');
    p_Val2_67_fu_1226_p3 <= 
        ap_const_lv25_0 when (p_Val2_67_fu_1226_p0(0) = '1') else 
        tmp_60_fu_1006_p3;
    p_Val2_68_fu_1268_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(tmp_71_fu_1265_p1));
    p_Val2_69_fu_1282_p1 <= p_Val2_68_fu_1268_p2(25 - 1 downto 0);
    p_Val2_70_fu_1351_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(tmp_73_fu_1348_p1));
    p_Val2_70_mux_fu_1098_p3 <= 
        ap_const_lv25_FFFFFF when (brmerge_i_i11_fu_1081_p2(0) = '1') else 
        p_Val2_62_reg_1676;
        p_Val2_71_cast_cas_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_455_p4),38));

    p_Val2_71_fu_1365_p1 <= p_Val2_70_fu_1351_p2(25 - 1 downto 0);
    p_Val2_72_fu_1434_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(tmp_75_fu_1431_p1));
    p_Val2_73_fu_1448_p1 <= p_Val2_72_fu_1434_p2(25 - 1 downto 0);
    p_Val2_74_mux_fu_1204_p3 <= 
        ap_const_lv25_FFFFFF when (brmerge_i_i12_fu_1187_p2(0) = '1') else 
        p_Val2_66_reg_1706;
        p_Val2_77_cast_cas_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_110_fu_507_p4),38));

    p_Val2_77_mux_fu_1324_p3 <= 
        ap_const_lv25_FFFFFF when (brmerge_i_i13_fu_1306_p2(0) = '1') else 
        p_Val2_69_fu_1282_p1;
    p_Val2_80_mux_fu_1407_p3 <= 
        ap_const_lv25_FFFFFF when (brmerge_i_i14_fu_1389_p2(0) = '1') else 
        p_Val2_71_fu_1365_p1;
        p_Val2_83_cast_cas_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_114_fu_559_p4),38));

    p_Val2_83_mux_fu_1490_p3 <= 
        ap_const_lv25_FFFFFF when (brmerge_i_i15_fu_1472_p2(0) = '1') else 
        p_Val2_73_fu_1448_p1;
    p_Val2_s_38_fu_999_p3 <= 
        ap_const_lv25_1000000 when (underflow_fu_970_p2(0) = '1') else 
        p_Val2_58_reg_1646;
    p_not_i1_fu_943_p2 <= (deleted_zeros_fu_928_p2 xor ap_const_lv1_1);
    p_not_i2_fu_1155_p2 <= (deleted_zeros_8_fu_1140_p2 xor ap_const_lv1_1);
    p_not_i_fu_1049_p2 <= (deleted_zeros_7_fu_1034_p2 xor ap_const_lv1_1);
    qb_assign_1_fu_785_p2 <= (r_i_i3_fu_779_p2 and qbit_10_fu_745_p3);
    qb_assign_2_fu_884_p2 <= (r_i_i4_fu_878_p2 and qbit_11_fu_844_p3);
    qb_assign_7_fu_539_p2 <= (r_i_i9_fu_534_p2 and qbit_7_fu_520_p3);
    qb_assign_8_fu_591_p2 <= (r_i_i1_fu_586_p2 and qbit_8_fu_572_p3);
    qb_assign_9_fu_686_p2 <= (r_i_i2_fu_680_p2 and qbit_9_fu_646_p3);
    qb_assign_s_fu_487_p2 <= (r_i_i_fu_482_p2 and qbit_fu_468_p3);
    qbit_10_fu_745_p3 <= p_Val2_49_fu_549_p2(16 downto 16);
    qbit_11_fu_844_p3 <= p_Val2_54_fu_601_p2(16 downto 16);
    qbit_7_fu_520_p3 <= p_Val2_48_reg_1592(6 downto 6);
    qbit_8_fu_572_p3 <= p_Val2_53_reg_1604(6 downto 6);
    qbit_9_fu_646_p3 <= p_Val2_44_fu_497_p2(16 downto 16);
    qbit_fu_468_p3 <= p_Val2_43_reg_1580(6 downto 6);
    r_10_fu_757_p2 <= "0" when (tmp_126_fu_753_p1 = ap_const_lv16_0) else "1";
    r_11_fu_856_p2 <= "0" when (tmp_132_fu_852_p1 = ap_const_lv16_0) else "1";
    r_7_fu_445_p2 <= "0" when (tmp_112_reg_1599 = ap_const_lv6_0) else "1";
    r_8_fu_450_p2 <= "0" when (tmp_116_reg_1611 = ap_const_lv6_0) else "1";
    r_9_fu_658_p2 <= "0" when (tmp_120_fu_654_p1 = ap_const_lv16_0) else "1";
    r_fu_440_p2 <= "0" when (tmp_108_reg_1587 = ap_const_lv6_0) else "1";
    r_i_i1_fu_586_p2 <= (tmp_117_fu_579_p3 or r_8_reg_1626);
    r_i_i2_fu_680_p2 <= (tmp_122_fu_672_p3 or r_9_fu_658_p2);
    r_i_i3_fu_779_p2 <= (tmp_128_fu_771_p3 or r_10_fu_757_p2);
    r_i_i4_fu_878_p2 <= (tmp_134_fu_870_p3 or r_11_fu_856_p2);
    r_i_i9_fu_534_p2 <= (tmp_113_fu_527_p3 or r_7_reg_1621);
    r_i_i_fu_482_p2 <= (tmp_109_fu_475_p3 or r_reg_1616);
    this_assign_10_1_fu_1506_p3 <= 
        p_Val2_83_mux_fu_1490_p3 when (brmerge8_fu_1484_p2(0) = '1') else 
        p_Val2_5_43_fu_1498_p3;
    this_assign_1_fu_1340_p3 <= 
        p_Val2_77_mux_fu_1324_p3 when (brmerge6_fu_1318_p2(0) = '1') else 
        p_Val2_3_41_fu_1332_p3;
    this_assign_9_1_fu_1423_p3 <= 
        p_Val2_80_mux_fu_1407_p3 when (brmerge7_fu_1401_p2(0) = '1') else 
        p_Val2_4_42_fu_1415_p3;
    tmp1_demorgan_fu_964_p2 <= (p_38_i7_fu_938_p2 or brmerge40_demorgan_i_9_fu_960_p2);
    tmp2_fu_981_p2 <= (tmp_59_fu_933_p2 or newsignbit_reg_1652);
    tmp3_demorgan_fu_1070_p2 <= (p_38_i_fu_1044_p2 or brmerge40_demorgan_i_fu_1066_p2);
    tmp4_fu_1087_p2 <= (tmp_64_fu_1039_p2 or newsignbit_13_reg_1682);
    tmp5_demorgan_fu_1176_p2 <= (p_38_i8_fu_1150_p2 or brmerge40_demorgan_i_1_fu_1172_p2);
    tmp6_fu_1193_p2 <= (tmp_69_fu_1145_p2 or newsignbit_14_reg_1712);
        tmp_103_cast_cast_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_66_fu_809_p3),43));

    tmp_108_fu_410_p1 <= p_Val2_43_fu_404_p2(6 - 1 downto 0);
    tmp_109_fu_475_p3 <= p_Val2_43_reg_1580(7 downto 7);
    tmp_110_fu_507_p4 <= p_Val2_48_reg_1592(42 downto 7);
    tmp_112_fu_423_p1 <= p_Val2_48_fu_417_p2(6 - 1 downto 0);
    tmp_113_fu_527_p3 <= p_Val2_48_reg_1592(7 downto 7);
    tmp_114_fu_559_p4 <= p_Val2_53_reg_1604(42 downto 7);
    tmp_116_fu_436_p1 <= p_Val2_53_fu_430_p2(6 - 1 downto 0);
    tmp_117_fu_579_p3 <= p_Val2_53_reg_1604(7 downto 7);
    tmp_120_fu_654_p1 <= p_Val2_44_fu_497_p2(16 - 1 downto 0);
    tmp_122_fu_672_p3 <= p_Val2_56_fu_622_p2(17 downto 17);
    tmp_126_fu_753_p1 <= p_Val2_49_fu_549_p2(16 - 1 downto 0);
    tmp_128_fu_771_p3 <= p_Val2_60_fu_721_p2(17 downto 17);
    tmp_132_fu_852_p1 <= p_Val2_54_fu_601_p2(16 - 1 downto 0);
    tmp_134_fu_870_p3 <= p_Val2_64_fu_820_p2(17 downto 17);
    tmp_42_fu_263_p3 <= (VN_gnd_V & ap_const_lv3_0);
        tmp_43_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_41_fu_275_p2),27));

        tmp_44_fu_285_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Vs_a_V),27));

        tmp_47_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Fem_b_V),26));

        tmp_48_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_46_fu_320_p2),27));

        tmp_49_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Vs_b_V),27));

        tmp_52_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Fem_c_V),26));

        tmp_53_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_51_fu_365_p2),27));

        tmp_54_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Vs_c_V),27));

    tmp_56_fu_611_p3 <= (iIs_a_V & ap_const_lv17_0);
    tmp_57_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_9_fu_686_p2),25));
    tmp_58_fu_908_p2 <= (newsignbit_reg_1652 xor ap_const_lv1_1);
    tmp_59_fu_933_p2 <= (signbit_reg_1631 xor ap_const_lv1_1);
    tmp_60_fu_1006_p3 <= 
        p_Val2_66_mux_fu_992_p3 when (underflow_not_fu_986_p2(0) = '1') else 
        p_Val2_s_38_fu_999_p3;
        tmp_61_cast_fu_271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_263_p3),26));

    tmp_61_fu_710_p3 <= (iIs_b_V & ap_const_lv17_0);
    tmp_62_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_fu_785_p2),25));
    tmp_63_fu_1014_p2 <= (newsignbit_13_reg_1682 xor ap_const_lv1_1);
    tmp_64_fu_1039_p2 <= (signbit_9_reg_1661 xor ap_const_lv1_1);
    tmp_65_fu_1112_p3 <= 
        p_Val2_70_mux_fu_1098_p3 when (underflow_11_not_fu_1092_p2(0) = '1') else 
        p_Val2_1_39_fu_1105_p3;
    tmp_66_fu_809_p3 <= (iIs_c_V & ap_const_lv17_0);
    tmp_67_cast_cast_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_s_fu_487_p2),38));
    tmp_67_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_fu_884_p2),25));
    tmp_68_fu_1120_p2 <= (newsignbit_14_reg_1712 xor ap_const_lv1_1);
    tmp_69_fu_1145_p2 <= (signbit_10_reg_1691 xor ap_const_lv1_1);
    tmp_70_fu_1218_p3 <= 
        p_Val2_74_mux_fu_1204_p3 when (underflow_12_not_fu_1198_p2(0) = '1') else 
        p_Val2_2_40_fu_1211_p3;
        tmp_71_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_67_reg_1721),26));

    tmp_72_fu_1294_p2 <= (newsignbit_15_fu_1286_p3 xor ap_const_lv1_1);
        tmp_73_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_4_reg_1727),26));

    tmp_74_cast_cast_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_7_fu_539_p2),38));
    tmp_74_fu_1377_p2 <= (newsignbit_16_fu_1369_p3 xor ap_const_lv1_1);
        tmp_75_fu_1431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_1733),26));

    tmp_76_fu_1460_p2 <= (newsignbit_17_fu_1452_p3 xor ap_const_lv1_1);
    tmp_81_cast_cast_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_8_fu_591_p2),38));
        tmp_83_cast_cast_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_56_fu_611_p3),43));

        tmp_93_cast_cast_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_61_fu_710_p3),43));

    tmp_fu_455_p4 <= p_Val2_43_reg_1580(42 downto 7);
        tmp_s_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(Fem_a_V),26));

    underflow_11_not_fu_1092_p2 <= (tmp4_fu_1087_p2 or p_38_i_fu_1044_p2);
    underflow_12_not_fu_1198_p2 <= (tmp6_fu_1193_p2 or p_38_i8_fu_1150_p2);
    underflow_13_fu_1076_p2 <= (tmp3_demorgan_fu_1070_p2 xor signbit_9_reg_1661);
    underflow_14_fu_1182_p2 <= (tmp5_demorgan_fu_1176_p2 xor signbit_10_reg_1691);
    underflow_15_fu_1300_p2 <= (tmp_72_fu_1294_p2 and isneg_fu_1274_p3);
    underflow_16_fu_1383_p2 <= (tmp_74_fu_1377_p2 and isneg_4_fu_1357_p3);
    underflow_17_fu_1466_p2 <= (tmp_76_fu_1460_p2 and isneg_5_fu_1440_p3);
    underflow_fu_970_p2 <= (tmp1_demorgan_fu_964_p2 xor signbit_reg_1631);
    underflow_not_fu_986_p2 <= (tmp2_fu_981_p2 or p_38_i7_fu_938_p2);
end behav;
