#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Nov  5 09:40:13 2024
# Process ID: 18080
# Current directory: C:/B_Git/MCS/Drivers/xADC2/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21364 C:\B_Git\MCS\Drivers\xADC2\vivado\vivado.xpr
# Log file: C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.log
# Journal file: C:/B_Git/MCS/Drivers/xADC2/vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :25769 MB
# Total Virtual     :34149 MB
# Available Virtual :15203 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list design_1_i/Vaux0_v_n ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/Vaux0_v_p ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list Vaux0_v_n_IBUF ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list Vaux0_v_p_IBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list Vaux0_v_p_IBUF ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list Vaux0_v_n_IBUF ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
open_bd_design {C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
reset_run impl_1
delete_bd_objs [get_bd_intf_nets Vaux0_0_1]
startgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP0_VAUXN0} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
undo
undo
undo
save_bd_design
startgroup
endgroup
open_bd_design {C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux14]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
set_property name Vaux6 [get_bd_intf_ports Vaux6_0]
set_property name Vaux7 [get_bd_intf_ports Vaux7_0]
set_property name Vaux14 [get_bd_intf_ports Vaux14_0]
set_property name Vaux15 [get_bd_intf_ports Vaux15_0]
validate_bd_design
regenerate_bd_layout
save_bd_design
startgroup
endgroup
reset_run synth_1
reset_run design_1_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets Vaux7_0_1] [get_bd_intf_nets Vaux15_0_1] [get_bd_intf_nets Vaux6_0_1] [get_bd_intf_nets Vaux14_0_1] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells xadc_wiz_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
set_property -dict [list \
  CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} \
  CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {true} \
  CONFIG.CHANNEL_ENABLE_VP_VN {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Continuous} \
  CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
  CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
] [get_bd_cells xadc_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/xadc_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
delete_bd_objs [get_bd_intf_ports Vaux6]
delete_bd_objs [get_bd_intf_ports Vaux7]
delete_bd_objs [get_bd_intf_ports Vaux14]
delete_bd_objs [get_bd_intf_ports Vaux15]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux7]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux14]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
save_bd_design
set_property name Vaux6 [get_bd_intf_ports Vaux6_0]
set_property name Vaux7 [get_bd_intf_ports Vaux7_0]
set_property name Vaux14 [get_bd_intf_ports Vaux14_0]
set_property name Vaux15 [get_bd_intf_ports Vaux15_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
set_property mark_debug false [get_nets [list Vaux0_v_p_IBUF]]
set_property mark_debug false [get_nets [list Vaux0_v_n_IBUF]]
set_property mark_debug false [get_nets [list {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[7]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[8]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[9]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[13]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[19]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[23]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[28]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[1]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[3]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[14]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[15]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[16]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[18]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[20]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[30]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[6]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[10]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[17]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[22]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[25]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[27]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[29]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[2]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[4]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[11]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[12]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[21]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[24]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[26]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[31]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[0]} {design_1_i/ps7_0_axi_periph_M00_AXI_WDATA[5]}]]
set_property mark_debug false [get_nets [list design_1_i/Vaux0_v_n]]
set_property mark_debug false [get_nets [list design_1_i/Vaux0_v_p]]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/B_Git/MCS/Drivers/xADC2/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
set_property package_pin "" [get_ports [list  Vaux14_v_n]]
set_property package_pin "" [get_ports [list  Vaux14_v_p]]
set_property package_pin "" [get_ports [list  Vaux15_v_n]]
save_constraints
write_hw_platform -fixed -include_bit -force -file C:/B_Git/MCS/Drivers/xADC2/Vitis/design_1_wrapper_v3.xsa
