# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /eda/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/mode_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/mode_control.v 
# -- Compiling module mode_control
# 
# Top level modules:
# 	mode_control
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/io_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/io_port.v 
# -- Compiling module io_port
# 
# Top level modules:
# 	io_port
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/io_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/io_control.v 
# -- Compiling module io_control
# -- Compiling module io_bz
# -- Compiling module bz_pitch
# -- Compiling module bz_time
# -- Compiling module io_psw
# -- Compiling module psw_pulse
# -- Compiling module psw_detecter
# -- Compiling module io_seg
# -- Compiling module seg_selecter
# -- Compiling module seg_decoder
# -- Compiling module seg_register
# 
# Top level modules:
# 	io_control
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate {/home/b2cs/work/gate/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate" /home/b2cs/work/gate/cpu.v 
# -- Compiling module cpu
# -- Compiling module reg8
# -- Compiling module cnt3
# -- Compiling module alu
# -- Compiling module csg
# 
# Top level modules:
# 	cpu
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/gate/top/.. {/home/b2cs/work/gate/top/../sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:05 on Dec 20,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/gate/top/.." /home/b2cs/work/gate/top/../sim.v 
# -- Compiling module sim
# 
# Top level modules:
# 	sim
# End time: 14:49:05 on Dec 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sim 
# Start time: 14:49:05 on Dec 20,2021
# Loading work.sim
# Loading work.cpu
# Loading work.reg8
# Loading work.alu
# Loading work.cnt3
# Loading work.csg
# Loading work.rom
# Loading work.ram
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5000 us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# 
# stdin: <EOF>
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/b2cs/work/gate/wave/wave_5-2.do
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 15:24:27 on Dec 20,2021, Elapsed time: 0:35:22
# Errors: 10, Warnings: 9
