#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027550b98c30 .scope module, "alu_reg_tb" "alu_reg_tb" 2 2;
 .timescale -9 -12;
P_0000027550b87c80 .param/l "TEST_WIDTH" 1 2 4, +C4<00000000000000000000000000000011>;
v0000027550c6bc10_0 .var "clk_i", 0 0;
v0000027550c6bcb0_0 .var "first_i", 2 0;
v0000027550c6bd50_0 .var "opcode_i", 1 0;
v0000027550b913b0_0 .net "result_o", 2 0, v0000027550c6b850_0;  1 drivers
v0000027550b91450_0 .var "rst_i", 0 0;
v0000027550b91a40_0 .var "second_i", 2 0;
v0000027550b91720_0 .var "valid_i", 0 0;
v0000027550b91ea0_0 .net "valid_o", 0 0, v0000027550c6bb70_0;  1 drivers
S_0000027550b98dc0 .scope module, "malu_reg_inst" "alu_reg" 2 18, 3 1 0, S_0000027550b98c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "valid_i";
    .port_info 3 /INPUT 3 "first_i";
    .port_info 4 /INPUT 3 "second_i";
    .port_info 5 /INPUT 2 "opcode_i";
    .port_info 6 /OUTPUT 1 "valid_o";
    .port_info 7 /OUTPUT 3 "result_o";
P_0000027550b88200 .param/l "WIDTH" 0 3 2, +C4<00000000000000000000000000000011>;
v0000027550b89a90_0 .net "clk_i", 0 0, v0000027550c6bc10_0;  1 drivers
v0000027550c668b0_0 .net "first_i", 2 0, v0000027550c6bcb0_0;  1 drivers
v0000027550c66c80_0 .net "opcode_i", 1 0, v0000027550c6bd50_0;  1 drivers
v0000027550c6b7b0_0 .var "result", 2 0;
v0000027550c6b850_0 .var "result_o", 2 0;
v0000027550c6b8f0_0 .net "rst_i", 0 0, v0000027550b91450_0;  1 drivers
v0000027550c6b990_0 .net "second_i", 2 0, v0000027550b91a40_0;  1 drivers
v0000027550c6ba30_0 .var "valid", 0 0;
v0000027550c6bad0_0 .net "valid_i", 0 0, v0000027550b91720_0;  1 drivers
v0000027550c6bb70_0 .var "valid_o", 0 0;
E_0000027550b87f40 .event posedge, v0000027550b89a90_0;
E_0000027550b87f00 .event anyedge, v0000027550c66c80_0, v0000027550c668b0_0, v0000027550c6b990_0;
    .scope S_0000027550b98dc0;
T_0 ;
    %wait E_0000027550b87f00;
    %load/vec4 v0000027550c66c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000027550c668b0_0;
    %load/vec4 v0000027550c6b990_0;
    %add;
    %store/vec4 v0000027550c6b7b0_0, 0, 3;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000027550c6b990_0;
    %load/vec4 v0000027550c668b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 3;
    %store/vec4 v0000027550c6b7b0_0, 0, 3;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000027550c6b990_0;
    %ix/getv 4, v0000027550c668b0_0;
    %shiftl 4;
    %store/vec4 v0000027550c6b7b0_0, 0, 3;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000027550c668b0_0;
    %load/vec4 v0000027550c6b990_0;
    %or;
    %inv;
    %store/vec4 v0000027550c6b7b0_0, 0, 3;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027550b98dc0;
T_1 ;
    %wait E_0000027550b87f40;
    %load/vec4 v0000027550c6bad0_0;
    %assign/vec4 v0000027550c6ba30_0, 0;
    %load/vec4 v0000027550c66c80_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0000027550c668b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000027550c6b990_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0000027550c6b7b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000027550c668b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027550c6ba30_0, 0;
T_1.0 ;
    %load/vec4 v0000027550c6b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027550c6ba30_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000027550c6bad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000027550c6b7b0_0;
    %assign/vec4 v0000027550c6b850_0, 0;
T_1.6 ;
T_1.5 ;
    %load/vec4 v0000027550c6ba30_0;
    %assign/vec4 v0000027550c6bb70_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027550b98c30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550c6bc10_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550c6bc10_0, 0, 1;
    %delay 1000, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027550b98c30;
T_3 ;
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %wait E_0000027550b87f40;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 3000, 0;
    %wait E_0000027550b87f40;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027550c6bcb0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027550b91a40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91720_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000027550c6bd50_0, 0, 2;
    %wait E_0000027550b87f40;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027550b91450_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 150 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\alu_reg_tb.v";
    ".\alu_reg.v";
