$date
	Wed Dec 17 13:40:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_basic $end
$var wire 1 ! c_xor $end
$var wire 1 " c_or $end
$var wire 1 # c_and $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module AND_G $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # c $end
$upscope $end
$scope module OR_G $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " c $end
$upscope $end
$scope module XOR_G $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1"
1!
1%
#2
0%
1$
#3
1#
0!
1%
#4
