{"vcs1":{"timestamp_begin":1739968762.798487404, "rt":3.53, "ut":3.29, "st":0.18}}
{"vcselab":{"timestamp_begin":1739968766.407505438, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1739968766.726458230, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739968762.505967217}
{"VCS_COMP_START_TIME": 1739968762.505967217}
{"VCS_COMP_END_TIME": 1739968767.030498904}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287832}}
{"vcselab": {"peak_mem": 150356}}
