/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:17 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_XPT_FE_H__
#define BCHP_XPT_FE_H__

/***************************************************************************
 *XPT_FE - XPT FRONTEND Control Registers
 ***************************************************************************/
#define BCHP_XPT_FE_FE_CTRL                      0x000c5000 /* Data Transport Front-End Control Register */
#define BCHP_XPT_FE_INTR_STATUS0_REG             0x000c5010 /* Interrupt Status Register */
#define BCHP_XPT_FE_INTR_STATUS1_REG             0x000c5014 /* Interrupt Status Register */
#define BCHP_XPT_FE_INTR_STATUS0_REG_EN          0x000c5018 /* Interrupt Status Enable Register */
#define BCHP_XPT_FE_INTR_STATUS1_REG_EN          0x000c501c /* Interrupt Status Enable Register */
#define BCHP_XPT_FE_PWR_CTRL                     0x000c5020 /* Data Transport Front-End Power Control Register */
#define BCHP_XPT_FE_MAX_PID_CHANNEL              0x000c5030 /* Maximum Pid Channel number register */
#define BCHP_XPT_FE_IB0_CTRL                     0x000c5100 /* Data Transport Input Band 0 Control Register */
#define BCHP_XPT_FE_IB0_SYNC_COUNT               0x000c5104 /* Data Transport Input Band 0 Sync counter Register */
#define BCHP_XPT_FE_IB1_CTRL                     0x000c5108 /* Data Transport Input Band 1 Control Register */
#define BCHP_XPT_FE_IB1_SYNC_COUNT               0x000c510c /* Data Transport Input Band 1 Sync counter Register */
#define BCHP_XPT_FE_IB2_CTRL                     0x000c5110 /* Data Transport Input Band 2 Control Register */
#define BCHP_XPT_FE_IB2_SYNC_COUNT               0x000c5114 /* Data Transport Input Band 2 Sync counter Register */
#define BCHP_XPT_FE_IB3_CTRL                     0x000c5118 /* Data Transport Input Band 3 Control Register */
#define BCHP_XPT_FE_IB3_SYNC_COUNT               0x000c511c /* Data Transport Input Band 3 Sync counter Register */
#define BCHP_XPT_FE_IB4_CTRL                     0x000c5120 /* Data Transport Input Band 4 Control Register */
#define BCHP_XPT_FE_IB4_SYNC_COUNT               0x000c5124 /* Data Transport Input Band 4 Sync counter Register */
#define BCHP_XPT_FE_IB5_CTRL                     0x000c5128 /* Data Transport Input Band 5 Control Register */
#define BCHP_XPT_FE_IB5_SYNC_COUNT               0x000c512c /* Data Transport Input Band 5 Sync counter Register */
#define BCHP_XPT_FE_IB6_CTRL                     0x000c5130 /* Data Transport Input Band 6 Control Register */
#define BCHP_XPT_FE_IB6_SYNC_COUNT               0x000c5134 /* Data Transport Input Band 6 Sync counter Register */
#define BCHP_XPT_FE_IB7_CTRL                     0x000c5138 /* Data Transport Input Band 7 Control Register */
#define BCHP_XPT_FE_IB7_SYNC_COUNT               0x000c513c /* Data Transport Input Band 7 Sync counter Register */
#define BCHP_XPT_FE_IB8_CTRL                     0x000c5140 /* Data Transport Input Band 8 Control Register */
#define BCHP_XPT_FE_IB8_SYNC_COUNT               0x000c5144 /* Data Transport Input Band 8 Sync counter Register */
#define BCHP_XPT_FE_IB9_CTRL                     0x000c5148 /* Data Transport Input Band 9 Control Register */
#define BCHP_XPT_FE_IB9_SYNC_COUNT               0x000c514c /* Data Transport Input Band 9 Sync counter Register */
#define BCHP_XPT_FE_IB10_CTRL                    0x000c5150 /* Data Transport Input Band 10 Control Register */
#define BCHP_XPT_FE_IB10_SYNC_COUNT              0x000c5154 /* Data Transport Input Band 10 Sync counter Register */
#define BCHP_XPT_FE_IB11_CTRL                    0x000c5158 /* Data Transport Input Band 11 Control Register */
#define BCHP_XPT_FE_IB11_SYNC_COUNT              0x000c515c /* Data Transport Input Band 11 Sync counter Register */
#define BCHP_XPT_FE_IB12_CTRL                    0x000c5160 /* Data Transport Input Band 12 Control Register */
#define BCHP_XPT_FE_IB12_SYNC_COUNT              0x000c5164 /* Data Transport Input Band 12 Sync counter Register */
#define BCHP_XPT_FE_IB13_CTRL                    0x000c5168 /* Data Transport Input Band 13 Control Register */
#define BCHP_XPT_FE_IB13_SYNC_COUNT              0x000c516c /* Data Transport Input Band 13 Sync counter Register */
#define BCHP_XPT_FE_IB14_CTRL                    0x000c5170 /* Data Transport Input Band 14 Control Register */
#define BCHP_XPT_FE_IB14_SYNC_COUNT              0x000c5174 /* Data Transport Input Band 14 Sync counter Register */
#define BCHP_XPT_FE_IB15_CTRL                    0x000c5178 /* Data Transport Input Band 15 Control Register */
#define BCHP_XPT_FE_IB15_SYNC_COUNT              0x000c517c /* Data Transport Input Band 15 Sync counter Register */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1       0x000c5180 /* Data Transport Parser Band 0 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2       0x000c5184 /* Data Transport Parser Band 0 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1       0x000c5190 /* Data Transport Parser Band 1 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2       0x000c5194 /* Data Transport Parser Band 1 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1       0x000c51a0 /* Data Transport Parser Band 2 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2       0x000c51a4 /* Data Transport Parser Band 2 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1       0x000c51b0 /* Data Transport Parser Band 3 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2       0x000c51b4 /* Data Transport Parser Band 3 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1       0x000c51c0 /* Data Transport Parser Band 4 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2       0x000c51c4 /* Data Transport Parser Band 4 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1       0x000c51d0 /* Data Transport Parser Band 5 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2       0x000c51d4 /* Data Transport Parser Band 5 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1       0x000c51e0 /* Data Transport Parser Band 6 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2       0x000c51e4 /* Data Transport Parser Band 6 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1       0x000c51f0 /* Data Transport Parser Band 7 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2       0x000c51f4 /* Data Transport Parser Band 7 Control Register 2 */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1       0x000c5200 /* Data Transport Parser Band 8 Control Register */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2       0x000c5204 /* Data Transport Parser Band 8 Control Register 2 */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL          0x000c5280 /* Data Transport Input Band Sync detect control */
#define BCHP_XPT_FE_TSMF0_CTRL                   0x000c5400 /* Data Transport TSMF Demultiplexer -- Control Register */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_LO            0x000c5404 /* Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI            0x000c5408 /* Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register */
#define BCHP_XPT_FE_TSMF0_STATUS                 0x000c540c /* Data Transport TSMF Demultiplexer -- Status Register */
#define BCHP_XPT_FE_TSMF1_CTRL                   0x000c5410 /* Data Transport TSMF Demultiplexer -- Control Register */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_LO            0x000c5414 /* Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI            0x000c5418 /* Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register */
#define BCHP_XPT_FE_TSMF1_STATUS                 0x000c541c /* Data Transport TSMF Demultiplexer -- Status Register */
#define BCHP_XPT_FE_TV_STATUS_0                  0x000c5504 /* TV Status_0 */
#define BCHP_XPT_FE_TV_STATUS_1                  0x000c5508 /* TV Status_1 */
#define BCHP_XPT_FE_TV_STATUS_2                  0x000c550c /* TV Status_2 */
#define BCHP_XPT_FE_TV_STATUS_3                  0x000c5510 /* TV Status_3 */
#define BCHP_XPT_FE_TV_STATUS_4                  0x000c5514 /* TV Status_4 */
#define BCHP_XPT_FE_MTSIF_TX0_TV_CTRL            0x000c5518 /* TV Control */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID 0x000c5580 /* MINI PID PARSER0 to PARSER3 BAND ID */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID 0x000c5584 /* MINI PID PARSER4 to PARSER7 BAND ID */
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID 0x000c5588 /* MINI PID PARSER8 to PARSER11 BAND ID */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL             0x000c5600 /* FE_ATS_COUNTER_CTRL */
#define BCHP_XPT_FE_ATS_TS_MOD300                0x000c5604 /* FE_ATS_TS_MOD300 */
#define BCHP_XPT_FE_ATS_TS_BINARY                0x000c5608 /* FE_ATS_TS_BINARY */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1              0x000c56c0 /* FE_MTSIF_TX0_CTRL1 */
#define BCHP_XPT_FE_MTSIF_TX0_BLOCK_OUT          0x000c56c4 /* FE_MTSIF_TX0_BLOCK_OUT */
#define BCHP_XPT_FE_MTSIF_TX0_STATUS             0x000c56c8 /* FE_MTSIF_TX0_STATUS */

/***************************************************************************
 *FE_CTRL - Data Transport Front-End Control Register
 ***************************************************************************/
/* XPT_FE :: FE_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_FE_FE_CTRL_reserved0_MASK                         0xfffffe00
#define BCHP_XPT_FE_FE_CTRL_reserved0_SHIFT                        9

/* XPT_FE :: FE_CTRL :: SPARE_FUNC [08:01] */
#define BCHP_XPT_FE_FE_CTRL_SPARE_FUNC_MASK                        0x000001fe
#define BCHP_XPT_FE_FE_CTRL_SPARE_FUNC_SHIFT                       1

/* XPT_FE :: FE_CTRL :: ERROR_INT_TEST_MODE [00:00] */
#define BCHP_XPT_FE_FE_CTRL_ERROR_INT_TEST_MODE_MASK               0x00000001
#define BCHP_XPT_FE_FE_CTRL_ERROR_INT_TEST_MODE_SHIFT              0

/***************************************************************************
 *INTR_STATUS0_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS0_REG :: PARSER15_TRANSPORT_ERROR [31:31] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER15_TRANSPORT_ERROR_MASK 0x80000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER15_TRANSPORT_ERROR_SHIFT 31

/* XPT_FE :: INTR_STATUS0_REG :: PARSER14_TRANSPORT_ERROR [30:30] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER14_TRANSPORT_ERROR_MASK 0x40000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER14_TRANSPORT_ERROR_SHIFT 30

/* XPT_FE :: INTR_STATUS0_REG :: PARSER13_TRANSPORT_ERROR [29:29] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER13_TRANSPORT_ERROR_MASK 0x20000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER13_TRANSPORT_ERROR_SHIFT 29

/* XPT_FE :: INTR_STATUS0_REG :: PARSER12_TRANSPORT_ERROR [28:28] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER12_TRANSPORT_ERROR_MASK 0x10000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER12_TRANSPORT_ERROR_SHIFT 28

/* XPT_FE :: INTR_STATUS0_REG :: PARSER11_TRANSPORT_ERROR [27:27] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER11_TRANSPORT_ERROR_MASK 0x08000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER11_TRANSPORT_ERROR_SHIFT 27

/* XPT_FE :: INTR_STATUS0_REG :: PARSER10_TRANSPORT_ERROR [26:26] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER10_TRANSPORT_ERROR_MASK 0x04000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER10_TRANSPORT_ERROR_SHIFT 26

/* XPT_FE :: INTR_STATUS0_REG :: PARSER9_TRANSPORT_ERROR [25:25] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER9_TRANSPORT_ERROR_MASK  0x02000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER9_TRANSPORT_ERROR_SHIFT 25

/* XPT_FE :: INTR_STATUS0_REG :: PARSER8_TRANSPORT_ERROR [24:24] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER8_TRANSPORT_ERROR_MASK  0x01000000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER8_TRANSPORT_ERROR_SHIFT 24

/* XPT_FE :: INTR_STATUS0_REG :: PARSER7_TRANSPORT_ERROR [23:23] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER7_TRANSPORT_ERROR_MASK  0x00800000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER7_TRANSPORT_ERROR_SHIFT 23

/* XPT_FE :: INTR_STATUS0_REG :: PARSER6_TRANSPORT_ERROR [22:22] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER6_TRANSPORT_ERROR_MASK  0x00400000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER6_TRANSPORT_ERROR_SHIFT 22

/* XPT_FE :: INTR_STATUS0_REG :: PARSER5_TRANSPORT_ERROR [21:21] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER5_TRANSPORT_ERROR_MASK  0x00200000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER5_TRANSPORT_ERROR_SHIFT 21

/* XPT_FE :: INTR_STATUS0_REG :: PARSER4_TRANSPORT_ERROR [20:20] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER4_TRANSPORT_ERROR_MASK  0x00100000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER4_TRANSPORT_ERROR_SHIFT 20

/* XPT_FE :: INTR_STATUS0_REG :: PARSER3_TRANSPORT_ERROR [19:19] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER3_TRANSPORT_ERROR_MASK  0x00080000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER3_TRANSPORT_ERROR_SHIFT 19

/* XPT_FE :: INTR_STATUS0_REG :: PARSER2_TRANSPORT_ERROR [18:18] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER2_TRANSPORT_ERROR_MASK  0x00040000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER2_TRANSPORT_ERROR_SHIFT 18

/* XPT_FE :: INTR_STATUS0_REG :: PARSER1_TRANSPORT_ERROR [17:17] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER1_TRANSPORT_ERROR_MASK  0x00020000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER1_TRANSPORT_ERROR_SHIFT 17

/* XPT_FE :: INTR_STATUS0_REG :: PARSER0_TRANSPORT_ERROR [16:16] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER0_TRANSPORT_ERROR_MASK  0x00010000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER0_TRANSPORT_ERROR_SHIFT 16

/* XPT_FE :: INTR_STATUS0_REG :: PARSER15_LENGTH_ERROR [15:15] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER15_LENGTH_ERROR_MASK    0x00008000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER15_LENGTH_ERROR_SHIFT   15

/* XPT_FE :: INTR_STATUS0_REG :: PARSER14_LENGTH_ERROR [14:14] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER14_LENGTH_ERROR_MASK    0x00004000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER14_LENGTH_ERROR_SHIFT   14

/* XPT_FE :: INTR_STATUS0_REG :: PARSER13_LENGTH_ERROR [13:13] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER13_LENGTH_ERROR_MASK    0x00002000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER13_LENGTH_ERROR_SHIFT   13

/* XPT_FE :: INTR_STATUS0_REG :: PARSER12_LENGTH_ERROR [12:12] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER12_LENGTH_ERROR_MASK    0x00001000
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER12_LENGTH_ERROR_SHIFT   12

/* XPT_FE :: INTR_STATUS0_REG :: PARSER11_LENGTH_ERROR [11:11] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER11_LENGTH_ERROR_MASK    0x00000800
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER11_LENGTH_ERROR_SHIFT   11

/* XPT_FE :: INTR_STATUS0_REG :: PARSER10_LENGTH_ERROR [10:10] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER10_LENGTH_ERROR_MASK    0x00000400
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER10_LENGTH_ERROR_SHIFT   10

/* XPT_FE :: INTR_STATUS0_REG :: PARSER9_LENGTH_ERROR [09:09] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER9_LENGTH_ERROR_MASK     0x00000200
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER9_LENGTH_ERROR_SHIFT    9

/* XPT_FE :: INTR_STATUS0_REG :: PARSER8_LENGTH_ERROR [08:08] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER8_LENGTH_ERROR_MASK     0x00000100
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER8_LENGTH_ERROR_SHIFT    8

/* XPT_FE :: INTR_STATUS0_REG :: PARSER7_LENGTH_ERROR [07:07] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER7_LENGTH_ERROR_MASK     0x00000080
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER7_LENGTH_ERROR_SHIFT    7

/* XPT_FE :: INTR_STATUS0_REG :: PARSER6_LENGTH_ERROR [06:06] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER6_LENGTH_ERROR_MASK     0x00000040
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER6_LENGTH_ERROR_SHIFT    6

/* XPT_FE :: INTR_STATUS0_REG :: PARSER5_LENGTH_ERROR [05:05] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER5_LENGTH_ERROR_MASK     0x00000020
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER5_LENGTH_ERROR_SHIFT    5

/* XPT_FE :: INTR_STATUS0_REG :: PARSER4_LENGTH_ERROR [04:04] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER4_LENGTH_ERROR_MASK     0x00000010
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER4_LENGTH_ERROR_SHIFT    4

/* XPT_FE :: INTR_STATUS0_REG :: PARSER3_LENGTH_ERROR [03:03] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER3_LENGTH_ERROR_MASK     0x00000008
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER3_LENGTH_ERROR_SHIFT    3

/* XPT_FE :: INTR_STATUS0_REG :: PARSER2_LENGTH_ERROR [02:02] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER2_LENGTH_ERROR_MASK     0x00000004
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER2_LENGTH_ERROR_SHIFT    2

/* XPT_FE :: INTR_STATUS0_REG :: PARSER1_LENGTH_ERROR [01:01] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER1_LENGTH_ERROR_MASK     0x00000002
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER1_LENGTH_ERROR_SHIFT    1

/* XPT_FE :: INTR_STATUS0_REG :: PARSER0_LENGTH_ERROR [00:00] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER0_LENGTH_ERROR_MASK     0x00000001
#define BCHP_XPT_FE_INTR_STATUS0_REG_PARSER0_LENGTH_ERROR_SHIFT    0

/***************************************************************************
 *INTR_STATUS1_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS1_REG :: reserved0 [31:01] */
#define BCHP_XPT_FE_INTR_STATUS1_REG_reserved0_MASK                0xfffffffe
#define BCHP_XPT_FE_INTR_STATUS1_REG_reserved0_SHIFT               1

/* XPT_FE :: INTR_STATUS1_REG :: INPUT_BUFFER_OVFL_ERR [00:00] */
#define BCHP_XPT_FE_INTR_STATUS1_REG_INPUT_BUFFER_OVFL_ERR_MASK    0x00000001
#define BCHP_XPT_FE_INTR_STATUS1_REG_INPUT_BUFFER_OVFL_ERR_SHIFT   0

/***************************************************************************
 *INTR_STATUS0_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS0_REG_EN :: INTR_STATUS0_REG_EN [31:00] */
#define BCHP_XPT_FE_INTR_STATUS0_REG_EN_INTR_STATUS0_REG_EN_MASK   0xffffffff
#define BCHP_XPT_FE_INTR_STATUS0_REG_EN_INTR_STATUS0_REG_EN_SHIFT  0

/***************************************************************************
 *INTR_STATUS1_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_FE :: INTR_STATUS1_REG_EN :: reserved0 [31:01] */
#define BCHP_XPT_FE_INTR_STATUS1_REG_EN_reserved0_MASK             0xfffffffe
#define BCHP_XPT_FE_INTR_STATUS1_REG_EN_reserved0_SHIFT            1

/* XPT_FE :: INTR_STATUS1_REG_EN :: INTR_STATUS1_REG_EN [00:00] */
#define BCHP_XPT_FE_INTR_STATUS1_REG_EN_INTR_STATUS1_REG_EN_MASK   0x00000001
#define BCHP_XPT_FE_INTR_STATUS1_REG_EN_INTR_STATUS1_REG_EN_SHIFT  0

/***************************************************************************
 *PWR_CTRL - Data Transport Front-End Power Control Register
 ***************************************************************************/
/* XPT_FE :: PWR_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_FE_PWR_CTRL_reserved0_MASK                        0xfffffffe
#define BCHP_XPT_FE_PWR_CTRL_reserved0_SHIFT                       1

/* XPT_FE :: PWR_CTRL :: FE_TIMESTAMP_DIS [00:00] */
#define BCHP_XPT_FE_PWR_CTRL_FE_TIMESTAMP_DIS_MASK                 0x00000001
#define BCHP_XPT_FE_PWR_CTRL_FE_TIMESTAMP_DIS_SHIFT                0

/***************************************************************************
 *MAX_PID_CHANNEL - Maximum Pid Channel number register
 ***************************************************************************/
/* XPT_FE :: MAX_PID_CHANNEL :: reserved0 [31:08] */
#define BCHP_XPT_FE_MAX_PID_CHANNEL_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_MAX_PID_CHANNEL_reserved0_SHIFT                8

/* XPT_FE :: MAX_PID_CHANNEL :: MAX_PID_CHANNEL [07:00] */
#define BCHP_XPT_FE_MAX_PID_CHANNEL_MAX_PID_CHANNEL_MASK           0x000000ff
#define BCHP_XPT_FE_MAX_PID_CHANNEL_MAX_PID_CHANNEL_SHIFT          0

/***************************************************************************
 *IB0_CTRL - Data Transport Input Band 0 Control Register
 ***************************************************************************/
/* XPT_FE :: IB0_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB0_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB0_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB0_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB0_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB0_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB0_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB0_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB0_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB0_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB0_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB0_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB0_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB0_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB0_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB0_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB0_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB0_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB0_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB0_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB0_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB0_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB0_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB0_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB0_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB0_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB0_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB0_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB0_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB0_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB0_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB0_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB0_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB0_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB0_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB0_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB0_SYNC_COUNT - Data Transport Input Band 0 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB0_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB0_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB0_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB0_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB0_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB0_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB1_CTRL - Data Transport Input Band 1 Control Register
 ***************************************************************************/
/* XPT_FE :: IB1_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB1_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB1_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB1_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB1_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB1_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB1_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB1_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB1_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB1_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB1_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB1_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB1_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB1_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB1_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB1_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB1_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB1_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB1_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB1_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB1_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB1_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB1_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB1_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB1_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB1_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB1_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB1_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB1_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB1_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB1_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB1_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB1_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB1_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB1_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB1_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB1_SYNC_COUNT - Data Transport Input Band 1 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB1_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB1_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB1_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB1_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB1_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB1_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB2_CTRL - Data Transport Input Band 2 Control Register
 ***************************************************************************/
/* XPT_FE :: IB2_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB2_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB2_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB2_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB2_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB2_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB2_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB2_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB2_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB2_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB2_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB2_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB2_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB2_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB2_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB2_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB2_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB2_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB2_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB2_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB2_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB2_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB2_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB2_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB2_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB2_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB2_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB2_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB2_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB2_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB2_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB2_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB2_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB2_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB2_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB2_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB2_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB2_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB2_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB2_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB2_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB2_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB2_SYNC_COUNT - Data Transport Input Band 2 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB2_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB2_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB2_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB2_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB2_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB2_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB3_CTRL - Data Transport Input Band 3 Control Register
 ***************************************************************************/
/* XPT_FE :: IB3_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB3_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB3_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB3_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB3_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB3_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB3_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB3_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB3_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB3_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB3_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB3_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB3_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB3_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB3_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB3_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB3_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB3_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB3_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB3_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB3_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB3_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB3_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB3_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB3_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB3_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB3_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB3_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB3_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB3_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB3_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB3_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB3_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB3_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB3_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB3_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB3_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB3_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB3_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB3_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB3_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB3_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB3_SYNC_COUNT - Data Transport Input Band 3 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB3_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB3_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB3_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB3_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB3_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB3_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB4_CTRL - Data Transport Input Band 4 Control Register
 ***************************************************************************/
/* XPT_FE :: IB4_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB4_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB4_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB4_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB4_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB4_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB4_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB4_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB4_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB4_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB4_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB4_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB4_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB4_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB4_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB4_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB4_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB4_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB4_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB4_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB4_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB4_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB4_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB4_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB4_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB4_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB4_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB4_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB4_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB4_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB4_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB4_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB4_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB4_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB4_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB4_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB4_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB4_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB4_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB4_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB4_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB4_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB4_SYNC_COUNT - Data Transport Input Band 4 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB4_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB4_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB4_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB4_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB4_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB4_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB5_CTRL - Data Transport Input Band 5 Control Register
 ***************************************************************************/
/* XPT_FE :: IB5_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB5_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB5_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB5_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB5_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB5_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB5_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB5_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB5_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB5_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB5_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB5_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB5_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB5_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB5_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB5_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB5_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB5_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB5_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB5_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB5_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB5_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB5_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB5_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB5_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB5_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB5_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB5_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB5_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB5_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB5_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB5_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB5_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB5_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB5_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB5_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB5_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB5_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB5_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB5_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB5_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB5_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB5_SYNC_COUNT - Data Transport Input Band 5 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB5_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB5_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB5_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB5_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB5_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB5_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB6_CTRL - Data Transport Input Band 6 Control Register
 ***************************************************************************/
/* XPT_FE :: IB6_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB6_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB6_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB6_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB6_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB6_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB6_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB6_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB6_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB6_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB6_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB6_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB6_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB6_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB6_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB6_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB6_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB6_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB6_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB6_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB6_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB6_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB6_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB6_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB6_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB6_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB6_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB6_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB6_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB6_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB6_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB6_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB6_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB6_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB6_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB6_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB6_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB6_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB6_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB6_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB6_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB6_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB6_SYNC_COUNT - Data Transport Input Band 6 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB6_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB6_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB6_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB6_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB6_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB6_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB7_CTRL - Data Transport Input Band 7 Control Register
 ***************************************************************************/
/* XPT_FE :: IB7_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB7_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB7_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB7_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB7_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB7_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB7_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB7_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB7_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB7_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB7_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB7_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB7_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB7_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB7_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB7_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB7_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB7_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB7_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB7_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB7_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB7_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB7_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB7_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB7_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB7_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB7_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB7_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB7_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB7_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB7_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB7_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB7_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB7_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB7_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB7_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB7_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB7_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB7_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB7_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB7_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB7_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB7_SYNC_COUNT - Data Transport Input Band 7 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB7_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB7_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB7_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB7_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB7_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB7_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB8_CTRL - Data Transport Input Band 8 Control Register
 ***************************************************************************/
/* XPT_FE :: IB8_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB8_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB8_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB8_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB8_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB8_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB8_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB8_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB8_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB8_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB8_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB8_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB8_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB8_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB8_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB8_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB8_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB8_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB8_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB8_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB8_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB8_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB8_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB8_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB8_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB8_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB8_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB8_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB8_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB8_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB8_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB8_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB8_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB8_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB8_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB8_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB8_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB8_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB8_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB8_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB8_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB8_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB8_SYNC_COUNT - Data Transport Input Band 8 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB8_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB8_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB8_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB8_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB8_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB8_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB9_CTRL - Data Transport Input Band 9 Control Register
 ***************************************************************************/
/* XPT_FE :: IB9_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB9_CTRL_reserved0_MASK                        0xff000000
#define BCHP_XPT_FE_IB9_CTRL_reserved0_SHIFT                       24

/* XPT_FE :: IB9_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB9_CTRL_IB_PKT_LENGTH_MASK                    0x00ff0000
#define BCHP_XPT_FE_IB9_CTRL_IB_PKT_LENGTH_SHIFT                   16

/* XPT_FE :: IB9_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB9_CTRL_reserved1_MASK                        0x0000f800
#define BCHP_XPT_FE_IB9_CTRL_reserved1_SHIFT                       11

/* XPT_FE :: IB9_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB9_CTRL_IB_PARALLEL_INPUT_SEL_MASK            0x00000400
#define BCHP_XPT_FE_IB9_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT           10

/* XPT_FE :: IB9_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB9_CTRL_IB_LSB_FIRST_MASK                     0x00000200
#define BCHP_XPT_FE_IB9_CTRL_IB_LSB_FIRST_SHIFT                    9

/* XPT_FE :: IB9_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB9_CTRL_IB_FORCE_VALID_MASK                   0x00000100
#define BCHP_XPT_FE_IB9_CTRL_IB_FORCE_VALID_SHIFT                  8

/* XPT_FE :: IB9_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB9_CTRL_IB_USE_SYNC_AS_VALID_MASK             0x00000080
#define BCHP_XPT_FE_IB9_CTRL_IB_USE_SYNC_AS_VALID_SHIFT            7

/* XPT_FE :: IB9_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB9_CTRL_IB_SYNC_DETECT_EN_MASK                0x00000040
#define BCHP_XPT_FE_IB9_CTRL_IB_SYNC_DETECT_EN_SHIFT               6

/* XPT_FE :: IB9_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB9_CTRL_IB_ERROR_INPUT_EN_MASK                0x00000020
#define BCHP_XPT_FE_IB9_CTRL_IB_ERROR_INPUT_EN_SHIFT               5

/* XPT_FE :: IB9_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB9_CTRL_IB_ERROR_POL_SEL_MASK                 0x00000010
#define BCHP_XPT_FE_IB9_CTRL_IB_ERROR_POL_SEL_SHIFT                4

/* XPT_FE :: IB9_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB9_CTRL_IB_VALID_POL_SEL_MASK                 0x00000008
#define BCHP_XPT_FE_IB9_CTRL_IB_VALID_POL_SEL_SHIFT                3

/* XPT_FE :: IB9_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB9_CTRL_IB_DATA_POL_SEL_MASK                  0x00000004
#define BCHP_XPT_FE_IB9_CTRL_IB_DATA_POL_SEL_SHIFT                 2

/* XPT_FE :: IB9_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB9_CTRL_IB_SYNC_POL_SEL_MASK                  0x00000002
#define BCHP_XPT_FE_IB9_CTRL_IB_SYNC_POL_SEL_SHIFT                 1

/* XPT_FE :: IB9_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB9_CTRL_IB_CLOCK_POL_SEL_MASK                 0x00000001
#define BCHP_XPT_FE_IB9_CTRL_IB_CLOCK_POL_SEL_SHIFT                0

/***************************************************************************
 *IB9_SYNC_COUNT - Data Transport Input Band 9 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB9_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB9_SYNC_COUNT_reserved0_MASK                  0xffffff00
#define BCHP_XPT_FE_IB9_SYNC_COUNT_reserved0_SHIFT                 8

/* XPT_FE :: IB9_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB9_SYNC_COUNT_SYNC_COUNT_MASK                 0x000000ff
#define BCHP_XPT_FE_IB9_SYNC_COUNT_SYNC_COUNT_SHIFT                0

/***************************************************************************
 *IB10_CTRL - Data Transport Input Band 10 Control Register
 ***************************************************************************/
/* XPT_FE :: IB10_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB10_CTRL_reserved0_MASK                       0xff000000
#define BCHP_XPT_FE_IB10_CTRL_reserved0_SHIFT                      24

/* XPT_FE :: IB10_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB10_CTRL_IB_PKT_LENGTH_MASK                   0x00ff0000
#define BCHP_XPT_FE_IB10_CTRL_IB_PKT_LENGTH_SHIFT                  16

/* XPT_FE :: IB10_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB10_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_XPT_FE_IB10_CTRL_reserved1_SHIFT                      11

/* XPT_FE :: IB10_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB10_CTRL_IB_PARALLEL_INPUT_SEL_MASK           0x00000400
#define BCHP_XPT_FE_IB10_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT          10

/* XPT_FE :: IB10_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB10_CTRL_IB_LSB_FIRST_MASK                    0x00000200
#define BCHP_XPT_FE_IB10_CTRL_IB_LSB_FIRST_SHIFT                   9

/* XPT_FE :: IB10_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB10_CTRL_IB_FORCE_VALID_MASK                  0x00000100
#define BCHP_XPT_FE_IB10_CTRL_IB_FORCE_VALID_SHIFT                 8

/* XPT_FE :: IB10_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB10_CTRL_IB_USE_SYNC_AS_VALID_MASK            0x00000080
#define BCHP_XPT_FE_IB10_CTRL_IB_USE_SYNC_AS_VALID_SHIFT           7

/* XPT_FE :: IB10_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB10_CTRL_IB_SYNC_DETECT_EN_MASK               0x00000040
#define BCHP_XPT_FE_IB10_CTRL_IB_SYNC_DETECT_EN_SHIFT              6

/* XPT_FE :: IB10_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB10_CTRL_IB_ERROR_INPUT_EN_MASK               0x00000020
#define BCHP_XPT_FE_IB10_CTRL_IB_ERROR_INPUT_EN_SHIFT              5

/* XPT_FE :: IB10_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB10_CTRL_IB_ERROR_POL_SEL_MASK                0x00000010
#define BCHP_XPT_FE_IB10_CTRL_IB_ERROR_POL_SEL_SHIFT               4

/* XPT_FE :: IB10_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB10_CTRL_IB_VALID_POL_SEL_MASK                0x00000008
#define BCHP_XPT_FE_IB10_CTRL_IB_VALID_POL_SEL_SHIFT               3

/* XPT_FE :: IB10_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB10_CTRL_IB_DATA_POL_SEL_MASK                 0x00000004
#define BCHP_XPT_FE_IB10_CTRL_IB_DATA_POL_SEL_SHIFT                2

/* XPT_FE :: IB10_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB10_CTRL_IB_SYNC_POL_SEL_MASK                 0x00000002
#define BCHP_XPT_FE_IB10_CTRL_IB_SYNC_POL_SEL_SHIFT                1

/* XPT_FE :: IB10_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB10_CTRL_IB_CLOCK_POL_SEL_MASK                0x00000001
#define BCHP_XPT_FE_IB10_CTRL_IB_CLOCK_POL_SEL_SHIFT               0

/***************************************************************************
 *IB10_SYNC_COUNT - Data Transport Input Band 10 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB10_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB10_SYNC_COUNT_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_IB10_SYNC_COUNT_reserved0_SHIFT                8

/* XPT_FE :: IB10_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB10_SYNC_COUNT_SYNC_COUNT_MASK                0x000000ff
#define BCHP_XPT_FE_IB10_SYNC_COUNT_SYNC_COUNT_SHIFT               0

/***************************************************************************
 *IB11_CTRL - Data Transport Input Band 11 Control Register
 ***************************************************************************/
/* XPT_FE :: IB11_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB11_CTRL_reserved0_MASK                       0xff000000
#define BCHP_XPT_FE_IB11_CTRL_reserved0_SHIFT                      24

/* XPT_FE :: IB11_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB11_CTRL_IB_PKT_LENGTH_MASK                   0x00ff0000
#define BCHP_XPT_FE_IB11_CTRL_IB_PKT_LENGTH_SHIFT                  16

/* XPT_FE :: IB11_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB11_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_XPT_FE_IB11_CTRL_reserved1_SHIFT                      11

/* XPT_FE :: IB11_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB11_CTRL_IB_PARALLEL_INPUT_SEL_MASK           0x00000400
#define BCHP_XPT_FE_IB11_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT          10

/* XPT_FE :: IB11_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB11_CTRL_IB_LSB_FIRST_MASK                    0x00000200
#define BCHP_XPT_FE_IB11_CTRL_IB_LSB_FIRST_SHIFT                   9

/* XPT_FE :: IB11_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB11_CTRL_IB_FORCE_VALID_MASK                  0x00000100
#define BCHP_XPT_FE_IB11_CTRL_IB_FORCE_VALID_SHIFT                 8

/* XPT_FE :: IB11_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB11_CTRL_IB_USE_SYNC_AS_VALID_MASK            0x00000080
#define BCHP_XPT_FE_IB11_CTRL_IB_USE_SYNC_AS_VALID_SHIFT           7

/* XPT_FE :: IB11_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB11_CTRL_IB_SYNC_DETECT_EN_MASK               0x00000040
#define BCHP_XPT_FE_IB11_CTRL_IB_SYNC_DETECT_EN_SHIFT              6

/* XPT_FE :: IB11_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB11_CTRL_IB_ERROR_INPUT_EN_MASK               0x00000020
#define BCHP_XPT_FE_IB11_CTRL_IB_ERROR_INPUT_EN_SHIFT              5

/* XPT_FE :: IB11_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB11_CTRL_IB_ERROR_POL_SEL_MASK                0x00000010
#define BCHP_XPT_FE_IB11_CTRL_IB_ERROR_POL_SEL_SHIFT               4

/* XPT_FE :: IB11_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB11_CTRL_IB_VALID_POL_SEL_MASK                0x00000008
#define BCHP_XPT_FE_IB11_CTRL_IB_VALID_POL_SEL_SHIFT               3

/* XPT_FE :: IB11_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB11_CTRL_IB_DATA_POL_SEL_MASK                 0x00000004
#define BCHP_XPT_FE_IB11_CTRL_IB_DATA_POL_SEL_SHIFT                2

/* XPT_FE :: IB11_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB11_CTRL_IB_SYNC_POL_SEL_MASK                 0x00000002
#define BCHP_XPT_FE_IB11_CTRL_IB_SYNC_POL_SEL_SHIFT                1

/* XPT_FE :: IB11_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB11_CTRL_IB_CLOCK_POL_SEL_MASK                0x00000001
#define BCHP_XPT_FE_IB11_CTRL_IB_CLOCK_POL_SEL_SHIFT               0

/***************************************************************************
 *IB11_SYNC_COUNT - Data Transport Input Band 11 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB11_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB11_SYNC_COUNT_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_IB11_SYNC_COUNT_reserved0_SHIFT                8

/* XPT_FE :: IB11_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB11_SYNC_COUNT_SYNC_COUNT_MASK                0x000000ff
#define BCHP_XPT_FE_IB11_SYNC_COUNT_SYNC_COUNT_SHIFT               0

/***************************************************************************
 *IB12_CTRL - Data Transport Input Band 12 Control Register
 ***************************************************************************/
/* XPT_FE :: IB12_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB12_CTRL_reserved0_MASK                       0xff000000
#define BCHP_XPT_FE_IB12_CTRL_reserved0_SHIFT                      24

/* XPT_FE :: IB12_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB12_CTRL_IB_PKT_LENGTH_MASK                   0x00ff0000
#define BCHP_XPT_FE_IB12_CTRL_IB_PKT_LENGTH_SHIFT                  16

/* XPT_FE :: IB12_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB12_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_XPT_FE_IB12_CTRL_reserved1_SHIFT                      11

/* XPT_FE :: IB12_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB12_CTRL_IB_PARALLEL_INPUT_SEL_MASK           0x00000400
#define BCHP_XPT_FE_IB12_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT          10

/* XPT_FE :: IB12_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB12_CTRL_IB_LSB_FIRST_MASK                    0x00000200
#define BCHP_XPT_FE_IB12_CTRL_IB_LSB_FIRST_SHIFT                   9

/* XPT_FE :: IB12_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB12_CTRL_IB_FORCE_VALID_MASK                  0x00000100
#define BCHP_XPT_FE_IB12_CTRL_IB_FORCE_VALID_SHIFT                 8

/* XPT_FE :: IB12_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB12_CTRL_IB_USE_SYNC_AS_VALID_MASK            0x00000080
#define BCHP_XPT_FE_IB12_CTRL_IB_USE_SYNC_AS_VALID_SHIFT           7

/* XPT_FE :: IB12_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB12_CTRL_IB_SYNC_DETECT_EN_MASK               0x00000040
#define BCHP_XPT_FE_IB12_CTRL_IB_SYNC_DETECT_EN_SHIFT              6

/* XPT_FE :: IB12_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB12_CTRL_IB_ERROR_INPUT_EN_MASK               0x00000020
#define BCHP_XPT_FE_IB12_CTRL_IB_ERROR_INPUT_EN_SHIFT              5

/* XPT_FE :: IB12_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB12_CTRL_IB_ERROR_POL_SEL_MASK                0x00000010
#define BCHP_XPT_FE_IB12_CTRL_IB_ERROR_POL_SEL_SHIFT               4

/* XPT_FE :: IB12_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB12_CTRL_IB_VALID_POL_SEL_MASK                0x00000008
#define BCHP_XPT_FE_IB12_CTRL_IB_VALID_POL_SEL_SHIFT               3

/* XPT_FE :: IB12_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB12_CTRL_IB_DATA_POL_SEL_MASK                 0x00000004
#define BCHP_XPT_FE_IB12_CTRL_IB_DATA_POL_SEL_SHIFT                2

/* XPT_FE :: IB12_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB12_CTRL_IB_SYNC_POL_SEL_MASK                 0x00000002
#define BCHP_XPT_FE_IB12_CTRL_IB_SYNC_POL_SEL_SHIFT                1

/* XPT_FE :: IB12_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB12_CTRL_IB_CLOCK_POL_SEL_MASK                0x00000001
#define BCHP_XPT_FE_IB12_CTRL_IB_CLOCK_POL_SEL_SHIFT               0

/***************************************************************************
 *IB12_SYNC_COUNT - Data Transport Input Band 12 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB12_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB12_SYNC_COUNT_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_IB12_SYNC_COUNT_reserved0_SHIFT                8

/* XPT_FE :: IB12_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB12_SYNC_COUNT_SYNC_COUNT_MASK                0x000000ff
#define BCHP_XPT_FE_IB12_SYNC_COUNT_SYNC_COUNT_SHIFT               0

/***************************************************************************
 *IB13_CTRL - Data Transport Input Band 13 Control Register
 ***************************************************************************/
/* XPT_FE :: IB13_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB13_CTRL_reserved0_MASK                       0xff000000
#define BCHP_XPT_FE_IB13_CTRL_reserved0_SHIFT                      24

/* XPT_FE :: IB13_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB13_CTRL_IB_PKT_LENGTH_MASK                   0x00ff0000
#define BCHP_XPT_FE_IB13_CTRL_IB_PKT_LENGTH_SHIFT                  16

/* XPT_FE :: IB13_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB13_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_XPT_FE_IB13_CTRL_reserved1_SHIFT                      11

/* XPT_FE :: IB13_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB13_CTRL_IB_PARALLEL_INPUT_SEL_MASK           0x00000400
#define BCHP_XPT_FE_IB13_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT          10

/* XPT_FE :: IB13_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB13_CTRL_IB_LSB_FIRST_MASK                    0x00000200
#define BCHP_XPT_FE_IB13_CTRL_IB_LSB_FIRST_SHIFT                   9

/* XPT_FE :: IB13_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB13_CTRL_IB_FORCE_VALID_MASK                  0x00000100
#define BCHP_XPT_FE_IB13_CTRL_IB_FORCE_VALID_SHIFT                 8

/* XPT_FE :: IB13_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB13_CTRL_IB_USE_SYNC_AS_VALID_MASK            0x00000080
#define BCHP_XPT_FE_IB13_CTRL_IB_USE_SYNC_AS_VALID_SHIFT           7

/* XPT_FE :: IB13_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB13_CTRL_IB_SYNC_DETECT_EN_MASK               0x00000040
#define BCHP_XPT_FE_IB13_CTRL_IB_SYNC_DETECT_EN_SHIFT              6

/* XPT_FE :: IB13_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB13_CTRL_IB_ERROR_INPUT_EN_MASK               0x00000020
#define BCHP_XPT_FE_IB13_CTRL_IB_ERROR_INPUT_EN_SHIFT              5

/* XPT_FE :: IB13_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB13_CTRL_IB_ERROR_POL_SEL_MASK                0x00000010
#define BCHP_XPT_FE_IB13_CTRL_IB_ERROR_POL_SEL_SHIFT               4

/* XPT_FE :: IB13_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB13_CTRL_IB_VALID_POL_SEL_MASK                0x00000008
#define BCHP_XPT_FE_IB13_CTRL_IB_VALID_POL_SEL_SHIFT               3

/* XPT_FE :: IB13_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB13_CTRL_IB_DATA_POL_SEL_MASK                 0x00000004
#define BCHP_XPT_FE_IB13_CTRL_IB_DATA_POL_SEL_SHIFT                2

/* XPT_FE :: IB13_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB13_CTRL_IB_SYNC_POL_SEL_MASK                 0x00000002
#define BCHP_XPT_FE_IB13_CTRL_IB_SYNC_POL_SEL_SHIFT                1

/* XPT_FE :: IB13_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB13_CTRL_IB_CLOCK_POL_SEL_MASK                0x00000001
#define BCHP_XPT_FE_IB13_CTRL_IB_CLOCK_POL_SEL_SHIFT               0

/***************************************************************************
 *IB13_SYNC_COUNT - Data Transport Input Band 13 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB13_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB13_SYNC_COUNT_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_IB13_SYNC_COUNT_reserved0_SHIFT                8

/* XPT_FE :: IB13_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB13_SYNC_COUNT_SYNC_COUNT_MASK                0x000000ff
#define BCHP_XPT_FE_IB13_SYNC_COUNT_SYNC_COUNT_SHIFT               0

/***************************************************************************
 *IB14_CTRL - Data Transport Input Band 14 Control Register
 ***************************************************************************/
/* XPT_FE :: IB14_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB14_CTRL_reserved0_MASK                       0xff000000
#define BCHP_XPT_FE_IB14_CTRL_reserved0_SHIFT                      24

/* XPT_FE :: IB14_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB14_CTRL_IB_PKT_LENGTH_MASK                   0x00ff0000
#define BCHP_XPT_FE_IB14_CTRL_IB_PKT_LENGTH_SHIFT                  16

/* XPT_FE :: IB14_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB14_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_XPT_FE_IB14_CTRL_reserved1_SHIFT                      11

/* XPT_FE :: IB14_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB14_CTRL_IB_PARALLEL_INPUT_SEL_MASK           0x00000400
#define BCHP_XPT_FE_IB14_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT          10

/* XPT_FE :: IB14_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB14_CTRL_IB_LSB_FIRST_MASK                    0x00000200
#define BCHP_XPT_FE_IB14_CTRL_IB_LSB_FIRST_SHIFT                   9

/* XPT_FE :: IB14_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB14_CTRL_IB_FORCE_VALID_MASK                  0x00000100
#define BCHP_XPT_FE_IB14_CTRL_IB_FORCE_VALID_SHIFT                 8

/* XPT_FE :: IB14_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB14_CTRL_IB_USE_SYNC_AS_VALID_MASK            0x00000080
#define BCHP_XPT_FE_IB14_CTRL_IB_USE_SYNC_AS_VALID_SHIFT           7

/* XPT_FE :: IB14_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB14_CTRL_IB_SYNC_DETECT_EN_MASK               0x00000040
#define BCHP_XPT_FE_IB14_CTRL_IB_SYNC_DETECT_EN_SHIFT              6

/* XPT_FE :: IB14_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB14_CTRL_IB_ERROR_INPUT_EN_MASK               0x00000020
#define BCHP_XPT_FE_IB14_CTRL_IB_ERROR_INPUT_EN_SHIFT              5

/* XPT_FE :: IB14_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB14_CTRL_IB_ERROR_POL_SEL_MASK                0x00000010
#define BCHP_XPT_FE_IB14_CTRL_IB_ERROR_POL_SEL_SHIFT               4

/* XPT_FE :: IB14_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB14_CTRL_IB_VALID_POL_SEL_MASK                0x00000008
#define BCHP_XPT_FE_IB14_CTRL_IB_VALID_POL_SEL_SHIFT               3

/* XPT_FE :: IB14_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB14_CTRL_IB_DATA_POL_SEL_MASK                 0x00000004
#define BCHP_XPT_FE_IB14_CTRL_IB_DATA_POL_SEL_SHIFT                2

/* XPT_FE :: IB14_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB14_CTRL_IB_SYNC_POL_SEL_MASK                 0x00000002
#define BCHP_XPT_FE_IB14_CTRL_IB_SYNC_POL_SEL_SHIFT                1

/* XPT_FE :: IB14_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB14_CTRL_IB_CLOCK_POL_SEL_MASK                0x00000001
#define BCHP_XPT_FE_IB14_CTRL_IB_CLOCK_POL_SEL_SHIFT               0

/***************************************************************************
 *IB14_SYNC_COUNT - Data Transport Input Band 14 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB14_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB14_SYNC_COUNT_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_IB14_SYNC_COUNT_reserved0_SHIFT                8

/* XPT_FE :: IB14_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB14_SYNC_COUNT_SYNC_COUNT_MASK                0x000000ff
#define BCHP_XPT_FE_IB14_SYNC_COUNT_SYNC_COUNT_SHIFT               0

/***************************************************************************
 *IB15_CTRL - Data Transport Input Band 15 Control Register
 ***************************************************************************/
/* XPT_FE :: IB15_CTRL :: reserved0 [31:24] */
#define BCHP_XPT_FE_IB15_CTRL_reserved0_MASK                       0xff000000
#define BCHP_XPT_FE_IB15_CTRL_reserved0_SHIFT                      24

/* XPT_FE :: IB15_CTRL :: IB_PKT_LENGTH [23:16] */
#define BCHP_XPT_FE_IB15_CTRL_IB_PKT_LENGTH_MASK                   0x00ff0000
#define BCHP_XPT_FE_IB15_CTRL_IB_PKT_LENGTH_SHIFT                  16

/* XPT_FE :: IB15_CTRL :: reserved1 [15:11] */
#define BCHP_XPT_FE_IB15_CTRL_reserved1_MASK                       0x0000f800
#define BCHP_XPT_FE_IB15_CTRL_reserved1_SHIFT                      11

/* XPT_FE :: IB15_CTRL :: IB_PARALLEL_INPUT_SEL [10:10] */
#define BCHP_XPT_FE_IB15_CTRL_IB_PARALLEL_INPUT_SEL_MASK           0x00000400
#define BCHP_XPT_FE_IB15_CTRL_IB_PARALLEL_INPUT_SEL_SHIFT          10

/* XPT_FE :: IB15_CTRL :: IB_LSB_FIRST [09:09] */
#define BCHP_XPT_FE_IB15_CTRL_IB_LSB_FIRST_MASK                    0x00000200
#define BCHP_XPT_FE_IB15_CTRL_IB_LSB_FIRST_SHIFT                   9

/* XPT_FE :: IB15_CTRL :: IB_FORCE_VALID [08:08] */
#define BCHP_XPT_FE_IB15_CTRL_IB_FORCE_VALID_MASK                  0x00000100
#define BCHP_XPT_FE_IB15_CTRL_IB_FORCE_VALID_SHIFT                 8

/* XPT_FE :: IB15_CTRL :: IB_USE_SYNC_AS_VALID [07:07] */
#define BCHP_XPT_FE_IB15_CTRL_IB_USE_SYNC_AS_VALID_MASK            0x00000080
#define BCHP_XPT_FE_IB15_CTRL_IB_USE_SYNC_AS_VALID_SHIFT           7

/* XPT_FE :: IB15_CTRL :: IB_SYNC_DETECT_EN [06:06] */
#define BCHP_XPT_FE_IB15_CTRL_IB_SYNC_DETECT_EN_MASK               0x00000040
#define BCHP_XPT_FE_IB15_CTRL_IB_SYNC_DETECT_EN_SHIFT              6

/* XPT_FE :: IB15_CTRL :: IB_ERROR_INPUT_EN [05:05] */
#define BCHP_XPT_FE_IB15_CTRL_IB_ERROR_INPUT_EN_MASK               0x00000020
#define BCHP_XPT_FE_IB15_CTRL_IB_ERROR_INPUT_EN_SHIFT              5

/* XPT_FE :: IB15_CTRL :: IB_ERROR_POL_SEL [04:04] */
#define BCHP_XPT_FE_IB15_CTRL_IB_ERROR_POL_SEL_MASK                0x00000010
#define BCHP_XPT_FE_IB15_CTRL_IB_ERROR_POL_SEL_SHIFT               4

/* XPT_FE :: IB15_CTRL :: IB_VALID_POL_SEL [03:03] */
#define BCHP_XPT_FE_IB15_CTRL_IB_VALID_POL_SEL_MASK                0x00000008
#define BCHP_XPT_FE_IB15_CTRL_IB_VALID_POL_SEL_SHIFT               3

/* XPT_FE :: IB15_CTRL :: IB_DATA_POL_SEL [02:02] */
#define BCHP_XPT_FE_IB15_CTRL_IB_DATA_POL_SEL_MASK                 0x00000004
#define BCHP_XPT_FE_IB15_CTRL_IB_DATA_POL_SEL_SHIFT                2

/* XPT_FE :: IB15_CTRL :: IB_SYNC_POL_SEL [01:01] */
#define BCHP_XPT_FE_IB15_CTRL_IB_SYNC_POL_SEL_MASK                 0x00000002
#define BCHP_XPT_FE_IB15_CTRL_IB_SYNC_POL_SEL_SHIFT                1

/* XPT_FE :: IB15_CTRL :: IB_CLOCK_POL_SEL [00:00] */
#define BCHP_XPT_FE_IB15_CTRL_IB_CLOCK_POL_SEL_MASK                0x00000001
#define BCHP_XPT_FE_IB15_CTRL_IB_CLOCK_POL_SEL_SHIFT               0

/***************************************************************************
 *IB15_SYNC_COUNT - Data Transport Input Band 15 Sync counter Register
 ***************************************************************************/
/* XPT_FE :: IB15_SYNC_COUNT :: reserved0 [31:08] */
#define BCHP_XPT_FE_IB15_SYNC_COUNT_reserved0_MASK                 0xffffff00
#define BCHP_XPT_FE_IB15_SYNC_COUNT_reserved0_SHIFT                8

/* XPT_FE :: IB15_SYNC_COUNT :: SYNC_COUNT [07:00] */
#define BCHP_XPT_FE_IB15_SYNC_COUNT_SYNC_COUNT_MASK                0x000000ff
#define BCHP_XPT_FE_IB15_SYNC_COUNT_SYNC_COUNT_SHIFT               0

/***************************************************************************
 *MINI_PID_PARSER0_CTRL1 - Data Transport Parser Band 0 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER0_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER0_CTRL2 - Data Transport Parser Band 0 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER0_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER0_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER1_CTRL1 - Data Transport Parser Band 1 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER1_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER1_CTRL2 - Data Transport Parser Band 1 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER1_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER1_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER2_CTRL1 - Data Transport Parser Band 2 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER2_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER2_CTRL2 - Data Transport Parser Band 2 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER2_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER2_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER3_CTRL1 - Data Transport Parser Band 3 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER3_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER3_CTRL2 - Data Transport Parser Band 3 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER3_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER3_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER4_CTRL1 - Data Transport Parser Band 4 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER4_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER4_CTRL2 - Data Transport Parser Band 4 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER4_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER4_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER5_CTRL1 - Data Transport Parser Band 5 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER5_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER5_CTRL2 - Data Transport Parser Band 5 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER5_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER5_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER6_CTRL1 - Data Transport Parser Band 6 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER6_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER6_CTRL2 - Data Transport Parser Band 6 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER6_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER6_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER7_CTRL1 - Data Transport Parser Band 7 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER7_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER7_CTRL2 - Data Transport Parser Band 7 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER7_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER7_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *MINI_PID_PARSER8_CTRL1 - Data Transport Parser Band 8 Control Register
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_reserved0_MASK          0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_reserved0_SHIFT         29

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_TIMESTAMP_MODE [28:27] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_TIMESTAMP_MODE_MASK 0x18000000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_TIMESTAMP_MODE_SHIFT 27

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_TSMF_SEL [26:26] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_TSMF_SEL_MASK    0x04000000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_TSMF_SEL_SHIFT   26

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_TSMF_EN [25:25] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_TSMF_EN_MASK     0x02000000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_TSMF_EN_SHIFT    25

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: reserved1 [24:22] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_reserved1_MASK          0x01c00000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_reserved1_SHIFT         22

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_INPUT_SEL_MSB [21:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_INPUT_SEL_MSB_MASK 0x00200000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_INPUT_SEL_MSB_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_ERROR_INPUT_TEI_IGNORE [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ERROR_INPUT_TEI_IGNORE_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_PKT_LENGTH [19:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_PKT_LENGTH_MASK  0x000ff000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_PKT_LENGTH_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_INPUT_SEL_MASK   0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_INPUT_SEL_SHIFT  8

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_PACKET_TYPE [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_PACKET_TYPE_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_PACKET_TYPE_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_ACCEPT_NULL_PKT_PRE_MPOD [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ACCEPT_NULL_PKT_PRE_MPOD_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: reserved2 [03:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_reserved2_MASK          0x0000000c
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_reserved2_SHIFT         2

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_ALL_PASS_CTRL_PRE_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ALL_PASS_CTRL_PRE_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER8_CTRL1 :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ENABLE_MASK      0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL1_PARSER_ENABLE_SHIFT     0

/***************************************************************************
 *MINI_PID_PARSER8_CTRL2 - Data Transport Parser Band 8 Control Register 2
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: reserved0 [31:14] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_reserved0_MASK          0xffffc000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_reserved0_SHIFT         14

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: PARSER_STREAM_TIMESTAMP_EN [13:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_STREAM_TIMESTAMP_EN_MASK 0x00002000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_STREAM_TIMESTAMP_EN_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: PARSER_TIMESTREAM_BF_SYNC [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_TIMESTREAM_BF_SYNC_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_TIMESTREAM_BF_SYNC_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: reserved1 [11:11] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_reserved1_MASK          0x00000800
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_reserved1_SHIFT         11

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: PARSER_TIMESTAMP_RESTAMP [10:10] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_TIMESTAMP_RESTAMP_MASK 0x00000400
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_TIMESTAMP_RESTAMP_SHIFT 10

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: reserved2 [09:03] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_reserved2_MASK          0x000003f8
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_reserved2_SHIFT         3

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: PARSER_ACCEPT_NULL_PKT_POST_MPOD [02:02] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_MASK 0x00000004
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_ACCEPT_NULL_PKT_POST_MPOD_SHIFT 2

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: PARSER_ALL_PASS_CTRL_POST_MPOD [01:01] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_MASK 0x00000002
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_PARSER_ALL_PASS_CTRL_POST_MPOD_SHIFT 1

/* XPT_FE :: MINI_PID_PARSER8_CTRL2 :: MPOD_EN [00:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_MPOD_EN_MASK            0x00000001
#define BCHP_XPT_FE_MINI_PID_PARSER8_CTRL2_MPOD_EN_SHIFT           0

/***************************************************************************
 *IB_SYNC_DETECT_CTRL - Data Transport Input Band Sync detect control
 ***************************************************************************/
/* XPT_FE :: IB_SYNC_DETECT_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_reserved0_MASK             0xffffffc0
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_reserved0_SHIFT            6

/* XPT_FE :: IB_SYNC_DETECT_CTRL :: IB_SYNC_OUT_CNT [05:03] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_OUT_CNT_MASK       0x00000038
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_OUT_CNT_SHIFT      3

/* XPT_FE :: IB_SYNC_DETECT_CTRL :: IB_SYNC_IN_CNT [02:00] */
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_IN_CNT_MASK        0x00000007
#define BCHP_XPT_FE_IB_SYNC_DETECT_CTRL_IB_SYNC_IN_CNT_SHIFT       0

/***************************************************************************
 *TSMF0_CTRL - Data Transport TSMF Demultiplexer -- Control Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_CTRL :: reserved0 [31:28] */
#define BCHP_XPT_FE_TSMF0_CTRL_reserved0_MASK                      0xf0000000
#define BCHP_XPT_FE_TSMF0_CTRL_reserved0_SHIFT                     28

/* XPT_FE :: TSMF0_CTRL :: TSMF_INPUT_SEL_MSB [27:27] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_INPUT_SEL_MSB_MASK             0x08000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_INPUT_SEL_MSB_SHIFT            27

/* XPT_FE :: TSMF0_CTRL :: TSMF_CRC_CK_DIS [26:26] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CRC_CK_DIS_MASK                0x04000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CRC_CK_DIS_SHIFT               26

/* XPT_FE :: TSMF0_CTRL :: TSMF_REL_TS_STATUS_CK_DIS [25:25] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_STATUS_CK_DIS_MASK      0x02000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_STATUS_CK_DIS_SHIFT     25

/* XPT_FE :: TSMF0_CTRL :: TSMF_FRAME_TYPE_CK_DIS [24:24] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_FRAME_TYPE_CK_DIS_MASK         0x01000000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_FRAME_TYPE_CK_DIS_SHIFT        24

/* XPT_FE :: TSMF0_CTRL :: TSMF_REL_TS_MODE_CK_DIS [23:23] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_MODE_CK_DIS_MASK        0x00800000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_MODE_CK_DIS_SHIFT       23

/* XPT_FE :: TSMF0_CTRL :: TSMF_SYNC_CK_DIS [22:22] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SYNC_CK_DIS_MASK               0x00400000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SYNC_CK_DIS_SHIFT              22

/* XPT_FE :: TSMF0_CTRL :: TSMF_CC_CK_DIS [21:21] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CC_CK_DIS_MASK                 0x00200000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_CC_CK_DIS_SHIFT                21

/* XPT_FE :: TSMF0_CTRL :: TSMF_ADAP_CK_DIS [20:20] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ADAP_CK_DIS_MASK               0x00100000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ADAP_CK_DIS_SHIFT              20

/* XPT_FE :: TSMF0_CTRL :: TSMF_SC_CK_DIS [19:19] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SC_CK_DIS_MASK                 0x00080000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_SC_CK_DIS_SHIFT                19

/* XPT_FE :: TSMF0_CTRL :: TSMF_TS_PRIOR_CK_DIS [18:18] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TS_PRIOR_CK_DIS_MASK           0x00040000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TS_PRIOR_CK_DIS_SHIFT          18

/* XPT_FE :: TSMF0_CTRL :: TSMF_PUSI_CK_DIS [17:17] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_PUSI_CK_DIS_MASK               0x00020000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_PUSI_CK_DIS_SHIFT              17

/* XPT_FE :: TSMF0_CTRL :: TSMF_TEI_CK_DIS [16:16] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TEI_CK_DIS_MASK                0x00010000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_TEI_CK_DIS_SHIFT               16

/* XPT_FE :: TSMF0_CTRL :: TSMF_REL_TS_NO [15:12] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_NO_MASK                 0x0000f000
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_REL_TS_NO_SHIFT                12

/* XPT_FE :: TSMF0_CTRL :: TSMF_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_INPUT_SEL_MASK                 0x00000f00
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_INPUT_SEL_SHIFT                8

/* XPT_FE :: TSMF0_CTRL :: reserved1 [07:03] */
#define BCHP_XPT_FE_TSMF0_CTRL_reserved1_MASK                      0x000000f8
#define BCHP_XPT_FE_TSMF0_CTRL_reserved1_SHIFT                     3

/* XPT_FE :: TSMF0_CTRL :: TSMF_VER_CHANGE_MODE [02:02] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_VER_CHANGE_MODE_MASK           0x00000004
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_VER_CHANGE_MODE_SHIFT          2

/* XPT_FE :: TSMF0_CTRL :: TSMF_AUTO_EN [01:01] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_AUTO_EN_MASK                   0x00000002
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_AUTO_EN_SHIFT                  1

/* XPT_FE :: TSMF0_CTRL :: TSMF_ENABLE [00:00] */
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ENABLE_MASK                    0x00000001
#define BCHP_XPT_FE_TSMF0_CTRL_TSMF_ENABLE_SHIFT                   0

/***************************************************************************
 *TSMF0_SLOT_MAP_LO - Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_SLOT_MAP_LO :: SLOT_MAP_LO [31:00] */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_LO_SLOT_MAP_LO_MASK             0xffffffff
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_LO_SLOT_MAP_LO_SHIFT            0

/***************************************************************************
 *TSMF0_SLOT_MAP_HI - Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_SLOT_MAP_HI :: reserved0 [31:20] */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_reserved0_MASK               0xfff00000
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_reserved0_SHIFT              20

/* XPT_FE :: TSMF0_SLOT_MAP_HI :: SLOT_MAP_HI [19:00] */
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_SLOT_MAP_HI_MASK             0x000fffff
#define BCHP_XPT_FE_TSMF0_SLOT_MAP_HI_SLOT_MAP_HI_SHIFT            0

/***************************************************************************
 *TSMF0_STATUS - Data Transport TSMF Demultiplexer -- Status Register
 ***************************************************************************/
/* XPT_FE :: TSMF0_STATUS :: reserved0 [31:10] */
#define BCHP_XPT_FE_TSMF0_STATUS_reserved0_MASK                    0xfffffc00
#define BCHP_XPT_FE_TSMF0_STATUS_reserved0_SHIFT                   10

/* XPT_FE :: TSMF0_STATUS :: TSMF_TEST [09:01] */
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_TEST_MASK                    0x000003fe
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_TEST_SHIFT                   1

/* XPT_FE :: TSMF0_STATUS :: TSMF_OOS_STATUS [00:00] */
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_OOS_STATUS_MASK              0x00000001
#define BCHP_XPT_FE_TSMF0_STATUS_TSMF_OOS_STATUS_SHIFT             0

/***************************************************************************
 *TSMF1_CTRL - Data Transport TSMF Demultiplexer -- Control Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_CTRL :: reserved0 [31:28] */
#define BCHP_XPT_FE_TSMF1_CTRL_reserved0_MASK                      0xf0000000
#define BCHP_XPT_FE_TSMF1_CTRL_reserved0_SHIFT                     28

/* XPT_FE :: TSMF1_CTRL :: TSMF_INPUT_SEL_MSB [27:27] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_INPUT_SEL_MSB_MASK             0x08000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_INPUT_SEL_MSB_SHIFT            27

/* XPT_FE :: TSMF1_CTRL :: TSMF_CRC_CK_DIS [26:26] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CRC_CK_DIS_MASK                0x04000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CRC_CK_DIS_SHIFT               26

/* XPT_FE :: TSMF1_CTRL :: TSMF_REL_TS_STATUS_CK_DIS [25:25] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_STATUS_CK_DIS_MASK      0x02000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_STATUS_CK_DIS_SHIFT     25

/* XPT_FE :: TSMF1_CTRL :: TSMF_FRAME_TYPE_CK_DIS [24:24] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_FRAME_TYPE_CK_DIS_MASK         0x01000000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_FRAME_TYPE_CK_DIS_SHIFT        24

/* XPT_FE :: TSMF1_CTRL :: TSMF_REL_TS_MODE_CK_DIS [23:23] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_MODE_CK_DIS_MASK        0x00800000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_MODE_CK_DIS_SHIFT       23

/* XPT_FE :: TSMF1_CTRL :: TSMF_SYNC_CK_DIS [22:22] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SYNC_CK_DIS_MASK               0x00400000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SYNC_CK_DIS_SHIFT              22

/* XPT_FE :: TSMF1_CTRL :: TSMF_CC_CK_DIS [21:21] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CC_CK_DIS_MASK                 0x00200000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_CC_CK_DIS_SHIFT                21

/* XPT_FE :: TSMF1_CTRL :: TSMF_ADAP_CK_DIS [20:20] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ADAP_CK_DIS_MASK               0x00100000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ADAP_CK_DIS_SHIFT              20

/* XPT_FE :: TSMF1_CTRL :: TSMF_SC_CK_DIS [19:19] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SC_CK_DIS_MASK                 0x00080000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_SC_CK_DIS_SHIFT                19

/* XPT_FE :: TSMF1_CTRL :: TSMF_TS_PRIOR_CK_DIS [18:18] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TS_PRIOR_CK_DIS_MASK           0x00040000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TS_PRIOR_CK_DIS_SHIFT          18

/* XPT_FE :: TSMF1_CTRL :: TSMF_PUSI_CK_DIS [17:17] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_PUSI_CK_DIS_MASK               0x00020000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_PUSI_CK_DIS_SHIFT              17

/* XPT_FE :: TSMF1_CTRL :: TSMF_TEI_CK_DIS [16:16] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TEI_CK_DIS_MASK                0x00010000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_TEI_CK_DIS_SHIFT               16

/* XPT_FE :: TSMF1_CTRL :: TSMF_REL_TS_NO [15:12] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_NO_MASK                 0x0000f000
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_REL_TS_NO_SHIFT                12

/* XPT_FE :: TSMF1_CTRL :: TSMF_INPUT_SEL [11:08] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_INPUT_SEL_MASK                 0x00000f00
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_INPUT_SEL_SHIFT                8

/* XPT_FE :: TSMF1_CTRL :: reserved1 [07:03] */
#define BCHP_XPT_FE_TSMF1_CTRL_reserved1_MASK                      0x000000f8
#define BCHP_XPT_FE_TSMF1_CTRL_reserved1_SHIFT                     3

/* XPT_FE :: TSMF1_CTRL :: TSMF_VER_CHANGE_MODE [02:02] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_VER_CHANGE_MODE_MASK           0x00000004
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_VER_CHANGE_MODE_SHIFT          2

/* XPT_FE :: TSMF1_CTRL :: TSMF_AUTO_EN [01:01] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_AUTO_EN_MASK                   0x00000002
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_AUTO_EN_SHIFT                  1

/* XPT_FE :: TSMF1_CTRL :: TSMF_ENABLE [00:00] */
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ENABLE_MASK                    0x00000001
#define BCHP_XPT_FE_TSMF1_CTRL_TSMF_ENABLE_SHIFT                   0

/***************************************************************************
 *TSMF1_SLOT_MAP_LO - Data Transport TSMF Demultiplexer -- Slot Map Vector LSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_SLOT_MAP_LO :: SLOT_MAP_LO [31:00] */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_LO_SLOT_MAP_LO_MASK             0xffffffff
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_LO_SLOT_MAP_LO_SHIFT            0

/***************************************************************************
 *TSMF1_SLOT_MAP_HI - Data Transport TSMF Demultiplexer -- Slot Map Vector MSBs Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_SLOT_MAP_HI :: reserved0 [31:20] */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_reserved0_MASK               0xfff00000
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_reserved0_SHIFT              20

/* XPT_FE :: TSMF1_SLOT_MAP_HI :: SLOT_MAP_HI [19:00] */
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_SLOT_MAP_HI_MASK             0x000fffff
#define BCHP_XPT_FE_TSMF1_SLOT_MAP_HI_SLOT_MAP_HI_SHIFT            0

/***************************************************************************
 *TSMF1_STATUS - Data Transport TSMF Demultiplexer -- Status Register
 ***************************************************************************/
/* XPT_FE :: TSMF1_STATUS :: reserved0 [31:10] */
#define BCHP_XPT_FE_TSMF1_STATUS_reserved0_MASK                    0xfffffc00
#define BCHP_XPT_FE_TSMF1_STATUS_reserved0_SHIFT                   10

/* XPT_FE :: TSMF1_STATUS :: TSMF_TEST [09:01] */
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_TEST_MASK                    0x000003fe
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_TEST_SHIFT                   1

/* XPT_FE :: TSMF1_STATUS :: TSMF_OOS_STATUS [00:00] */
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_OOS_STATUS_MASK              0x00000001
#define BCHP_XPT_FE_TSMF1_STATUS_TSMF_OOS_STATUS_SHIFT             0

/***************************************************************************
 *TV_STATUS_0 - TV Status_0
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_0 :: INPUT3_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT3_CRC_MASK                    0xff000000
#define BCHP_XPT_FE_TV_STATUS_0_INPUT3_CRC_SHIFT                   24

/* XPT_FE :: TV_STATUS_0 :: INPUT2_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT2_CRC_MASK                    0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_0_INPUT2_CRC_SHIFT                   16

/* XPT_FE :: TV_STATUS_0 :: INPUT1_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT1_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_0_INPUT1_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_0 :: INPUT0_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_0_INPUT0_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_0_INPUT0_CRC_SHIFT                   0

/***************************************************************************
 *TV_STATUS_1 - TV Status_1
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_1 :: INPUT7_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT7_CRC_MASK                    0xff000000
#define BCHP_XPT_FE_TV_STATUS_1_INPUT7_CRC_SHIFT                   24

/* XPT_FE :: TV_STATUS_1 :: INPUT6_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT6_CRC_MASK                    0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_1_INPUT6_CRC_SHIFT                   16

/* XPT_FE :: TV_STATUS_1 :: INPUT5_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT5_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_1_INPUT5_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_1 :: INPUT4_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_1_INPUT4_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_1_INPUT4_CRC_SHIFT                   0

/***************************************************************************
 *TV_STATUS_2 - TV Status_2
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_2 :: INPUT11_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_2_INPUT11_CRC_MASK                   0xff000000
#define BCHP_XPT_FE_TV_STATUS_2_INPUT11_CRC_SHIFT                  24

/* XPT_FE :: TV_STATUS_2 :: INPUT10_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_2_INPUT10_CRC_MASK                   0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_2_INPUT10_CRC_SHIFT                  16

/* XPT_FE :: TV_STATUS_2 :: INPUT9_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_2_INPUT9_CRC_MASK                    0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_2_INPUT9_CRC_SHIFT                   8

/* XPT_FE :: TV_STATUS_2 :: INPUT8_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_2_INPUT8_CRC_MASK                    0x000000ff
#define BCHP_XPT_FE_TV_STATUS_2_INPUT8_CRC_SHIFT                   0

/***************************************************************************
 *TV_STATUS_3 - TV Status_3
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_3 :: INPUT15_CRC [31:24] */
#define BCHP_XPT_FE_TV_STATUS_3_INPUT15_CRC_MASK                   0xff000000
#define BCHP_XPT_FE_TV_STATUS_3_INPUT15_CRC_SHIFT                  24

/* XPT_FE :: TV_STATUS_3 :: INPUT14_CRC [23:16] */
#define BCHP_XPT_FE_TV_STATUS_3_INPUT14_CRC_MASK                   0x00ff0000
#define BCHP_XPT_FE_TV_STATUS_3_INPUT14_CRC_SHIFT                  16

/* XPT_FE :: TV_STATUS_3 :: INPUT13_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_3_INPUT13_CRC_MASK                   0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_3_INPUT13_CRC_SHIFT                  8

/* XPT_FE :: TV_STATUS_3 :: INPUT12_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_3_INPUT12_CRC_MASK                   0x000000ff
#define BCHP_XPT_FE_TV_STATUS_3_INPUT12_CRC_SHIFT                  0

/***************************************************************************
 *TV_STATUS_4 - TV Status_4
 ***************************************************************************/
/* XPT_FE :: TV_STATUS_4 :: reserved0 [31:16] */
#define BCHP_XPT_FE_TV_STATUS_4_reserved0_MASK                     0xffff0000
#define BCHP_XPT_FE_TV_STATUS_4_reserved0_SHIFT                    16

/* XPT_FE :: TV_STATUS_4 :: MTSIF_RX1_CRC [15:08] */
#define BCHP_XPT_FE_TV_STATUS_4_MTSIF_RX1_CRC_MASK                 0x0000ff00
#define BCHP_XPT_FE_TV_STATUS_4_MTSIF_RX1_CRC_SHIFT                8

/* XPT_FE :: TV_STATUS_4 :: MTSIF_RX0_CRC [07:00] */
#define BCHP_XPT_FE_TV_STATUS_4_MTSIF_RX0_CRC_MASK                 0x000000ff
#define BCHP_XPT_FE_TV_STATUS_4_MTSIF_RX0_CRC_SHIFT                0

/***************************************************************************
 *MTSIF_TX0_TV_CTRL - TV Control
 ***************************************************************************/
/* XPT_FE :: MTSIF_TX0_TV_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_FE_MTSIF_TX0_TV_CTRL_reserved0_MASK               0xfffffffe
#define BCHP_XPT_FE_MTSIF_TX0_TV_CTRL_reserved0_SHIFT              1

/* XPT_FE :: MTSIF_TX0_TV_CTRL :: TP_IN_SEL [00:00] */
#define BCHP_XPT_FE_MTSIF_TX0_TV_CTRL_TP_IN_SEL_MASK               0x00000001
#define BCHP_XPT_FE_MTSIF_TX0_TV_CTRL_TP_IN_SEL_SHIFT              0

/***************************************************************************
 *MINI_PID_PARSER0_TO_PARSER3_BAND_ID - MINI PID PARSER0 to PARSER3 BAND ID
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved0_MASK 0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved0_SHIFT 29

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER3_PARSER_SEL [28:28] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER3_PARSER_SEL_MASK 0x10000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER3_PARSER_SEL_SHIFT 28

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER3_BAND_ID [27:24] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER3_BAND_ID_MASK 0x0f000000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER3_BAND_ID_SHIFT 24

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: reserved1 [23:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved1_MASK 0x00e00000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved1_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER2_PARSER_SEL [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER2_PARSER_SEL_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER2_PARSER_SEL_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER2_BAND_ID [19:16] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER2_BAND_ID_MASK 0x000f0000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER2_BAND_ID_SHIFT 16

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: reserved2 [15:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved2_MASK 0x0000e000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved2_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER1_PARSER_SEL [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER1_PARSER_SEL_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER1_PARSER_SEL_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER1_BAND_ID [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER1_BAND_ID_MASK 0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER1_BAND_ID_SHIFT 8

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: reserved3 [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved3_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_reserved3_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER0_PARSER_SEL [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER0_PARSER_SEL_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER0_PARSER_SEL_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER0_TO_PARSER3_BAND_ID :: PARSER0_BAND_ID [03:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER0_BAND_ID_MASK 0x0000000f
#define BCHP_XPT_FE_MINI_PID_PARSER0_TO_PARSER3_BAND_ID_PARSER0_BAND_ID_SHIFT 0

/***************************************************************************
 *MINI_PID_PARSER4_TO_PARSER7_BAND_ID - MINI PID PARSER4 to PARSER7 BAND ID
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: reserved0 [31:29] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved0_MASK 0xe0000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved0_SHIFT 29

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER7_PARSER_SEL [28:28] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER7_PARSER_SEL_MASK 0x10000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER7_PARSER_SEL_SHIFT 28

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER7_BAND_ID [27:24] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER7_BAND_ID_MASK 0x0f000000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER7_BAND_ID_SHIFT 24

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: reserved1 [23:21] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved1_MASK 0x00e00000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved1_SHIFT 21

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER6_PARSER_SEL [20:20] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER6_PARSER_SEL_MASK 0x00100000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER6_PARSER_SEL_SHIFT 20

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER6_BAND_ID [19:16] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER6_BAND_ID_MASK 0x000f0000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER6_BAND_ID_SHIFT 16

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: reserved2 [15:13] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved2_MASK 0x0000e000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved2_SHIFT 13

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER5_PARSER_SEL [12:12] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER5_PARSER_SEL_MASK 0x00001000
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER5_PARSER_SEL_SHIFT 12

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER5_BAND_ID [11:08] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER5_BAND_ID_MASK 0x00000f00
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER5_BAND_ID_SHIFT 8

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: reserved3 [07:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved3_MASK 0x000000e0
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_reserved3_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER4_PARSER_SEL [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER4_PARSER_SEL_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER4_PARSER_SEL_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER4_TO_PARSER7_BAND_ID :: PARSER4_BAND_ID [03:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER4_BAND_ID_MASK 0x0000000f
#define BCHP_XPT_FE_MINI_PID_PARSER4_TO_PARSER7_BAND_ID_PARSER4_BAND_ID_SHIFT 0

/***************************************************************************
 *MINI_PID_PARSER8_TO_PARSER11_BAND_ID - MINI PID PARSER8 to PARSER11 BAND ID
 ***************************************************************************/
/* XPT_FE :: MINI_PID_PARSER8_TO_PARSER11_BAND_ID :: reserved0 [31:05] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID_reserved0_MASK 0xffffffe0
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID_reserved0_SHIFT 5

/* XPT_FE :: MINI_PID_PARSER8_TO_PARSER11_BAND_ID :: PARSER8_PARSER_SEL [04:04] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID_PARSER8_PARSER_SEL_MASK 0x00000010
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID_PARSER8_PARSER_SEL_SHIFT 4

/* XPT_FE :: MINI_PID_PARSER8_TO_PARSER11_BAND_ID :: PARSER8_BAND_ID [03:00] */
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID_PARSER8_BAND_ID_MASK 0x0000000f
#define BCHP_XPT_FE_MINI_PID_PARSER8_TO_PARSER11_BAND_ID_PARSER8_BAND_ID_SHIFT 0

/***************************************************************************
 *ATS_COUNTER_CTRL - FE_ATS_COUNTER_CTRL
 ***************************************************************************/
/* XPT_FE :: ATS_COUNTER_CTRL :: reserved0 [31:25] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_reserved0_MASK                0xfe000000
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_reserved0_SHIFT               25

/* XPT_FE :: ATS_COUNTER_CTRL :: EXT_RESET_ENABLE [24:24] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_EXT_RESET_ENABLE_MASK         0x01000000
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_EXT_RESET_ENABLE_SHIFT        24

/* XPT_FE :: ATS_COUNTER_CTRL :: COUNT_RESET [23:23] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_COUNT_RESET_MASK              0x00800000
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_COUNT_RESET_SHIFT             23

/* XPT_FE :: ATS_COUNTER_CTRL :: INC_MUX_SEL [22:22] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_INC_MUX_SEL_MASK              0x00400000
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_INC_MUX_SEL_SHIFT             22

/* XPT_FE :: ATS_COUNTER_CTRL :: SKIP_REPEAT_MODE [21:21] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_SKIP_REPEAT_MODE_MASK         0x00200000
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_SKIP_REPEAT_MODE_SHIFT        21

/* XPT_FE :: ATS_COUNTER_CTRL :: SKIP_REPEAT_EN [20:20] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_SKIP_REPEAT_EN_MASK           0x00100000
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_SKIP_REPEAT_EN_SHIFT          20

/* XPT_FE :: ATS_COUNTER_CTRL :: SKIP_REPEAT_COUNT [19:00] */
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_SKIP_REPEAT_COUNT_MASK        0x000fffff
#define BCHP_XPT_FE_ATS_COUNTER_CTRL_SKIP_REPEAT_COUNT_SHIFT       0

/***************************************************************************
 *ATS_TS_MOD300 - FE_ATS_TS_MOD300
 ***************************************************************************/
/* XPT_FE :: ATS_TS_MOD300 :: TS_MOD300_UPPER [31:09] */
#define BCHP_XPT_FE_ATS_TS_MOD300_TS_MOD300_UPPER_MASK             0xfffffe00
#define BCHP_XPT_FE_ATS_TS_MOD300_TS_MOD300_UPPER_SHIFT            9

/* XPT_FE :: ATS_TS_MOD300 :: TS_MOD300_LOWER [08:00] */
#define BCHP_XPT_FE_ATS_TS_MOD300_TS_MOD300_LOWER_MASK             0x000001ff
#define BCHP_XPT_FE_ATS_TS_MOD300_TS_MOD300_LOWER_SHIFT            0

/***************************************************************************
 *ATS_TS_BINARY - FE_ATS_TS_BINARY
 ***************************************************************************/
/* XPT_FE :: ATS_TS_BINARY :: TS_BINARY_COUNTER [31:00] */
#define BCHP_XPT_FE_ATS_TS_BINARY_TS_BINARY_COUNTER_MASK           0xffffffff
#define BCHP_XPT_FE_ATS_TS_BINARY_TS_BINARY_COUNTER_SHIFT          0

/***************************************************************************
 *MTSIF_TX0_CTRL1 - FE_MTSIF_TX0_CTRL1
 ***************************************************************************/
/* XPT_FE :: MTSIF_TX0_CTRL1 :: reserved0 [31:10] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_reserved0_MASK                 0xfffffc00
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_reserved0_SHIFT                10

/* XPT_FE :: MTSIF_TX0_CTRL1 :: MTSIF_TX_CLK_SEL [09:08] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_MTSIF_TX_CLK_SEL_MASK          0x00000300
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_MTSIF_TX_CLK_SEL_SHIFT         8

/* XPT_FE :: MTSIF_TX0_CTRL1 :: reserved1 [07:06] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_reserved1_MASK                 0x000000c0
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_reserved1_SHIFT                6

/* XPT_FE :: MTSIF_TX0_CTRL1 :: MTSIF_TX_IF_WIDTH [05:04] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_MTSIF_TX_IF_WIDTH_MASK         0x00000030
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_MTSIF_TX_IF_WIDTH_SHIFT        4

/* XPT_FE :: MTSIF_TX0_CTRL1 :: FILTER_EN [03:03] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_FILTER_EN_MASK                 0x00000008
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_FILTER_EN_SHIFT                3

/* XPT_FE :: MTSIF_TX0_CTRL1 :: BLOCK_OUT_EN [02:02] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_BLOCK_OUT_EN_MASK              0x00000004
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_BLOCK_OUT_EN_SHIFT             2

/* XPT_FE :: MTSIF_TX0_CTRL1 :: MTSIF_TX_CLOCK_POL_SEL [01:01] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_MTSIF_TX_CLOCK_POL_SEL_MASK    0x00000002
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_MTSIF_TX_CLOCK_POL_SEL_SHIFT   1

/* XPT_FE :: MTSIF_TX0_CTRL1 :: TX_ENABLE [00:00] */
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_TX_ENABLE_MASK                 0x00000001
#define BCHP_XPT_FE_MTSIF_TX0_CTRL1_TX_ENABLE_SHIFT                0

/***************************************************************************
 *MTSIF_TX0_BLOCK_OUT - FE_MTSIF_TX0_BLOCK_OUT
 ***************************************************************************/
/* XPT_FE :: MTSIF_TX0_BLOCK_OUT :: reserved0 [31:16] */
#define BCHP_XPT_FE_MTSIF_TX0_BLOCK_OUT_reserved0_MASK             0xffff0000
#define BCHP_XPT_FE_MTSIF_TX0_BLOCK_OUT_reserved0_SHIFT            16

/* XPT_FE :: MTSIF_TX0_BLOCK_OUT :: BLOCK_OUT_COUNT [15:00] */
#define BCHP_XPT_FE_MTSIF_TX0_BLOCK_OUT_BLOCK_OUT_COUNT_MASK       0x0000ffff
#define BCHP_XPT_FE_MTSIF_TX0_BLOCK_OUT_BLOCK_OUT_COUNT_SHIFT      0

/***************************************************************************
 *MTSIF_TX0_STATUS - FE_MTSIF_TX0_STATUS
 ***************************************************************************/
/* XPT_FE :: MTSIF_TX0_STATUS :: reserved0 [31:02] */
#define BCHP_XPT_FE_MTSIF_TX0_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_XPT_FE_MTSIF_TX0_STATUS_reserved0_SHIFT               2

/* XPT_FE :: MTSIF_TX0_STATUS :: MTSIF_TX_XPACKET_PARSER_STATUS [01:01] */
#define BCHP_XPT_FE_MTSIF_TX0_STATUS_MTSIF_TX_XPACKET_PARSER_STATUS_MASK 0x00000002
#define BCHP_XPT_FE_MTSIF_TX0_STATUS_MTSIF_TX_XPACKET_PARSER_STATUS_SHIFT 1

/* XPT_FE :: MTSIF_TX0_STATUS :: MTSIF_TX_OUT_STATUS [00:00] */
#define BCHP_XPT_FE_MTSIF_TX0_STATUS_MTSIF_TX_OUT_STATUS_MASK      0x00000001
#define BCHP_XPT_FE_MTSIF_TX0_STATUS_MTSIF_TX_OUT_STATUS_SHIFT     0

/***************************************************************************
 *PID_TABLE_%i - Data Transport Primary PID Table
 ***************************************************************************/
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_BASE                         0x000c5800
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_START                        0
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_END                          255
#define BCHP_XPT_FE_PID_TABLE_i_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *PID_TABLE_%i - Data Transport Primary PID Table
 ***************************************************************************/
/* XPT_FE :: PID_TABLE_i :: SECURITY_OUTPUT_PIPE_SEL [31:29] */
#define BCHP_XPT_FE_PID_TABLE_i_SECURITY_OUTPUT_PIPE_SEL_MASK      0xe0000000
#define BCHP_XPT_FE_PID_TABLE_i_SECURITY_OUTPUT_PIPE_SEL_SHIFT     29

/* XPT_FE :: PID_TABLE_i :: IGNORE_PID_VERSION [28:28] */
#define BCHP_XPT_FE_PID_TABLE_i_IGNORE_PID_VERSION_MASK            0x10000000
#define BCHP_XPT_FE_PID_TABLE_i_IGNORE_PID_VERSION_SHIFT           28

/* XPT_FE :: PID_TABLE_i :: PLAYBACK_FE_SEL [27:27] */
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_FE_SEL_MASK               0x08000000
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_FE_SEL_SHIFT              27

/* XPT_FE :: PID_TABLE_i :: PID_VERSION [26:24] */
#define BCHP_XPT_FE_PID_TABLE_i_PID_VERSION_MASK                   0x07000000
#define BCHP_XPT_FE_PID_TABLE_i_PID_VERSION_SHIFT                  24

/* XPT_FE :: PID_TABLE_i :: PARSER_OUTPUT_PIPE_SEL [23:22] */
#define BCHP_XPT_FE_PID_TABLE_i_PARSER_OUTPUT_PIPE_SEL_MASK        0x00c00000
#define BCHP_XPT_FE_PID_TABLE_i_PARSER_OUTPUT_PIPE_SEL_SHIFT       22

/* XPT_FE :: PID_TABLE_i :: MPOD_BYPASS_EN [21:21] */
#define BCHP_XPT_FE_PID_TABLE_i_MPOD_BYPASS_EN_MASK                0x00200000
#define BCHP_XPT_FE_PID_TABLE_i_MPOD_BYPASS_EN_SHIFT               21

/* XPT_FE :: PID_TABLE_i :: PID_CHANNEL_ENABLE [20:20] */
#define BCHP_XPT_FE_PID_TABLE_i_PID_CHANNEL_ENABLE_MASK            0x00100000
#define BCHP_XPT_FE_PID_TABLE_i_PID_CHANNEL_ENABLE_SHIFT           20

/* union - case INPUT_BAND_PARSER [19:16] */
/* XPT_FE :: PID_TABLE_i :: INPUT_BAND_PARSER :: PID_CHANNEL_INPUT_SELECT [19:16] */
#define BCHP_XPT_FE_PID_TABLE_i_INPUT_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_MASK 0x000f0000
#define BCHP_XPT_FE_PID_TABLE_i_INPUT_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_SHIFT 16

/* union - case PLAYBACK_BAND_PARSER [19:16] */
/* XPT_FE :: PID_TABLE_i :: PLAYBACK_BAND_PARSER :: PID_CHANNEL_INPUT_SELECT [19:16] */
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_MASK 0x000f0000
#define BCHP_XPT_FE_PID_TABLE_i_PLAYBACK_BAND_PARSER_PID_CHANNEL_INPUT_SELECT_SHIFT 16

/* XPT_FE :: PID_TABLE_i :: reserved0 [15:14] */
#define BCHP_XPT_FE_PID_TABLE_i_reserved0_MASK                     0x0000c000
#define BCHP_XPT_FE_PID_TABLE_i_reserved0_SHIFT                    14

/* XPT_FE :: PID_TABLE_i :: ENABLE_HD_FILTER [13:13] */
#define BCHP_XPT_FE_PID_TABLE_i_ENABLE_HD_FILTER_MASK              0x00002000
#define BCHP_XPT_FE_PID_TABLE_i_ENABLE_HD_FILTER_SHIFT             13

/* union - case HD_FILT_EN [12:00] */
/* XPT_FE :: PID_TABLE_i :: HD_FILT_EN :: HD_FILTER_TYPE [12:12] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_HD_FILTER_TYPE_MASK     0x00001000
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_HD_FILTER_TYPE_SHIFT    12

/* XPT_FE :: PID_TABLE_i :: HD_FILT_EN :: PID_CHANNEL_SCID [11:00] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_PID_CHANNEL_SCID_MASK   0x00000fff
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_EN_PID_CHANNEL_SCID_SHIFT  0

/* union - case HD_FILT_DIS [12:00] */
/* XPT_FE :: PID_TABLE_i :: HD_FILT_DIS :: PID_CHANNEL_PID [12:00] */
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_DIS_PID_CHANNEL_PID_MASK   0x00001fff
#define BCHP_XPT_FE_PID_TABLE_i_HD_FILT_DIS_PID_CHANNEL_PID_SHIFT  0


/***************************************************************************
 *SPID_TABLE_%i - Data Transport Secondary PID Table
 ***************************************************************************/
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_BASE                        0x000c5c00
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_START                       0
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_END                         255
#define BCHP_XPT_FE_SPID_TABLE_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *SPID_TABLE_%i - Data Transport Secondary PID Table
 ***************************************************************************/
/* XPT_FE :: SPID_TABLE_i :: PID_DESTINATION [31:24] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_DESTINATION_MASK              0xff000000
#define BCHP_XPT_FE_SPID_TABLE_i_PID_DESTINATION_SHIFT             24

/* XPT_FE :: SPID_TABLE_i :: reserved0 [23:23] */
#define BCHP_XPT_FE_SPID_TABLE_i_reserved0_MASK                    0x00800000
#define BCHP_XPT_FE_SPID_TABLE_i_reserved0_SHIFT                   23

/* XPT_FE :: SPID_TABLE_i :: SPID_VERSION [22:20] */
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_VERSION_MASK                 0x00700000
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_VERSION_SHIFT                20

/* XPT_FE :: SPID_TABLE_i :: SPID_MODE [19:16] */
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_MASK                    0x000f0000
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_SHIFT                   16
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_DISABLE_SPID            0
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PSG_PKT_SUBSTITUTION_NQ 1
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PSG_PKT_SUBSTITUTION_Q  2
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PSG_PKT_INSERTION       3
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PSG_PKT_INSERTION_DELETION 4
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_MERGE1              5
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_MERGE2              6
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_REMAP               7
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_FILTER        8
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_PID_MERGE0              9
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_RANGE         10
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_STREAM_ID_EXTENSION_FILTER 12
#define BCHP_XPT_FE_SPID_TABLE_i_SPID_MODE_SUBSTREAM_ID_FILTER     14

/* union - case STREAM_ID_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_STREAM_ID_MASK   0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_STREAM_ID_SHIFT  8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_FILTER :: reserved0 [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_reserved0_MASK   0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_FILTER_reserved0_SHIFT  0

/* union - case STREAM_ID_RANGE [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_RANGE :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_HI_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_HI_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_RANGE :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_LO_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_RANGE_STREAM_ID_LO_SHIFT 0

/* union - case STREAM_ID_EXTENSION_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_EXTENSION_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: STREAM_ID_EXTENSION_FILTER :: STREAM_ID_EXTENSION [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_EXTENSION_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_STREAM_ID_EXTENSION_FILTER_STREAM_ID_EXTENSION_SHIFT 0

/* union - case SUBSTREAM_ID_FILTER [15:00] */
/* XPT_FE :: SPID_TABLE_i :: SUBSTREAM_ID_FILTER :: STREAM_ID [15:08] */
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_STREAM_ID_MASK 0x0000ff00
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_STREAM_ID_SHIFT 8

/* XPT_FE :: SPID_TABLE_i :: SUBSTREAM_ID_FILTER :: SUBSTREAM_ID [07:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_SUBSTREAM_ID_MASK 0x000000ff
#define BCHP_XPT_FE_SPID_TABLE_i_SUBSTREAM_ID_FILTER_SUBSTREAM_ID_SHIFT 0

/* union - case PID_FUNCTIONS [15:00] */
/* XPT_FE :: SPID_TABLE_i :: PID_FUNCTIONS :: reserved0 [15:13] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_reserved0_MASK      0x0000e000
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_reserved0_SHIFT     13

/* XPT_FE :: SPID_TABLE_i :: PID_FUNCTIONS :: SPID_CHANNEL_PID [12:00] */
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_SPID_CHANNEL_PID_MASK 0x00001fff
#define BCHP_XPT_FE_SPID_TABLE_i_PID_FUNCTIONS_SPID_CHANNEL_PID_SHIFT 0


#endif /* #ifndef BCHP_XPT_FE_H__ */

/* End of File */
