
IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (5 2)  (413 531)  (413 531)  routing T_8_33.span4_horz_r_11 <X> T_8_33.lc_trk_g0_3
 (7 2)  (415 531)  (415 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (416 531)  (416 531)  routing T_8_33.span4_horz_r_11 <X> T_8_33.lc_trk_g0_3
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (12 11)  (430 538)  (430 538)  routing T_8_33.lc_trk_g0_3 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (11 12)  (525 540)  (525 540)  routing T_10_33.span4_horz_r_3 <X> T_10_33.span4_horz_l_15


IO_Tile_11_33

 (16 0)  (550 528)  (550 528)  IOB_0 IO Functioning bit
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (17 3)  (551 530)  (551 530)  IOB_0 IO Functioning bit
 (17 4)  (551 532)  (551 532)  IOB_0 IO Functioning bit
 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (16 10)  (658 539)  (658 539)  IOB_1 IO Functioning bit
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit
 (17 14)  (659 543)  (659 543)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (16 10)  (712 539)  (712 539)  IOB_1 IO Functioning bit
 (11 12)  (741 540)  (741 540)  routing T_14_33.span4_horz_r_3 <X> T_14_33.span4_horz_l_15
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit
 (17 14)  (713 543)  (713 543)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 2)  (833 531)  (833 531)  routing T_16_33.span4_horz_r_11 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span4_horz_r_11 <X> T_16_33.lc_trk_g0_3
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (11 12)  (961 540)  (961 540)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_l_15
 (12 12)  (962 540)  (962 540)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_l_15
 (13 13)  (963 541)  (963 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3
 (14 13)  (964 541)  (964 541)  routing T_18_33.span4_vert_19 <X> T_18_33.span4_horz_r_3


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (14 13)  (1180 541)  (1180 541)  routing T_22_33.span4_horz_l_15 <X> T_22_33.span4_horz_r_3
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (16 14)  (1148 543)  (1148 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 14)  (1323 543)  (1323 543)  routing T_25_33.span4_horz_r_15 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1326 543)  (1326 543)  routing T_25_33.span4_horz_r_15 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_horz_l_15 <X> T_26_33.span4_horz_r_3


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (1460 537)  (1460 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


LogicTile_18_30

 (4 10)  (932 490)  (932 490)  routing T_18_30.sp4_v_b_6 <X> T_18_30.sp4_v_t_43


LogicTile_18_29

 (19 6)  (947 470)  (947 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_28_27

 (3 0)  (1459 432)  (1459 432)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_v_b_0


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24

 (3 6)  (931 390)  (931 390)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_v_t_23


LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_28_23

 (3 0)  (1459 368)  (1459 368)  routing T_28_23.sp12_v_t_23 <X> T_28_23.sp12_v_b_0


LogicTile_28_19

 (3 0)  (1459 304)  (1459 304)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_v_b_0


IO_Tile_0_16

 (5 4)  (12 260)  (12 260)  routing T_0_16.span4_vert_b_5 <X> T_0_16.lc_trk_g0_5
 (7 4)  (10 260)  (10 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (9 261)  (9 261)  routing T_0_16.span4_vert_b_5 <X> T_0_16.lc_trk_g0_5
 (15 5)  (2 261)  (2 261)  routing T_0_16.lc_trk_g0_5 <X> T_0_16.wire_gbuf/in


LogicTile_18_16

 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (40 0)  (968 256)  (968 256)  LC_0 Logic Functioning bit
 (41 0)  (969 256)  (969 256)  LC_0 Logic Functioning bit
 (42 0)  (970 256)  (970 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (51 0)  (979 256)  (979 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (980 256)  (980 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit


LogicTile_11_15

 (3 0)  (549 240)  (549 240)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_v_b_0


LogicTile_28_15

 (3 0)  (1459 240)  (1459 240)  routing T_28_15.sp12_v_t_23 <X> T_28_15.sp12_v_b_0


IO_Tile_0_13

 (11 2)  (6 210)  (6 210)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_t_13
 (12 2)  (5 210)  (5 210)  routing T_0_13.span4_horz_7 <X> T_0_13.span4_vert_t_13


LogicTile_4_13

 (10 10)  (190 218)  (190 218)  routing T_4_13.sp4_v_b_2 <X> T_4_13.sp4_h_l_42


LogicTile_4_12

 (19 2)  (199 194)  (199 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_7_11

 (10 13)  (352 189)  (352 189)  routing T_7_11.sp4_h_r_5 <X> T_7_11.sp4_v_b_10


RAM_Tile_8_11

 (2 0)  (398 176)  (398 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_16_11

 (3 2)  (819 178)  (819 178)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_h_l_23
 (3 3)  (819 179)  (819 179)  routing T_16_11.sp12_h_r_0 <X> T_16_11.sp12_h_l_23


LogicTile_28_11

 (3 2)  (1459 178)  (1459 178)  routing T_28_11.sp12_v_t_23 <X> T_28_11.sp12_h_l_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (4 10)  (1730 170)  (1730 170)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (5 11)  (1731 171)  (1731 171)  routing T_33_10.span4_vert_b_10 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9

 (17 0)  (305 144)  (305 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (315 144)  (315 144)  routing T_6_9.lc_trk_g1_0 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 144)  (317 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 144)  (319 144)  routing T_6_9.lc_trk_g0_5 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 144)  (320 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (323 144)  (323 144)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.input_2_0
 (41 0)  (329 144)  (329 144)  LC_0 Logic Functioning bit
 (43 0)  (331 144)  (331 144)  LC_0 Logic Functioning bit
 (44 0)  (332 144)  (332 144)  LC_0 Logic Functioning bit
 (45 0)  (333 144)  (333 144)  LC_0 Logic Functioning bit
 (18 1)  (306 145)  (306 145)  routing T_6_9.sp4_r_v_b_34 <X> T_6_9.lc_trk_g0_1
 (26 1)  (314 145)  (314 145)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 145)  (316 145)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 145)  (317 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 145)  (320 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (321 145)  (321 145)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.input_2_0
 (34 1)  (322 145)  (322 145)  routing T_6_9.lc_trk_g3_5 <X> T_6_9.input_2_0
 (37 1)  (325 145)  (325 145)  LC_0 Logic Functioning bit
 (39 1)  (327 145)  (327 145)  LC_0 Logic Functioning bit
 (0 2)  (288 146)  (288 146)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (1 2)  (289 146)  (289 146)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (2 2)  (290 146)  (290 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (302 146)  (302 146)  routing T_6_9.wire_logic_cluster/lc_4/out <X> T_6_9.lc_trk_g0_4
 (17 2)  (305 146)  (305 146)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (306 146)  (306 146)  routing T_6_9.wire_logic_cluster/lc_5/out <X> T_6_9.lc_trk_g0_5
 (27 2)  (315 146)  (315 146)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 146)  (316 146)  routing T_6_9.lc_trk_g3_1 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 146)  (317 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 146)  (320 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (329 146)  (329 146)  LC_1 Logic Functioning bit
 (43 2)  (331 146)  (331 146)  LC_1 Logic Functioning bit
 (44 2)  (332 146)  (332 146)  LC_1 Logic Functioning bit
 (45 2)  (333 146)  (333 146)  LC_1 Logic Functioning bit
 (17 3)  (305 147)  (305 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (317 147)  (317 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 147)  (325 147)  LC_1 Logic Functioning bit
 (39 3)  (327 147)  (327 147)  LC_1 Logic Functioning bit
 (14 4)  (302 148)  (302 148)  routing T_6_9.wire_logic_cluster/lc_0/out <X> T_6_9.lc_trk_g1_0
 (21 4)  (309 148)  (309 148)  routing T_6_9.wire_logic_cluster/lc_3/out <X> T_6_9.lc_trk_g1_3
 (22 4)  (310 148)  (310 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (313 148)  (313 148)  routing T_6_9.wire_logic_cluster/lc_2/out <X> T_6_9.lc_trk_g1_2
 (27 4)  (315 148)  (315 148)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 148)  (317 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 148)  (320 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (329 148)  (329 148)  LC_2 Logic Functioning bit
 (43 4)  (331 148)  (331 148)  LC_2 Logic Functioning bit
 (44 4)  (332 148)  (332 148)  LC_2 Logic Functioning bit
 (45 4)  (333 148)  (333 148)  LC_2 Logic Functioning bit
 (17 5)  (305 149)  (305 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (310 149)  (310 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (314 149)  (314 149)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (316 149)  (316 149)  routing T_6_9.lc_trk_g2_2 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 149)  (317 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 149)  (318 149)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (37 5)  (325 149)  (325 149)  LC_2 Logic Functioning bit
 (39 5)  (327 149)  (327 149)  LC_2 Logic Functioning bit
 (27 6)  (315 150)  (315 150)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 150)  (317 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 150)  (320 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (329 150)  (329 150)  LC_3 Logic Functioning bit
 (43 6)  (331 150)  (331 150)  LC_3 Logic Functioning bit
 (44 6)  (332 150)  (332 150)  LC_3 Logic Functioning bit
 (45 6)  (333 150)  (333 150)  LC_3 Logic Functioning bit
 (29 7)  (317 151)  (317 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 151)  (318 151)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (37 7)  (325 151)  (325 151)  LC_3 Logic Functioning bit
 (39 7)  (327 151)  (327 151)  LC_3 Logic Functioning bit
 (26 8)  (314 152)  (314 152)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (317 152)  (317 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 152)  (320 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (329 152)  (329 152)  LC_4 Logic Functioning bit
 (43 8)  (331 152)  (331 152)  LC_4 Logic Functioning bit
 (45 8)  (333 152)  (333 152)  LC_4 Logic Functioning bit
 (22 9)  (310 153)  (310 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (313 153)  (313 153)  routing T_6_9.sp4_r_v_b_34 <X> T_6_9.lc_trk_g2_2
 (29 9)  (317 153)  (317 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (324 153)  (324 153)  LC_4 Logic Functioning bit
 (38 9)  (326 153)  (326 153)  LC_4 Logic Functioning bit
 (48 9)  (336 153)  (336 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (31 10)  (319 154)  (319 154)  routing T_6_9.lc_trk_g0_4 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 154)  (320 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (40 10)  (328 154)  (328 154)  LC_5 Logic Functioning bit
 (41 10)  (329 154)  (329 154)  LC_5 Logic Functioning bit
 (42 10)  (330 154)  (330 154)  LC_5 Logic Functioning bit
 (43 10)  (331 154)  (331 154)  LC_5 Logic Functioning bit
 (40 11)  (328 155)  (328 155)  LC_5 Logic Functioning bit
 (41 11)  (329 155)  (329 155)  LC_5 Logic Functioning bit
 (42 11)  (330 155)  (330 155)  LC_5 Logic Functioning bit
 (43 11)  (331 155)  (331 155)  LC_5 Logic Functioning bit
 (17 12)  (305 156)  (305 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 156)  (306 156)  routing T_6_9.wire_logic_cluster/lc_1/out <X> T_6_9.lc_trk_g3_1
 (17 14)  (305 158)  (305 158)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 158)  (306 158)  routing T_6_9.wire_logic_cluster/lc_5/out <X> T_6_9.lc_trk_g3_5
 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8

 (9 7)  (8 135)  (8 135)  Column buffer control bit: IOLEFT_half_column_clock_enable_6



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (7 15)  (187 143)  (187 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_8

 (7 15)  (241 143)  (241 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 10)  (445 138)  (445 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_10_8

 (7 10)  (499 138)  (499 138)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (499 143)  (499 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_8

 (7 10)  (553 138)  (553 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (7 15)  (769 143)  (769 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_8

 (7 10)  (823 138)  (823 138)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (823 143)  (823 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_8



LogicTile_18_8

 (7 15)  (935 143)  (935 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_8

 (7 15)  (989 143)  (989 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8

 (5 0)  (1515 128)  (1515 128)  routing T_29_8.sp4_v_b_6 <X> T_29_8.sp4_h_r_0
 (4 1)  (1514 129)  (1514 129)  routing T_29_8.sp4_v_b_6 <X> T_29_8.sp4_h_r_0
 (6 1)  (1516 129)  (1516 129)  routing T_29_8.sp4_v_b_6 <X> T_29_8.sp4_h_r_0


LogicTile_30_8

 (7 15)  (1571 143)  (1571 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (12 6)  (1738 134)  (1738 134)  routing T_33_8.span4_horz_37 <X> T_33_8.span4_vert_t_14
 (9 7)  (1735 135)  (1735 135)  Column buffer control bit: IORIGHT_half_column_clock_enable_6



LogicTile_7_7

 (4 8)  (346 120)  (346 120)  routing T_7_7.sp4_v_t_47 <X> T_7_7.sp4_v_b_6
 (6 8)  (348 120)  (348 120)  routing T_7_7.sp4_v_t_47 <X> T_7_7.sp4_v_b_6


LogicTile_9_7

 (6 0)  (444 112)  (444 112)  routing T_9_7.sp4_h_r_7 <X> T_9_7.sp4_v_b_0


LogicTile_10_7

 (2 4)  (494 116)  (494 116)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_16_7

 (3 2)  (819 114)  (819 114)  routing T_16_7.sp12_h_r_0 <X> T_16_7.sp12_h_l_23
 (3 3)  (819 115)  (819 115)  routing T_16_7.sp12_h_r_0 <X> T_16_7.sp12_h_l_23


LogicTile_28_7

 (3 2)  (1459 114)  (1459 114)  routing T_28_7.sp12_v_t_23 <X> T_28_7.sp12_h_l_23


LogicTile_4_6

 (26 0)  (206 96)  (206 96)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (36 0)  (216 96)  (216 96)  LC_0 Logic Functioning bit
 (38 0)  (218 96)  (218 96)  LC_0 Logic Functioning bit
 (41 0)  (221 96)  (221 96)  LC_0 Logic Functioning bit
 (43 0)  (223 96)  (223 96)  LC_0 Logic Functioning bit
 (45 0)  (225 96)  (225 96)  LC_0 Logic Functioning bit
 (53 0)  (233 96)  (233 96)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (206 97)  (206 97)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (207 97)  (207 97)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 97)  (209 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (217 97)  (217 97)  LC_0 Logic Functioning bit
 (39 1)  (219 97)  (219 97)  LC_0 Logic Functioning bit
 (40 1)  (220 97)  (220 97)  LC_0 Logic Functioning bit
 (42 1)  (222 97)  (222 97)  LC_0 Logic Functioning bit
 (0 2)  (180 98)  (180 98)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (1 2)  (181 98)  (181 98)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (182 98)  (182 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (180 100)  (180 100)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 4)  (181 100)  (181 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (180 101)  (180 101)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 5)  (181 101)  (181 101)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (22 6)  (202 102)  (202 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (201 103)  (201 103)  routing T_4_6.sp4_r_v_b_31 <X> T_4_6.lc_trk_g1_7
 (22 12)  (202 108)  (202 108)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (203 108)  (203 108)  routing T_4_6.sp12_v_b_11 <X> T_4_6.lc_trk_g3_3


LogicTile_6_6

 (0 2)  (288 98)  (288 98)  routing T_6_6.glb_netwk_6 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (1 2)  (289 98)  (289 98)  routing T_6_6.glb_netwk_6 <X> T_6_6.wire_logic_cluster/lc_7/clk
 (2 2)  (290 98)  (290 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (288 100)  (288 100)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_7/cen
 (1 4)  (289 100)  (289 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 101)  (288 101)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_7/cen
 (1 5)  (289 101)  (289 101)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_7/cen
 (22 12)  (310 108)  (310 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (15 14)  (303 110)  (303 110)  routing T_6_6.sp4_v_t_32 <X> T_6_6.lc_trk_g3_5
 (16 14)  (304 110)  (304 110)  routing T_6_6.sp4_v_t_32 <X> T_6_6.lc_trk_g3_5
 (17 14)  (305 110)  (305 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (31 14)  (319 110)  (319 110)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 110)  (320 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 110)  (321 110)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (322 110)  (322 110)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 110)  (324 110)  LC_7 Logic Functioning bit
 (37 14)  (325 110)  (325 110)  LC_7 Logic Functioning bit
 (38 14)  (326 110)  (326 110)  LC_7 Logic Functioning bit
 (39 14)  (327 110)  (327 110)  LC_7 Logic Functioning bit
 (45 14)  (333 110)  (333 110)  LC_7 Logic Functioning bit
 (47 14)  (335 110)  (335 110)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (336 110)  (336 110)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (339 110)  (339 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (324 111)  (324 111)  LC_7 Logic Functioning bit
 (37 15)  (325 111)  (325 111)  LC_7 Logic Functioning bit
 (38 15)  (326 111)  (326 111)  LC_7 Logic Functioning bit
 (39 15)  (327 111)  (327 111)  LC_7 Logic Functioning bit
 (48 15)  (336 111)  (336 111)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (340 111)  (340 111)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_6

 (3 13)  (345 109)  (345 109)  routing T_7_6.sp12_h_l_22 <X> T_7_6.sp12_h_r_1


LogicTile_9_6

 (26 4)  (464 100)  (464 100)  routing T_9_6.lc_trk_g1_5 <X> T_9_6.wire_logic_cluster/lc_2/in_0
 (37 4)  (475 100)  (475 100)  LC_2 Logic Functioning bit
 (39 4)  (477 100)  (477 100)  LC_2 Logic Functioning bit
 (40 4)  (478 100)  (478 100)  LC_2 Logic Functioning bit
 (42 4)  (480 100)  (480 100)  LC_2 Logic Functioning bit
 (53 4)  (491 100)  (491 100)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (465 101)  (465 101)  routing T_9_6.lc_trk_g1_5 <X> T_9_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 101)  (467 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 101)  (474 101)  LC_2 Logic Functioning bit
 (38 5)  (476 101)  (476 101)  LC_2 Logic Functioning bit
 (41 5)  (479 101)  (479 101)  LC_2 Logic Functioning bit
 (43 5)  (481 101)  (481 101)  LC_2 Logic Functioning bit
 (46 5)  (484 101)  (484 101)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (16 6)  (454 102)  (454 102)  routing T_9_6.sp4_v_b_13 <X> T_9_6.lc_trk_g1_5
 (17 6)  (455 102)  (455 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 102)  (456 102)  routing T_9_6.sp4_v_b_13 <X> T_9_6.lc_trk_g1_5
 (18 7)  (456 103)  (456 103)  routing T_9_6.sp4_v_b_13 <X> T_9_6.lc_trk_g1_5
 (6 12)  (444 108)  (444 108)  routing T_9_6.sp4_h_r_4 <X> T_9_6.sp4_v_b_9


LogicTile_15_6

 (14 2)  (776 98)  (776 98)  routing T_15_6.bnr_op_4 <X> T_15_6.lc_trk_g0_4
 (22 2)  (784 98)  (784 98)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 98)  (786 98)  routing T_15_6.bot_op_7 <X> T_15_6.lc_trk_g0_7
 (14 3)  (776 99)  (776 99)  routing T_15_6.bnr_op_4 <X> T_15_6.lc_trk_g0_4
 (17 3)  (779 99)  (779 99)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 4)  (784 100)  (784 100)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 100)  (786 100)  routing T_15_6.bot_op_3 <X> T_15_6.lc_trk_g1_3
 (26 6)  (788 102)  (788 102)  routing T_15_6.lc_trk_g0_7 <X> T_15_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 102)  (789 102)  routing T_15_6.lc_trk_g1_3 <X> T_15_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 102)  (791 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 102)  (793 102)  routing T_15_6.lc_trk_g0_4 <X> T_15_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 102)  (794 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (799 102)  (799 102)  LC_3 Logic Functioning bit
 (39 6)  (801 102)  (801 102)  LC_3 Logic Functioning bit
 (40 6)  (802 102)  (802 102)  LC_3 Logic Functioning bit
 (42 6)  (804 102)  (804 102)  LC_3 Logic Functioning bit
 (46 6)  (808 102)  (808 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (788 103)  (788 103)  routing T_15_6.lc_trk_g0_7 <X> T_15_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 103)  (791 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 103)  (792 103)  routing T_15_6.lc_trk_g1_3 <X> T_15_6.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 103)  (803 103)  LC_3 Logic Functioning bit
 (43 7)  (805 103)  (805 103)  LC_3 Logic Functioning bit
 (46 7)  (808 103)  (808 103)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (3 13)  (765 109)  (765 109)  routing T_15_6.sp12_h_l_22 <X> T_15_6.sp12_h_r_1


LogicTile_16_6

 (21 0)  (837 96)  (837 96)  routing T_16_6.wire_logic_cluster/lc_3/out <X> T_16_6.lc_trk_g0_3
 (22 0)  (838 96)  (838 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 96)  (843 96)  routing T_16_6.lc_trk_g1_4 <X> T_16_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 96)  (845 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 96)  (846 96)  routing T_16_6.lc_trk_g1_4 <X> T_16_6.wire_logic_cluster/lc_0/in_1
 (44 0)  (860 96)  (860 96)  LC_0 Logic Functioning bit
 (32 1)  (848 97)  (848 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 97)  (849 97)  routing T_16_6.lc_trk_g3_3 <X> T_16_6.input_2_0
 (34 1)  (850 97)  (850 97)  routing T_16_6.lc_trk_g3_3 <X> T_16_6.input_2_0
 (35 1)  (851 97)  (851 97)  routing T_16_6.lc_trk_g3_3 <X> T_16_6.input_2_0
 (0 2)  (816 98)  (816 98)  routing T_16_6.glb_netwk_6 <X> T_16_6.wire_logic_cluster/lc_7/clk
 (1 2)  (817 98)  (817 98)  routing T_16_6.glb_netwk_6 <X> T_16_6.wire_logic_cluster/lc_7/clk
 (2 2)  (818 98)  (818 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 98)  (843 98)  routing T_16_6.lc_trk_g3_7 <X> T_16_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 98)  (844 98)  routing T_16_6.lc_trk_g3_7 <X> T_16_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 98)  (845 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 98)  (846 98)  routing T_16_6.lc_trk_g3_7 <X> T_16_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 98)  (848 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 98)  (852 98)  LC_1 Logic Functioning bit
 (37 2)  (853 98)  (853 98)  LC_1 Logic Functioning bit
 (38 2)  (854 98)  (854 98)  LC_1 Logic Functioning bit
 (39 2)  (855 98)  (855 98)  LC_1 Logic Functioning bit
 (44 2)  (860 98)  (860 98)  LC_1 Logic Functioning bit
 (30 3)  (846 99)  (846 99)  routing T_16_6.lc_trk_g3_7 <X> T_16_6.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 99)  (852 99)  LC_1 Logic Functioning bit
 (37 3)  (853 99)  (853 99)  LC_1 Logic Functioning bit
 (38 3)  (854 99)  (854 99)  LC_1 Logic Functioning bit
 (39 3)  (855 99)  (855 99)  LC_1 Logic Functioning bit
 (27 4)  (843 100)  (843 100)  routing T_16_6.lc_trk_g1_6 <X> T_16_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 100)  (845 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 100)  (846 100)  routing T_16_6.lc_trk_g1_6 <X> T_16_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 100)  (848 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 100)  (852 100)  LC_2 Logic Functioning bit
 (37 4)  (853 100)  (853 100)  LC_2 Logic Functioning bit
 (38 4)  (854 100)  (854 100)  LC_2 Logic Functioning bit
 (39 4)  (855 100)  (855 100)  LC_2 Logic Functioning bit
 (44 4)  (860 100)  (860 100)  LC_2 Logic Functioning bit
 (12 5)  (828 101)  (828 101)  routing T_16_6.sp4_h_r_5 <X> T_16_6.sp4_v_b_5
 (30 5)  (846 101)  (846 101)  routing T_16_6.lc_trk_g1_6 <X> T_16_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 101)  (852 101)  LC_2 Logic Functioning bit
 (37 5)  (853 101)  (853 101)  LC_2 Logic Functioning bit
 (38 5)  (854 101)  (854 101)  LC_2 Logic Functioning bit
 (39 5)  (855 101)  (855 101)  LC_2 Logic Functioning bit
 (28 6)  (844 102)  (844 102)  routing T_16_6.lc_trk_g2_0 <X> T_16_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 102)  (845 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 102)  (848 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (853 102)  (853 102)  LC_3 Logic Functioning bit
 (39 6)  (855 102)  (855 102)  LC_3 Logic Functioning bit
 (43 6)  (859 102)  (859 102)  LC_3 Logic Functioning bit
 (45 6)  (861 102)  (861 102)  LC_3 Logic Functioning bit
 (15 7)  (831 103)  (831 103)  routing T_16_6.bot_op_4 <X> T_16_6.lc_trk_g1_4
 (17 7)  (833 103)  (833 103)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (838 103)  (838 103)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 103)  (840 103)  routing T_16_6.bot_op_6 <X> T_16_6.lc_trk_g1_6
 (26 7)  (842 103)  (842 103)  routing T_16_6.lc_trk_g0_3 <X> T_16_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 103)  (845 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 103)  (848 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 103)  (849 103)  routing T_16_6.lc_trk_g2_3 <X> T_16_6.input_2_3
 (35 7)  (851 103)  (851 103)  routing T_16_6.lc_trk_g2_3 <X> T_16_6.input_2_3
 (36 7)  (852 103)  (852 103)  LC_3 Logic Functioning bit
 (40 7)  (856 103)  (856 103)  LC_3 Logic Functioning bit
 (42 7)  (858 103)  (858 103)  LC_3 Logic Functioning bit
 (44 7)  (860 103)  (860 103)  LC_3 Logic Functioning bit
 (14 8)  (830 104)  (830 104)  routing T_16_6.rgt_op_0 <X> T_16_6.lc_trk_g2_0
 (21 8)  (837 104)  (837 104)  routing T_16_6.sp4_h_r_35 <X> T_16_6.lc_trk_g2_3
 (22 8)  (838 104)  (838 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 104)  (839 104)  routing T_16_6.sp4_h_r_35 <X> T_16_6.lc_trk_g2_3
 (24 8)  (840 104)  (840 104)  routing T_16_6.sp4_h_r_35 <X> T_16_6.lc_trk_g2_3
 (15 9)  (831 105)  (831 105)  routing T_16_6.rgt_op_0 <X> T_16_6.lc_trk_g2_0
 (17 9)  (833 105)  (833 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (14 11)  (830 107)  (830 107)  routing T_16_6.sp4_r_v_b_36 <X> T_16_6.lc_trk_g2_4
 (17 11)  (833 107)  (833 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 12)  (837 108)  (837 108)  routing T_16_6.bnl_op_3 <X> T_16_6.lc_trk_g3_3
 (22 12)  (838 108)  (838 108)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (837 109)  (837 109)  routing T_16_6.bnl_op_3 <X> T_16_6.lc_trk_g3_3
 (0 14)  (816 110)  (816 110)  routing T_16_6.lc_trk_g2_4 <X> T_16_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 110)  (817 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (837 110)  (837 110)  routing T_16_6.bnl_op_7 <X> T_16_6.lc_trk_g3_7
 (22 14)  (838 110)  (838 110)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (1 15)  (817 111)  (817 111)  routing T_16_6.lc_trk_g2_4 <X> T_16_6.wire_logic_cluster/lc_7/s_r
 (21 15)  (837 111)  (837 111)  routing T_16_6.bnl_op_7 <X> T_16_6.lc_trk_g3_7


LogicTile_17_6

 (21 0)  (895 96)  (895 96)  routing T_17_6.lft_op_3 <X> T_17_6.lc_trk_g0_3
 (22 0)  (896 96)  (896 96)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 96)  (898 96)  routing T_17_6.lft_op_3 <X> T_17_6.lc_trk_g0_3
 (29 0)  (903 96)  (903 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 96)  (905 96)  routing T_17_6.lc_trk_g3_6 <X> T_17_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 96)  (906 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 96)  (907 96)  routing T_17_6.lc_trk_g3_6 <X> T_17_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 96)  (908 96)  routing T_17_6.lc_trk_g3_6 <X> T_17_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 96)  (910 96)  LC_0 Logic Functioning bit
 (38 0)  (912 96)  (912 96)  LC_0 Logic Functioning bit
 (46 0)  (920 96)  (920 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (904 97)  (904 97)  routing T_17_6.lc_trk_g0_3 <X> T_17_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 97)  (905 97)  routing T_17_6.lc_trk_g3_6 <X> T_17_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 97)  (910 97)  LC_0 Logic Functioning bit
 (38 1)  (912 97)  (912 97)  LC_0 Logic Functioning bit
 (25 14)  (899 110)  (899 110)  routing T_17_6.bnl_op_6 <X> T_17_6.lc_trk_g3_6
 (22 15)  (896 111)  (896 111)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 111)  (899 111)  routing T_17_6.bnl_op_6 <X> T_17_6.lc_trk_g3_6


LogicTile_18_6

 (0 2)  (928 98)  (928 98)  routing T_18_6.glb_netwk_6 <X> T_18_6.wire_logic_cluster/lc_7/clk
 (1 2)  (929 98)  (929 98)  routing T_18_6.glb_netwk_6 <X> T_18_6.wire_logic_cluster/lc_7/clk
 (2 2)  (930 98)  (930 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 98)  (953 98)  routing T_18_6.sp12_h_l_5 <X> T_18_6.lc_trk_g0_6
 (22 3)  (950 99)  (950 99)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (952 99)  (952 99)  routing T_18_6.sp12_h_l_5 <X> T_18_6.lc_trk_g0_6
 (25 3)  (953 99)  (953 99)  routing T_18_6.sp12_h_l_5 <X> T_18_6.lc_trk_g0_6
 (14 4)  (942 100)  (942 100)  routing T_18_6.lft_op_0 <X> T_18_6.lc_trk_g1_0
 (28 4)  (956 100)  (956 100)  routing T_18_6.lc_trk_g2_1 <X> T_18_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 100)  (957 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 100)  (959 100)  routing T_18_6.lc_trk_g2_5 <X> T_18_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 100)  (960 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 100)  (961 100)  routing T_18_6.lc_trk_g2_5 <X> T_18_6.wire_logic_cluster/lc_2/in_3
 (40 4)  (968 100)  (968 100)  LC_2 Logic Functioning bit
 (42 4)  (970 100)  (970 100)  LC_2 Logic Functioning bit
 (15 5)  (943 101)  (943 101)  routing T_18_6.lft_op_0 <X> T_18_6.lc_trk_g1_0
 (17 5)  (945 101)  (945 101)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (40 5)  (968 101)  (968 101)  LC_2 Logic Functioning bit
 (42 5)  (970 101)  (970 101)  LC_2 Logic Functioning bit
 (27 6)  (955 102)  (955 102)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 102)  (956 102)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 102)  (957 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 102)  (959 102)  routing T_18_6.lc_trk_g0_6 <X> T_18_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 102)  (960 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (50 6)  (978 102)  (978 102)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (955 103)  (955 103)  routing T_18_6.lc_trk_g1_0 <X> T_18_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 103)  (957 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 103)  (958 103)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 103)  (959 103)  routing T_18_6.lc_trk_g0_6 <X> T_18_6.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 103)  (965 103)  LC_3 Logic Functioning bit
 (51 7)  (979 103)  (979 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (943 104)  (943 104)  routing T_18_6.sp4_v_t_28 <X> T_18_6.lc_trk_g2_1
 (16 8)  (944 104)  (944 104)  routing T_18_6.sp4_v_t_28 <X> T_18_6.lc_trk_g2_1
 (17 8)  (945 104)  (945 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (17 10)  (945 106)  (945 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 106)  (946 106)  routing T_18_6.wire_logic_cluster/lc_5/out <X> T_18_6.lc_trk_g2_5
 (27 10)  (955 106)  (955 106)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 106)  (956 106)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 106)  (957 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 106)  (959 106)  routing T_18_6.lc_trk_g0_6 <X> T_18_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 106)  (960 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (963 106)  (963 106)  routing T_18_6.lc_trk_g2_5 <X> T_18_6.input_2_5
 (36 10)  (964 106)  (964 106)  LC_5 Logic Functioning bit
 (37 10)  (965 106)  (965 106)  LC_5 Logic Functioning bit
 (45 10)  (973 106)  (973 106)  LC_5 Logic Functioning bit
 (27 11)  (955 107)  (955 107)  routing T_18_6.lc_trk_g1_0 <X> T_18_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 107)  (957 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 107)  (958 107)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 107)  (959 107)  routing T_18_6.lc_trk_g0_6 <X> T_18_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 107)  (960 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 107)  (961 107)  routing T_18_6.lc_trk_g2_5 <X> T_18_6.input_2_5
 (36 11)  (964 107)  (964 107)  LC_5 Logic Functioning bit
 (39 11)  (967 107)  (967 107)  LC_5 Logic Functioning bit
 (21 12)  (949 108)  (949 108)  routing T_18_6.sp4_h_r_43 <X> T_18_6.lc_trk_g3_3
 (22 12)  (950 108)  (950 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 108)  (951 108)  routing T_18_6.sp4_h_r_43 <X> T_18_6.lc_trk_g3_3
 (24 12)  (952 108)  (952 108)  routing T_18_6.sp4_h_r_43 <X> T_18_6.lc_trk_g3_3
 (21 13)  (949 109)  (949 109)  routing T_18_6.sp4_h_r_43 <X> T_18_6.lc_trk_g3_3
 (2 14)  (930 110)  (930 110)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (27 14)  (955 110)  (955 110)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 110)  (956 110)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 110)  (957 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 110)  (959 110)  routing T_18_6.lc_trk_g0_6 <X> T_18_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 110)  (960 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (963 110)  (963 110)  routing T_18_6.lc_trk_g2_5 <X> T_18_6.input_2_7
 (27 15)  (955 111)  (955 111)  routing T_18_6.lc_trk_g1_0 <X> T_18_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 111)  (957 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 111)  (958 111)  routing T_18_6.lc_trk_g3_3 <X> T_18_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 111)  (959 111)  routing T_18_6.lc_trk_g0_6 <X> T_18_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 111)  (960 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (961 111)  (961 111)  routing T_18_6.lc_trk_g2_5 <X> T_18_6.input_2_7
 (39 15)  (967 111)  (967 111)  LC_7 Logic Functioning bit


LogicTile_19_6

 (17 0)  (999 96)  (999 96)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 96)  (1000 96)  routing T_19_6.wire_logic_cluster/lc_1/out <X> T_19_6.lc_trk_g0_1
 (28 2)  (1010 98)  (1010 98)  routing T_19_6.lc_trk_g2_0 <X> T_19_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 98)  (1011 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 98)  (1014 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 98)  (1016 98)  routing T_19_6.lc_trk_g1_1 <X> T_19_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 98)  (1017 98)  routing T_19_6.lc_trk_g2_7 <X> T_19_6.input_2_1
 (36 2)  (1018 98)  (1018 98)  LC_1 Logic Functioning bit
 (37 2)  (1019 98)  (1019 98)  LC_1 Logic Functioning bit
 (29 3)  (1011 99)  (1011 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 99)  (1014 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1015 99)  (1015 99)  routing T_19_6.lc_trk_g2_7 <X> T_19_6.input_2_1
 (35 3)  (1017 99)  (1017 99)  routing T_19_6.lc_trk_g2_7 <X> T_19_6.input_2_1
 (37 3)  (1019 99)  (1019 99)  LC_1 Logic Functioning bit
 (16 4)  (998 100)  (998 100)  routing T_19_6.sp12_h_r_9 <X> T_19_6.lc_trk_g1_1
 (17 4)  (999 100)  (999 100)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (3 9)  (985 105)  (985 105)  routing T_19_6.sp12_h_l_22 <X> T_19_6.sp12_v_b_1
 (17 9)  (999 105)  (999 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 10)  (1004 106)  (1004 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1003 107)  (1003 107)  routing T_19_6.sp4_r_v_b_39 <X> T_19_6.lc_trk_g2_7


LogicTile_21_6

 (8 5)  (1098 101)  (1098 101)  routing T_21_6.sp4_h_l_47 <X> T_21_6.sp4_v_b_4
 (9 5)  (1099 101)  (1099 101)  routing T_21_6.sp4_h_l_47 <X> T_21_6.sp4_v_b_4
 (10 5)  (1100 101)  (1100 101)  routing T_21_6.sp4_h_l_47 <X> T_21_6.sp4_v_b_4


LogicTile_28_6

 (19 8)  (1475 104)  (1475 104)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_4_5

 (14 1)  (194 81)  (194 81)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g0_0
 (15 1)  (195 81)  (195 81)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g0_0
 (17 1)  (197 81)  (197 81)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (25 4)  (205 84)  (205 84)  routing T_4_5.bnr_op_2 <X> T_4_5.lc_trk_g1_2
 (22 5)  (202 85)  (202 85)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (205 85)  (205 85)  routing T_4_5.bnr_op_2 <X> T_4_5.lc_trk_g1_2
 (25 8)  (205 88)  (205 88)  routing T_4_5.rgt_op_2 <X> T_4_5.lc_trk_g2_2
 (22 9)  (202 89)  (202 89)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (204 89)  (204 89)  routing T_4_5.rgt_op_2 <X> T_4_5.lc_trk_g2_2
 (14 10)  (194 90)  (194 90)  routing T_4_5.rgt_op_4 <X> T_4_5.lc_trk_g2_4
 (15 10)  (195 90)  (195 90)  routing T_4_5.sp4_h_l_16 <X> T_4_5.lc_trk_g2_5
 (16 10)  (196 90)  (196 90)  routing T_4_5.sp4_h_l_16 <X> T_4_5.lc_trk_g2_5
 (17 10)  (197 90)  (197 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (209 90)  (209 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (212 90)  (212 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 90)  (213 90)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (217 90)  (217 90)  LC_5 Logic Functioning bit
 (39 10)  (219 90)  (219 90)  LC_5 Logic Functioning bit
 (41 10)  (221 90)  (221 90)  LC_5 Logic Functioning bit
 (43 10)  (223 90)  (223 90)  LC_5 Logic Functioning bit
 (15 11)  (195 91)  (195 91)  routing T_4_5.rgt_op_4 <X> T_4_5.lc_trk_g2_4
 (17 11)  (197 91)  (197 91)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (198 91)  (198 91)  routing T_4_5.sp4_h_l_16 <X> T_4_5.lc_trk_g2_5
 (31 11)  (211 91)  (211 91)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (37 11)  (217 91)  (217 91)  LC_5 Logic Functioning bit
 (39 11)  (219 91)  (219 91)  LC_5 Logic Functioning bit
 (41 11)  (221 91)  (221 91)  LC_5 Logic Functioning bit
 (43 11)  (223 91)  (223 91)  LC_5 Logic Functioning bit
 (26 12)  (206 92)  (206 92)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 92)  (207 92)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 92)  (209 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (211 92)  (211 92)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 92)  (212 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 92)  (213 92)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 92)  (216 92)  LC_6 Logic Functioning bit
 (50 12)  (230 92)  (230 92)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (232 92)  (232 92)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (208 93)  (208 93)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 93)  (209 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 93)  (210 93)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1


LogicTile_5_5

 (22 1)  (256 81)  (256 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 81)  (258 81)  routing T_5_5.bot_op_2 <X> T_5_5.lc_trk_g0_2
 (0 2)  (234 82)  (234 82)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (1 2)  (235 82)  (235 82)  routing T_5_5.glb_netwk_6 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (236 82)  (236 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (262 82)  (262 82)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 82)  (263 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (270 82)  (270 82)  LC_1 Logic Functioning bit
 (38 2)  (272 82)  (272 82)  LC_1 Logic Functioning bit
 (41 2)  (275 82)  (275 82)  LC_1 Logic Functioning bit
 (43 2)  (277 82)  (277 82)  LC_1 Logic Functioning bit
 (26 3)  (260 83)  (260 83)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 83)  (261 83)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 83)  (263 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (27 4)  (261 84)  (261 84)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 84)  (262 84)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 84)  (263 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 84)  (264 84)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 84)  (265 84)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 84)  (266 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 84)  (267 84)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 84)  (270 84)  LC_2 Logic Functioning bit
 (37 4)  (271 84)  (271 84)  LC_2 Logic Functioning bit
 (39 4)  (273 84)  (273 84)  LC_2 Logic Functioning bit
 (45 4)  (279 84)  (279 84)  LC_2 Logic Functioning bit
 (50 4)  (284 84)  (284 84)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (256 85)  (256 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (258 85)  (258 85)  routing T_5_5.bot_op_2 <X> T_5_5.lc_trk_g1_2
 (26 5)  (260 85)  (260 85)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 85)  (262 85)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 85)  (263 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 85)  (265 85)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (38 5)  (272 85)  (272 85)  LC_2 Logic Functioning bit
 (26 6)  (260 86)  (260 86)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 6)  (263 86)  (263 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 86)  (266 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 86)  (267 86)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (271 86)  (271 86)  LC_3 Logic Functioning bit
 (38 6)  (272 86)  (272 86)  LC_3 Logic Functioning bit
 (39 6)  (273 86)  (273 86)  LC_3 Logic Functioning bit
 (40 6)  (274 86)  (274 86)  LC_3 Logic Functioning bit
 (42 6)  (276 86)  (276 86)  LC_3 Logic Functioning bit
 (43 6)  (277 86)  (277 86)  LC_3 Logic Functioning bit
 (27 7)  (261 87)  (261 87)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 87)  (262 87)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 87)  (263 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 87)  (264 87)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 87)  (265 87)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 87)  (266 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (267 87)  (267 87)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.input_2_3
 (34 7)  (268 87)  (268 87)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.input_2_3
 (41 7)  (275 87)  (275 87)  LC_3 Logic Functioning bit
 (43 7)  (277 87)  (277 87)  LC_3 Logic Functioning bit
 (25 8)  (259 88)  (259 88)  routing T_5_5.wire_logic_cluster/lc_2/out <X> T_5_5.lc_trk_g2_2
 (31 8)  (265 88)  (265 88)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 88)  (266 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 88)  (267 88)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (38 8)  (272 88)  (272 88)  LC_4 Logic Functioning bit
 (39 8)  (273 88)  (273 88)  LC_4 Logic Functioning bit
 (45 8)  (279 88)  (279 88)  LC_4 Logic Functioning bit
 (50 8)  (284 88)  (284 88)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (248 89)  (248 89)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g2_0
 (15 9)  (249 89)  (249 89)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g2_0
 (17 9)  (251 89)  (251 89)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (256 89)  (256 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (265 89)  (265 89)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (38 9)  (272 89)  (272 89)  LC_4 Logic Functioning bit
 (39 9)  (273 89)  (273 89)  LC_4 Logic Functioning bit
 (15 10)  (249 90)  (249 90)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g2_5
 (17 10)  (251 90)  (251 90)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (252 90)  (252 90)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g2_5
 (22 10)  (256 90)  (256 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (258 90)  (258 90)  routing T_5_5.tnr_op_7 <X> T_5_5.lc_trk_g2_7
 (28 10)  (262 90)  (262 90)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 90)  (263 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 90)  (266 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 90)  (267 90)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 90)  (269 90)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.input_2_5
 (37 10)  (271 90)  (271 90)  LC_5 Logic Functioning bit
 (38 10)  (272 90)  (272 90)  LC_5 Logic Functioning bit
 (39 10)  (273 90)  (273 90)  LC_5 Logic Functioning bit
 (40 10)  (274 90)  (274 90)  LC_5 Logic Functioning bit
 (41 10)  (275 90)  (275 90)  LC_5 Logic Functioning bit
 (42 10)  (276 90)  (276 90)  LC_5 Logic Functioning bit
 (43 10)  (277 90)  (277 90)  LC_5 Logic Functioning bit
 (26 11)  (260 91)  (260 91)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 91)  (261 91)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 91)  (263 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 91)  (264 91)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 91)  (266 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (267 91)  (267 91)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.input_2_5
 (34 11)  (268 91)  (268 91)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.input_2_5
 (36 11)  (270 91)  (270 91)  LC_5 Logic Functioning bit
 (37 11)  (271 91)  (271 91)  LC_5 Logic Functioning bit
 (38 11)  (272 91)  (272 91)  LC_5 Logic Functioning bit
 (39 11)  (273 91)  (273 91)  LC_5 Logic Functioning bit
 (40 11)  (274 91)  (274 91)  LC_5 Logic Functioning bit
 (41 11)  (275 91)  (275 91)  LC_5 Logic Functioning bit
 (42 11)  (276 91)  (276 91)  LC_5 Logic Functioning bit
 (43 11)  (277 91)  (277 91)  LC_5 Logic Functioning bit
 (31 12)  (265 92)  (265 92)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 92)  (266 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 92)  (267 92)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 92)  (270 92)  LC_6 Logic Functioning bit
 (37 12)  (271 92)  (271 92)  LC_6 Logic Functioning bit
 (38 12)  (272 92)  (272 92)  LC_6 Logic Functioning bit
 (39 12)  (273 92)  (273 92)  LC_6 Logic Functioning bit
 (42 12)  (276 92)  (276 92)  LC_6 Logic Functioning bit
 (43 12)  (277 92)  (277 92)  LC_6 Logic Functioning bit
 (50 12)  (284 92)  (284 92)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (248 93)  (248 93)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g3_0
 (15 13)  (249 93)  (249 93)  routing T_5_5.tnl_op_0 <X> T_5_5.lc_trk_g3_0
 (17 13)  (251 93)  (251 93)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (36 13)  (270 93)  (270 93)  LC_6 Logic Functioning bit
 (37 13)  (271 93)  (271 93)  LC_6 Logic Functioning bit
 (38 13)  (272 93)  (272 93)  LC_6 Logic Functioning bit
 (39 13)  (273 93)  (273 93)  LC_6 Logic Functioning bit
 (42 13)  (276 93)  (276 93)  LC_6 Logic Functioning bit
 (43 13)  (277 93)  (277 93)  LC_6 Logic Functioning bit
 (53 13)  (287 93)  (287 93)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (248 94)  (248 94)  routing T_5_5.wire_logic_cluster/lc_4/out <X> T_5_5.lc_trk_g3_4
 (17 15)  (251 95)  (251 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_6_5

 (12 6)  (300 86)  (300 86)  routing T_6_5.sp4_v_t_46 <X> T_6_5.sp4_h_l_40
 (22 6)  (310 86)  (310 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (312 86)  (312 86)  routing T_6_5.top_op_7 <X> T_6_5.lc_trk_g1_7
 (11 7)  (299 87)  (299 87)  routing T_6_5.sp4_v_t_46 <X> T_6_5.sp4_h_l_40
 (13 7)  (301 87)  (301 87)  routing T_6_5.sp4_v_t_46 <X> T_6_5.sp4_h_l_40
 (21 7)  (309 87)  (309 87)  routing T_6_5.top_op_7 <X> T_6_5.lc_trk_g1_7
 (31 10)  (319 90)  (319 90)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 90)  (320 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 90)  (322 90)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 90)  (328 90)  LC_5 Logic Functioning bit
 (41 10)  (329 90)  (329 90)  LC_5 Logic Functioning bit
 (42 10)  (330 90)  (330 90)  LC_5 Logic Functioning bit
 (43 10)  (331 90)  (331 90)  LC_5 Logic Functioning bit
 (47 10)  (335 90)  (335 90)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (319 91)  (319 91)  routing T_6_5.lc_trk_g1_7 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 91)  (328 91)  LC_5 Logic Functioning bit
 (41 11)  (329 91)  (329 91)  LC_5 Logic Functioning bit
 (42 11)  (330 91)  (330 91)  LC_5 Logic Functioning bit
 (43 11)  (331 91)  (331 91)  LC_5 Logic Functioning bit
 (48 11)  (336 91)  (336 91)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (341 91)  (341 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


LogicTile_9_5

 (27 0)  (465 80)  (465 80)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 80)  (466 80)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 80)  (467 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 80)  (470 80)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 80)  (475 80)  LC_0 Logic Functioning bit
 (39 0)  (477 80)  (477 80)  LC_0 Logic Functioning bit
 (44 0)  (482 80)  (482 80)  LC_0 Logic Functioning bit
 (45 0)  (483 80)  (483 80)  LC_0 Logic Functioning bit
 (26 1)  (464 81)  (464 81)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 81)  (465 81)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 81)  (466 81)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 81)  (467 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 81)  (479 81)  LC_0 Logic Functioning bit
 (43 1)  (481 81)  (481 81)  LC_0 Logic Functioning bit
 (49 1)  (487 81)  (487 81)  Carry_In_Mux bit 

 (0 2)  (438 82)  (438 82)  routing T_9_5.glb_netwk_3 <X> T_9_5.wire_logic_cluster/lc_7/clk
 (2 2)  (440 82)  (440 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 82)  (465 82)  routing T_9_5.lc_trk_g3_1 <X> T_9_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 82)  (466 82)  routing T_9_5.lc_trk_g3_1 <X> T_9_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 82)  (467 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 82)  (470 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 82)  (475 82)  LC_1 Logic Functioning bit
 (39 2)  (477 82)  (477 82)  LC_1 Logic Functioning bit
 (44 2)  (482 82)  (482 82)  LC_1 Logic Functioning bit
 (45 2)  (483 82)  (483 82)  LC_1 Logic Functioning bit
 (0 3)  (438 83)  (438 83)  routing T_9_5.glb_netwk_3 <X> T_9_5.wire_logic_cluster/lc_7/clk
 (15 3)  (453 83)  (453 83)  routing T_9_5.sp4_v_t_9 <X> T_9_5.lc_trk_g0_4
 (16 3)  (454 83)  (454 83)  routing T_9_5.sp4_v_t_9 <X> T_9_5.lc_trk_g0_4
 (17 3)  (455 83)  (455 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (464 83)  (464 83)  routing T_9_5.lc_trk_g2_3 <X> T_9_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 83)  (466 83)  routing T_9_5.lc_trk_g2_3 <X> T_9_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 83)  (467 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 83)  (479 83)  LC_1 Logic Functioning bit
 (43 3)  (481 83)  (481 83)  LC_1 Logic Functioning bit
 (21 4)  (459 84)  (459 84)  routing T_9_5.wire_logic_cluster/lc_3/out <X> T_9_5.lc_trk_g1_3
 (22 4)  (460 84)  (460 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 84)  (463 84)  routing T_9_5.wire_logic_cluster/lc_2/out <X> T_9_5.lc_trk_g1_2
 (27 4)  (465 84)  (465 84)  routing T_9_5.lc_trk_g1_2 <X> T_9_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 84)  (467 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 84)  (470 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 84)  (475 84)  LC_2 Logic Functioning bit
 (39 4)  (477 84)  (477 84)  LC_2 Logic Functioning bit
 (44 4)  (482 84)  (482 84)  LC_2 Logic Functioning bit
 (45 4)  (483 84)  (483 84)  LC_2 Logic Functioning bit
 (22 5)  (460 85)  (460 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 85)  (464 85)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 85)  (465 85)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 85)  (466 85)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 85)  (467 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 85)  (468 85)  routing T_9_5.lc_trk_g1_2 <X> T_9_5.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 85)  (479 85)  LC_2 Logic Functioning bit
 (43 5)  (481 85)  (481 85)  LC_2 Logic Functioning bit
 (27 6)  (465 86)  (465 86)  routing T_9_5.lc_trk_g1_3 <X> T_9_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 86)  (467 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 86)  (470 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 86)  (475 86)  LC_3 Logic Functioning bit
 (39 6)  (477 86)  (477 86)  LC_3 Logic Functioning bit
 (44 6)  (482 86)  (482 86)  LC_3 Logic Functioning bit
 (45 6)  (483 86)  (483 86)  LC_3 Logic Functioning bit
 (26 7)  (464 87)  (464 87)  routing T_9_5.lc_trk_g2_3 <X> T_9_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 87)  (466 87)  routing T_9_5.lc_trk_g2_3 <X> T_9_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 87)  (467 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 87)  (468 87)  routing T_9_5.lc_trk_g1_3 <X> T_9_5.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 87)  (479 87)  LC_3 Logic Functioning bit
 (43 7)  (481 87)  (481 87)  LC_3 Logic Functioning bit
 (21 8)  (459 88)  (459 88)  routing T_9_5.rgt_op_3 <X> T_9_5.lc_trk_g2_3
 (22 8)  (460 88)  (460 88)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 88)  (462 88)  routing T_9_5.rgt_op_3 <X> T_9_5.lc_trk_g2_3
 (27 8)  (465 88)  (465 88)  routing T_9_5.lc_trk_g3_4 <X> T_9_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 88)  (466 88)  routing T_9_5.lc_trk_g3_4 <X> T_9_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 88)  (467 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 88)  (468 88)  routing T_9_5.lc_trk_g3_4 <X> T_9_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 88)  (470 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 88)  (475 88)  LC_4 Logic Functioning bit
 (39 8)  (477 88)  (477 88)  LC_4 Logic Functioning bit
 (44 8)  (482 88)  (482 88)  LC_4 Logic Functioning bit
 (45 8)  (483 88)  (483 88)  LC_4 Logic Functioning bit
 (26 9)  (464 89)  (464 89)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 89)  (465 89)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 89)  (466 89)  routing T_9_5.lc_trk_g3_3 <X> T_9_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 89)  (467 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 89)  (479 89)  LC_4 Logic Functioning bit
 (43 9)  (481 89)  (481 89)  LC_4 Logic Functioning bit
 (27 10)  (465 90)  (465 90)  routing T_9_5.lc_trk_g3_5 <X> T_9_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 90)  (466 90)  routing T_9_5.lc_trk_g3_5 <X> T_9_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 90)  (467 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 90)  (468 90)  routing T_9_5.lc_trk_g3_5 <X> T_9_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 90)  (470 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (475 90)  (475 90)  LC_5 Logic Functioning bit
 (39 10)  (477 90)  (477 90)  LC_5 Logic Functioning bit
 (45 10)  (483 90)  (483 90)  LC_5 Logic Functioning bit
 (26 11)  (464 91)  (464 91)  routing T_9_5.lc_trk_g2_3 <X> T_9_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 91)  (466 91)  routing T_9_5.lc_trk_g2_3 <X> T_9_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 91)  (467 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (479 91)  (479 91)  LC_5 Logic Functioning bit
 (43 11)  (481 91)  (481 91)  LC_5 Logic Functioning bit
 (14 12)  (452 92)  (452 92)  routing T_9_5.wire_logic_cluster/lc_0/out <X> T_9_5.lc_trk_g3_0
 (17 12)  (455 92)  (455 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 92)  (456 92)  routing T_9_5.wire_logic_cluster/lc_1/out <X> T_9_5.lc_trk_g3_1
 (21 12)  (459 92)  (459 92)  routing T_9_5.rgt_op_3 <X> T_9_5.lc_trk_g3_3
 (22 12)  (460 92)  (460 92)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 92)  (462 92)  routing T_9_5.rgt_op_3 <X> T_9_5.lc_trk_g3_3
 (17 13)  (455 93)  (455 93)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (439 94)  (439 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 94)  (452 94)  routing T_9_5.wire_logic_cluster/lc_4/out <X> T_9_5.lc_trk_g3_4
 (17 14)  (455 94)  (455 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (456 94)  (456 94)  routing T_9_5.wire_logic_cluster/lc_5/out <X> T_9_5.lc_trk_g3_5
 (1 15)  (439 95)  (439 95)  routing T_9_5.lc_trk_g0_4 <X> T_9_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 95)  (455 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_10_5

 (15 0)  (507 80)  (507 80)  routing T_10_5.bot_op_1 <X> T_10_5.lc_trk_g0_1
 (17 0)  (509 80)  (509 80)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (517 80)  (517 80)  routing T_10_5.lft_op_2 <X> T_10_5.lc_trk_g0_2
 (22 1)  (514 81)  (514 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 81)  (516 81)  routing T_10_5.lft_op_2 <X> T_10_5.lc_trk_g0_2
 (14 2)  (506 82)  (506 82)  routing T_10_5.lft_op_4 <X> T_10_5.lc_trk_g0_4
 (15 2)  (507 82)  (507 82)  routing T_10_5.lft_op_5 <X> T_10_5.lc_trk_g0_5
 (17 2)  (509 82)  (509 82)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 82)  (510 82)  routing T_10_5.lft_op_5 <X> T_10_5.lc_trk_g0_5
 (15 3)  (507 83)  (507 83)  routing T_10_5.lft_op_4 <X> T_10_5.lc_trk_g0_4
 (17 3)  (509 83)  (509 83)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (14 4)  (506 84)  (506 84)  routing T_10_5.lft_op_0 <X> T_10_5.lc_trk_g1_0
 (15 4)  (507 84)  (507 84)  routing T_10_5.lft_op_1 <X> T_10_5.lc_trk_g1_1
 (17 4)  (509 84)  (509 84)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 84)  (510 84)  routing T_10_5.lft_op_1 <X> T_10_5.lc_trk_g1_1
 (21 4)  (513 84)  (513 84)  routing T_10_5.lft_op_3 <X> T_10_5.lc_trk_g1_3
 (22 4)  (514 84)  (514 84)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (516 84)  (516 84)  routing T_10_5.lft_op_3 <X> T_10_5.lc_trk_g1_3
 (29 4)  (521 84)  (521 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 84)  (524 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 84)  (526 84)  routing T_10_5.lc_trk_g1_0 <X> T_10_5.wire_logic_cluster/lc_2/in_3
 (15 5)  (507 85)  (507 85)  routing T_10_5.lft_op_0 <X> T_10_5.lc_trk_g1_0
 (17 5)  (509 85)  (509 85)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (519 85)  (519 85)  routing T_10_5.lc_trk_g1_1 <X> T_10_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 85)  (521 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 85)  (524 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 85)  (527 85)  routing T_10_5.lc_trk_g0_2 <X> T_10_5.input_2_2
 (37 5)  (529 85)  (529 85)  LC_2 Logic Functioning bit
 (26 6)  (518 86)  (518 86)  routing T_10_5.lc_trk_g0_5 <X> T_10_5.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 86)  (521 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 86)  (522 86)  routing T_10_5.lc_trk_g0_4 <X> T_10_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 86)  (524 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 86)  (526 86)  routing T_10_5.lc_trk_g1_3 <X> T_10_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 86)  (528 86)  LC_3 Logic Functioning bit
 (38 6)  (530 86)  (530 86)  LC_3 Logic Functioning bit
 (41 6)  (533 86)  (533 86)  LC_3 Logic Functioning bit
 (43 6)  (535 86)  (535 86)  LC_3 Logic Functioning bit
 (50 6)  (542 86)  (542 86)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (521 87)  (521 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 87)  (523 87)  routing T_10_5.lc_trk_g1_3 <X> T_10_5.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 87)  (529 87)  LC_3 Logic Functioning bit
 (39 7)  (531 87)  (531 87)  LC_3 Logic Functioning bit
 (42 7)  (534 87)  (534 87)  LC_3 Logic Functioning bit


LogicTile_11_5

 (15 1)  (561 81)  (561 81)  routing T_11_5.sp4_v_t_5 <X> T_11_5.lc_trk_g0_0
 (16 1)  (562 81)  (562 81)  routing T_11_5.sp4_v_t_5 <X> T_11_5.lc_trk_g0_0
 (17 1)  (563 81)  (563 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (546 82)  (546 82)  routing T_11_5.glb_netwk_3 <X> T_11_5.wire_logic_cluster/lc_7/clk
 (2 2)  (548 82)  (548 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (563 82)  (563 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (572 82)  (572 82)  routing T_11_5.lc_trk_g0_5 <X> T_11_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 82)  (573 82)  routing T_11_5.lc_trk_g3_1 <X> T_11_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 82)  (574 82)  routing T_11_5.lc_trk_g3_1 <X> T_11_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 82)  (575 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 82)  (578 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 82)  (580 82)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (41 2)  (587 82)  (587 82)  LC_1 Logic Functioning bit
 (43 2)  (589 82)  (589 82)  LC_1 Logic Functioning bit
 (45 2)  (591 82)  (591 82)  LC_1 Logic Functioning bit
 (0 3)  (546 83)  (546 83)  routing T_11_5.glb_netwk_3 <X> T_11_5.wire_logic_cluster/lc_7/clk
 (15 3)  (561 83)  (561 83)  routing T_11_5.bot_op_4 <X> T_11_5.lc_trk_g0_4
 (17 3)  (563 83)  (563 83)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (564 83)  (564 83)  routing T_11_5.sp4_r_v_b_29 <X> T_11_5.lc_trk_g0_5
 (22 3)  (568 83)  (568 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 83)  (569 83)  routing T_11_5.sp4_v_b_22 <X> T_11_5.lc_trk_g0_6
 (24 3)  (570 83)  (570 83)  routing T_11_5.sp4_v_b_22 <X> T_11_5.lc_trk_g0_6
 (29 3)  (575 83)  (575 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 83)  (577 83)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 83)  (583 83)  LC_1 Logic Functioning bit
 (39 3)  (585 83)  (585 83)  LC_1 Logic Functioning bit
 (21 4)  (567 84)  (567 84)  routing T_11_5.lft_op_3 <X> T_11_5.lc_trk_g1_3
 (22 4)  (568 84)  (568 84)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (570 84)  (570 84)  routing T_11_5.lft_op_3 <X> T_11_5.lc_trk_g1_3
 (26 4)  (572 84)  (572 84)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 84)  (573 84)  routing T_11_5.lc_trk_g3_2 <X> T_11_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 84)  (574 84)  routing T_11_5.lc_trk_g3_2 <X> T_11_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 84)  (575 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 84)  (577 84)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 84)  (578 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 84)  (580 84)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 84)  (581 84)  routing T_11_5.lc_trk_g0_4 <X> T_11_5.input_2_2
 (37 4)  (583 84)  (583 84)  LC_2 Logic Functioning bit
 (45 4)  (591 84)  (591 84)  LC_2 Logic Functioning bit
 (26 5)  (572 85)  (572 85)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 85)  (573 85)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 85)  (575 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 85)  (576 85)  routing T_11_5.lc_trk_g3_2 <X> T_11_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 85)  (577 85)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 85)  (578 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (38 5)  (584 85)  (584 85)  LC_2 Logic Functioning bit
 (41 5)  (587 85)  (587 85)  LC_2 Logic Functioning bit
 (43 5)  (589 85)  (589 85)  LC_2 Logic Functioning bit
 (15 6)  (561 86)  (561 86)  routing T_11_5.bot_op_5 <X> T_11_5.lc_trk_g1_5
 (17 6)  (563 86)  (563 86)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 86)  (568 86)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 86)  (570 86)  routing T_11_5.bot_op_7 <X> T_11_5.lc_trk_g1_7
 (22 7)  (568 87)  (568 87)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 87)  (570 87)  routing T_11_5.bot_op_6 <X> T_11_5.lc_trk_g1_6
 (21 10)  (567 90)  (567 90)  routing T_11_5.wire_logic_cluster/lc_7/out <X> T_11_5.lc_trk_g2_7
 (22 10)  (568 90)  (568 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (575 90)  (575 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 90)  (577 90)  routing T_11_5.lc_trk_g1_5 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 90)  (578 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 90)  (580 90)  routing T_11_5.lc_trk_g1_5 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 90)  (581 90)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_5
 (14 11)  (560 91)  (560 91)  routing T_11_5.sp12_v_b_20 <X> T_11_5.lc_trk_g2_4
 (16 11)  (562 91)  (562 91)  routing T_11_5.sp12_v_b_20 <X> T_11_5.lc_trk_g2_4
 (17 11)  (563 91)  (563 91)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (572 91)  (572 91)  routing T_11_5.lc_trk_g3_2 <X> T_11_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 91)  (573 91)  routing T_11_5.lc_trk_g3_2 <X> T_11_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 91)  (574 91)  routing T_11_5.lc_trk_g3_2 <X> T_11_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 91)  (575 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 91)  (578 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 91)  (579 91)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_5
 (35 11)  (581 91)  (581 91)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_5
 (41 11)  (587 91)  (587 91)  LC_5 Logic Functioning bit
 (17 12)  (563 92)  (563 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 92)  (564 92)  routing T_11_5.wire_logic_cluster/lc_1/out <X> T_11_5.lc_trk_g3_1
 (25 12)  (571 92)  (571 92)  routing T_11_5.wire_logic_cluster/lc_2/out <X> T_11_5.lc_trk_g3_2
 (26 12)  (572 92)  (572 92)  routing T_11_5.lc_trk_g2_4 <X> T_11_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 92)  (573 92)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 92)  (575 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 92)  (576 92)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 92)  (577 92)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 92)  (578 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 92)  (579 92)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 92)  (580 92)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 92)  (582 92)  LC_6 Logic Functioning bit
 (37 12)  (583 92)  (583 92)  LC_6 Logic Functioning bit
 (38 12)  (584 92)  (584 92)  LC_6 Logic Functioning bit
 (39 12)  (585 92)  (585 92)  LC_6 Logic Functioning bit
 (43 12)  (589 92)  (589 92)  LC_6 Logic Functioning bit
 (45 12)  (591 92)  (591 92)  LC_6 Logic Functioning bit
 (47 12)  (593 92)  (593 92)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 92)  (596 92)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 93)  (568 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (574 93)  (574 93)  routing T_11_5.lc_trk_g2_4 <X> T_11_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 93)  (575 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 93)  (576 93)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 93)  (577 93)  routing T_11_5.lc_trk_g3_6 <X> T_11_5.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 93)  (583 93)  LC_6 Logic Functioning bit
 (38 13)  (584 93)  (584 93)  LC_6 Logic Functioning bit
 (39 13)  (585 93)  (585 93)  LC_6 Logic Functioning bit
 (46 13)  (592 93)  (592 93)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (571 94)  (571 94)  routing T_11_5.wire_logic_cluster/lc_6/out <X> T_11_5.lc_trk_g3_6
 (26 14)  (572 94)  (572 94)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 94)  (573 94)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 94)  (575 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 94)  (576 94)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 94)  (577 94)  routing T_11_5.lc_trk_g0_6 <X> T_11_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 94)  (578 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 94)  (581 94)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_7
 (37 14)  (583 94)  (583 94)  LC_7 Logic Functioning bit
 (42 14)  (588 94)  (588 94)  LC_7 Logic Functioning bit
 (45 14)  (591 94)  (591 94)  LC_7 Logic Functioning bit
 (22 15)  (568 95)  (568 95)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 95)  (572 95)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 95)  (573 95)  routing T_11_5.lc_trk_g1_6 <X> T_11_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 95)  (575 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 95)  (576 95)  routing T_11_5.lc_trk_g1_7 <X> T_11_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 95)  (577 95)  routing T_11_5.lc_trk_g0_6 <X> T_11_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 95)  (578 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 95)  (579 95)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_7
 (35 15)  (581 95)  (581 95)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_7
 (39 15)  (585 95)  (585 95)  LC_7 Logic Functioning bit
 (42 15)  (588 95)  (588 95)  LC_7 Logic Functioning bit


LogicTile_14_5

 (9 4)  (717 84)  (717 84)  routing T_14_5.sp4_h_l_36 <X> T_14_5.sp4_h_r_4
 (10 4)  (718 84)  (718 84)  routing T_14_5.sp4_h_l_36 <X> T_14_5.sp4_h_r_4
 (2 10)  (710 90)  (710 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_15_5

 (21 0)  (783 80)  (783 80)  routing T_15_5.wire_logic_cluster/lc_3/out <X> T_15_5.lc_trk_g0_3
 (22 0)  (784 80)  (784 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 82)  (762 82)  routing T_15_5.glb_netwk_6 <X> T_15_5.wire_logic_cluster/lc_7/clk
 (1 2)  (763 82)  (763 82)  routing T_15_5.glb_netwk_6 <X> T_15_5.wire_logic_cluster/lc_7/clk
 (2 2)  (764 82)  (764 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 4)  (784 84)  (784 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 84)  (786 84)  routing T_15_5.top_op_3 <X> T_15_5.lc_trk_g1_3
 (21 5)  (783 85)  (783 85)  routing T_15_5.top_op_3 <X> T_15_5.lc_trk_g1_3
 (16 6)  (778 86)  (778 86)  routing T_15_5.sp12_h_l_18 <X> T_15_5.lc_trk_g1_5
 (17 6)  (779 86)  (779 86)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (783 86)  (783 86)  routing T_15_5.wire_logic_cluster/lc_7/out <X> T_15_5.lc_trk_g1_7
 (22 6)  (784 86)  (784 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (790 86)  (790 86)  routing T_15_5.lc_trk_g2_4 <X> T_15_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 86)  (791 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 86)  (792 86)  routing T_15_5.lc_trk_g2_4 <X> T_15_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 86)  (794 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 86)  (796 86)  routing T_15_5.lc_trk_g1_3 <X> T_15_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 86)  (799 86)  LC_3 Logic Functioning bit
 (38 6)  (800 86)  (800 86)  LC_3 Logic Functioning bit
 (42 6)  (804 86)  (804 86)  LC_3 Logic Functioning bit
 (45 6)  (807 86)  (807 86)  LC_3 Logic Functioning bit
 (18 7)  (780 87)  (780 87)  routing T_15_5.sp12_h_l_18 <X> T_15_5.lc_trk_g1_5
 (27 7)  (789 87)  (789 87)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 87)  (790 87)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 87)  (791 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 87)  (793 87)  routing T_15_5.lc_trk_g1_3 <X> T_15_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 87)  (794 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 87)  (797 87)  routing T_15_5.lc_trk_g0_3 <X> T_15_5.input_2_3
 (37 7)  (799 87)  (799 87)  LC_3 Logic Functioning bit
 (38 7)  (800 87)  (800 87)  LC_3 Logic Functioning bit
 (41 7)  (803 87)  (803 87)  LC_3 Logic Functioning bit
 (44 7)  (806 87)  (806 87)  LC_3 Logic Functioning bit
 (15 8)  (777 88)  (777 88)  routing T_15_5.tnr_op_1 <X> T_15_5.lc_trk_g2_1
 (17 8)  (779 88)  (779 88)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (14 10)  (776 90)  (776 90)  routing T_15_5.rgt_op_4 <X> T_15_5.lc_trk_g2_4
 (15 11)  (777 91)  (777 91)  routing T_15_5.rgt_op_4 <X> T_15_5.lc_trk_g2_4
 (17 11)  (779 91)  (779 91)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (17 13)  (779 93)  (779 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (763 94)  (763 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (789 94)  (789 94)  routing T_15_5.lc_trk_g1_7 <X> T_15_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 94)  (791 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 94)  (792 94)  routing T_15_5.lc_trk_g1_7 <X> T_15_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 94)  (794 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 94)  (796 94)  routing T_15_5.lc_trk_g1_3 <X> T_15_5.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 94)  (799 94)  LC_7 Logic Functioning bit
 (38 14)  (800 94)  (800 94)  LC_7 Logic Functioning bit
 (42 14)  (804 94)  (804 94)  LC_7 Logic Functioning bit
 (45 14)  (807 94)  (807 94)  LC_7 Logic Functioning bit
 (0 15)  (762 95)  (762 95)  routing T_15_5.lc_trk_g1_5 <X> T_15_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 95)  (763 95)  routing T_15_5.lc_trk_g1_5 <X> T_15_5.wire_logic_cluster/lc_7/s_r
 (27 15)  (789 95)  (789 95)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 95)  (790 95)  routing T_15_5.lc_trk_g3_0 <X> T_15_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 95)  (791 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 95)  (792 95)  routing T_15_5.lc_trk_g1_7 <X> T_15_5.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 95)  (793 95)  routing T_15_5.lc_trk_g1_3 <X> T_15_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 95)  (794 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 95)  (795 95)  routing T_15_5.lc_trk_g2_1 <X> T_15_5.input_2_7
 (37 15)  (799 95)  (799 95)  LC_7 Logic Functioning bit
 (38 15)  (800 95)  (800 95)  LC_7 Logic Functioning bit
 (41 15)  (803 95)  (803 95)  LC_7 Logic Functioning bit


LogicTile_16_5

 (22 1)  (838 81)  (838 81)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 81)  (840 81)  routing T_16_5.top_op_2 <X> T_16_5.lc_trk_g0_2
 (25 1)  (841 81)  (841 81)  routing T_16_5.top_op_2 <X> T_16_5.lc_trk_g0_2
 (0 2)  (816 82)  (816 82)  routing T_16_5.glb_netwk_6 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (1 2)  (817 82)  (817 82)  routing T_16_5.glb_netwk_6 <X> T_16_5.wire_logic_cluster/lc_7/clk
 (2 2)  (818 82)  (818 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (830 86)  (830 86)  routing T_16_5.wire_logic_cluster/lc_4/out <X> T_16_5.lc_trk_g1_4
 (21 6)  (837 86)  (837 86)  routing T_16_5.lft_op_7 <X> T_16_5.lc_trk_g1_7
 (22 6)  (838 86)  (838 86)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 86)  (840 86)  routing T_16_5.lft_op_7 <X> T_16_5.lc_trk_g1_7
 (17 7)  (833 87)  (833 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 8)  (838 88)  (838 88)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (840 88)  (840 88)  routing T_16_5.tnl_op_3 <X> T_16_5.lc_trk_g2_3
 (26 8)  (842 88)  (842 88)  routing T_16_5.lc_trk_g1_7 <X> T_16_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 88)  (843 88)  routing T_16_5.lc_trk_g3_0 <X> T_16_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 88)  (844 88)  routing T_16_5.lc_trk_g3_0 <X> T_16_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 88)  (845 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 88)  (847 88)  routing T_16_5.lc_trk_g1_4 <X> T_16_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 88)  (848 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 88)  (850 88)  routing T_16_5.lc_trk_g1_4 <X> T_16_5.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 88)  (856 88)  LC_4 Logic Functioning bit
 (42 8)  (858 88)  (858 88)  LC_4 Logic Functioning bit
 (45 8)  (861 88)  (861 88)  LC_4 Logic Functioning bit
 (15 9)  (831 89)  (831 89)  routing T_16_5.tnr_op_0 <X> T_16_5.lc_trk_g2_0
 (17 9)  (833 89)  (833 89)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (837 89)  (837 89)  routing T_16_5.tnl_op_3 <X> T_16_5.lc_trk_g2_3
 (26 9)  (842 89)  (842 89)  routing T_16_5.lc_trk_g1_7 <X> T_16_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 89)  (843 89)  routing T_16_5.lc_trk_g1_7 <X> T_16_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 89)  (845 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (40 9)  (856 89)  (856 89)  LC_4 Logic Functioning bit
 (41 9)  (857 89)  (857 89)  LC_4 Logic Functioning bit
 (42 9)  (858 89)  (858 89)  LC_4 Logic Functioning bit
 (43 9)  (859 89)  (859 89)  LC_4 Logic Functioning bit
 (44 9)  (860 89)  (860 89)  LC_4 Logic Functioning bit
 (27 12)  (843 92)  (843 92)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 92)  (844 92)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 92)  (845 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 92)  (846 92)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 92)  (848 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 92)  (849 92)  routing T_16_5.lc_trk_g2_3 <X> T_16_5.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 92)  (853 92)  LC_6 Logic Functioning bit
 (38 12)  (854 92)  (854 92)  LC_6 Logic Functioning bit
 (42 12)  (858 92)  (858 92)  LC_6 Logic Functioning bit
 (45 12)  (861 92)  (861 92)  LC_6 Logic Functioning bit
 (15 13)  (831 93)  (831 93)  routing T_16_5.tnr_op_0 <X> T_16_5.lc_trk_g3_0
 (17 13)  (833 93)  (833 93)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (844 93)  (844 93)  routing T_16_5.lc_trk_g2_0 <X> T_16_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 93)  (845 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 93)  (846 93)  routing T_16_5.lc_trk_g3_6 <X> T_16_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 93)  (847 93)  routing T_16_5.lc_trk_g2_3 <X> T_16_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 93)  (848 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 93)  (851 93)  routing T_16_5.lc_trk_g0_2 <X> T_16_5.input_2_6
 (37 13)  (853 93)  (853 93)  LC_6 Logic Functioning bit
 (38 13)  (854 93)  (854 93)  LC_6 Logic Functioning bit
 (41 13)  (857 93)  (857 93)  LC_6 Logic Functioning bit
 (0 14)  (816 94)  (816 94)  routing T_16_5.lc_trk_g3_5 <X> T_16_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 94)  (817 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 94)  (831 94)  routing T_16_5.sp4_h_r_45 <X> T_16_5.lc_trk_g3_5
 (16 14)  (832 94)  (832 94)  routing T_16_5.sp4_h_r_45 <X> T_16_5.lc_trk_g3_5
 (17 14)  (833 94)  (833 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 94)  (834 94)  routing T_16_5.sp4_h_r_45 <X> T_16_5.lc_trk_g3_5
 (25 14)  (841 94)  (841 94)  routing T_16_5.wire_logic_cluster/lc_6/out <X> T_16_5.lc_trk_g3_6
 (0 15)  (816 95)  (816 95)  routing T_16_5.lc_trk_g3_5 <X> T_16_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 95)  (817 95)  routing T_16_5.lc_trk_g3_5 <X> T_16_5.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 95)  (834 95)  routing T_16_5.sp4_h_r_45 <X> T_16_5.lc_trk_g3_5
 (22 15)  (838 95)  (838 95)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_5

 (10 3)  (884 83)  (884 83)  routing T_17_5.sp4_h_l_45 <X> T_17_5.sp4_v_t_36
 (2 8)  (876 88)  (876 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 13)  (877 93)  (877 93)  routing T_17_5.sp12_h_l_22 <X> T_17_5.sp12_h_r_1


LogicTile_18_5

 (22 0)  (950 80)  (950 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 80)  (952 80)  routing T_18_5.top_op_3 <X> T_18_5.lc_trk_g0_3
 (21 1)  (949 81)  (949 81)  routing T_18_5.top_op_3 <X> T_18_5.lc_trk_g0_3
 (22 2)  (950 82)  (950 82)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 82)  (952 82)  routing T_18_5.top_op_7 <X> T_18_5.lc_trk_g0_7
 (21 3)  (949 83)  (949 83)  routing T_18_5.top_op_7 <X> T_18_5.lc_trk_g0_7
 (29 4)  (957 84)  (957 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 84)  (959 84)  routing T_18_5.lc_trk_g0_7 <X> T_18_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 84)  (960 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 84)  (964 84)  LC_2 Logic Functioning bit
 (37 4)  (965 84)  (965 84)  LC_2 Logic Functioning bit
 (38 4)  (966 84)  (966 84)  LC_2 Logic Functioning bit
 (39 4)  (967 84)  (967 84)  LC_2 Logic Functioning bit
 (41 4)  (969 84)  (969 84)  LC_2 Logic Functioning bit
 (43 4)  (971 84)  (971 84)  LC_2 Logic Functioning bit
 (30 5)  (958 85)  (958 85)  routing T_18_5.lc_trk_g0_3 <X> T_18_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 85)  (959 85)  routing T_18_5.lc_trk_g0_7 <X> T_18_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 85)  (964 85)  LC_2 Logic Functioning bit
 (37 5)  (965 85)  (965 85)  LC_2 Logic Functioning bit
 (38 5)  (966 85)  (966 85)  LC_2 Logic Functioning bit
 (39 5)  (967 85)  (967 85)  LC_2 Logic Functioning bit
 (41 5)  (969 85)  (969 85)  LC_2 Logic Functioning bit
 (43 5)  (971 85)  (971 85)  LC_2 Logic Functioning bit
 (8 7)  (936 87)  (936 87)  routing T_18_5.sp4_h_l_41 <X> T_18_5.sp4_v_t_41
 (13 9)  (941 89)  (941 89)  routing T_18_5.sp4_v_t_38 <X> T_18_5.sp4_h_r_8


LogicTile_19_5

 (25 0)  (1007 80)  (1007 80)  routing T_19_5.lft_op_2 <X> T_19_5.lc_trk_g0_2
 (22 1)  (1004 81)  (1004 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 81)  (1006 81)  routing T_19_5.lft_op_2 <X> T_19_5.lc_trk_g0_2
 (0 2)  (982 82)  (982 82)  routing T_19_5.glb_netwk_6 <X> T_19_5.wire_logic_cluster/lc_7/clk
 (1 2)  (983 82)  (983 82)  routing T_19_5.glb_netwk_6 <X> T_19_5.wire_logic_cluster/lc_7/clk
 (2 2)  (984 82)  (984 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 82)  (1008 82)  routing T_19_5.lc_trk_g1_4 <X> T_19_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 82)  (1009 82)  routing T_19_5.lc_trk_g1_1 <X> T_19_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 82)  (1011 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 82)  (1013 82)  routing T_19_5.lc_trk_g3_5 <X> T_19_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 82)  (1014 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 82)  (1015 82)  routing T_19_5.lc_trk_g3_5 <X> T_19_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 82)  (1016 82)  routing T_19_5.lc_trk_g3_5 <X> T_19_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 82)  (1018 82)  LC_1 Logic Functioning bit
 (43 2)  (1025 82)  (1025 82)  LC_1 Logic Functioning bit
 (45 2)  (1027 82)  (1027 82)  LC_1 Logic Functioning bit
 (46 2)  (1028 82)  (1028 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (27 3)  (1009 83)  (1009 83)  routing T_19_5.lc_trk_g1_4 <X> T_19_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 83)  (1011 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 83)  (1014 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 83)  (1015 83)  routing T_19_5.lc_trk_g3_2 <X> T_19_5.input_2_1
 (34 3)  (1016 83)  (1016 83)  routing T_19_5.lc_trk_g3_2 <X> T_19_5.input_2_1
 (35 3)  (1017 83)  (1017 83)  routing T_19_5.lc_trk_g3_2 <X> T_19_5.input_2_1
 (42 3)  (1024 83)  (1024 83)  LC_1 Logic Functioning bit
 (1 4)  (983 84)  (983 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (997 84)  (997 84)  routing T_19_5.top_op_1 <X> T_19_5.lc_trk_g1_1
 (17 4)  (999 84)  (999 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (983 85)  (983 85)  routing T_19_5.lc_trk_g0_2 <X> T_19_5.wire_logic_cluster/lc_7/cen
 (18 5)  (1000 85)  (1000 85)  routing T_19_5.top_op_1 <X> T_19_5.lc_trk_g1_1
 (15 6)  (997 86)  (997 86)  routing T_19_5.sp4_h_r_21 <X> T_19_5.lc_trk_g1_5
 (16 6)  (998 86)  (998 86)  routing T_19_5.sp4_h_r_21 <X> T_19_5.lc_trk_g1_5
 (17 6)  (999 86)  (999 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1000 86)  (1000 86)  routing T_19_5.sp4_h_r_21 <X> T_19_5.lc_trk_g1_5
 (14 7)  (996 87)  (996 87)  routing T_19_5.sp12_h_r_20 <X> T_19_5.lc_trk_g1_4
 (16 7)  (998 87)  (998 87)  routing T_19_5.sp12_h_r_20 <X> T_19_5.lc_trk_g1_4
 (17 7)  (999 87)  (999 87)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (1000 87)  (1000 87)  routing T_19_5.sp4_h_r_21 <X> T_19_5.lc_trk_g1_5
 (25 12)  (1007 92)  (1007 92)  routing T_19_5.sp12_v_t_1 <X> T_19_5.lc_trk_g3_2
 (22 13)  (1004 93)  (1004 93)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1006 93)  (1006 93)  routing T_19_5.sp12_v_t_1 <X> T_19_5.lc_trk_g3_2
 (25 13)  (1007 93)  (1007 93)  routing T_19_5.sp12_v_t_1 <X> T_19_5.lc_trk_g3_2
 (1 14)  (983 94)  (983 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 94)  (999 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (982 95)  (982 95)  routing T_19_5.lc_trk_g1_5 <X> T_19_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 95)  (983 95)  routing T_19_5.lc_trk_g1_5 <X> T_19_5.wire_logic_cluster/lc_7/s_r


LogicTile_20_5

 (11 2)  (1047 82)  (1047 82)  routing T_20_5.sp4_h_l_44 <X> T_20_5.sp4_v_t_39
 (19 8)  (1055 88)  (1055 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_21_5

 (3 5)  (1093 85)  (1093 85)  routing T_21_5.sp12_h_l_23 <X> T_21_5.sp12_h_r_0


LogicTile_22_5

 (8 8)  (1152 88)  (1152 88)  routing T_22_5.sp4_h_l_42 <X> T_22_5.sp4_h_r_7


LogicTile_26_5

 (8 8)  (1356 88)  (1356 88)  routing T_26_5.sp4_h_l_42 <X> T_26_5.sp4_h_r_7
 (2 10)  (1350 90)  (1350 90)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_5

 (11 9)  (1521 89)  (1521 89)  routing T_29_5.sp4_h_l_45 <X> T_29_5.sp4_h_r_8


LogicTile_30_5

 (0 2)  (1564 82)  (1564 82)  routing T_30_5.glb_netwk_6 <X> T_30_5.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 82)  (1565 82)  routing T_30_5.glb_netwk_6 <X> T_30_5.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 82)  (1566 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (1578 83)  (1578 83)  routing T_30_5.sp4_r_v_b_28 <X> T_30_5.lc_trk_g0_4
 (17 3)  (1581 83)  (1581 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 6)  (1579 86)  (1579 86)  routing T_30_5.sp4_h_r_21 <X> T_30_5.lc_trk_g1_5
 (16 6)  (1580 86)  (1580 86)  routing T_30_5.sp4_h_r_21 <X> T_30_5.lc_trk_g1_5
 (17 6)  (1581 86)  (1581 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1582 86)  (1582 86)  routing T_30_5.sp4_h_r_21 <X> T_30_5.lc_trk_g1_5
 (18 7)  (1582 87)  (1582 87)  routing T_30_5.sp4_h_r_21 <X> T_30_5.lc_trk_g1_5
 (8 8)  (1572 88)  (1572 88)  routing T_30_5.sp4_h_l_42 <X> T_30_5.sp4_h_r_7
 (31 10)  (1595 90)  (1595 90)  routing T_30_5.lc_trk_g0_4 <X> T_30_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (1596 90)  (1596 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1600 90)  (1600 90)  LC_5 Logic Functioning bit
 (37 10)  (1601 90)  (1601 90)  LC_5 Logic Functioning bit
 (38 10)  (1602 90)  (1602 90)  LC_5 Logic Functioning bit
 (39 10)  (1603 90)  (1603 90)  LC_5 Logic Functioning bit
 (45 10)  (1609 90)  (1609 90)  LC_5 Logic Functioning bit
 (36 11)  (1600 91)  (1600 91)  LC_5 Logic Functioning bit
 (37 11)  (1601 91)  (1601 91)  LC_5 Logic Functioning bit
 (38 11)  (1602 91)  (1602 91)  LC_5 Logic Functioning bit
 (39 11)  (1603 91)  (1603 91)  LC_5 Logic Functioning bit
 (46 11)  (1610 91)  (1610 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 14)  (1565 94)  (1565 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1564 95)  (1564 95)  routing T_30_5.lc_trk_g1_5 <X> T_30_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (1565 95)  (1565 95)  routing T_30_5.lc_trk_g1_5 <X> T_30_5.wire_logic_cluster/lc_7/s_r


LogicTile_31_5

 (12 4)  (1630 84)  (1630 84)  routing T_31_5.sp4_v_b_11 <X> T_31_5.sp4_h_r_5
 (11 5)  (1629 85)  (1629 85)  routing T_31_5.sp4_v_b_11 <X> T_31_5.sp4_h_r_5
 (13 5)  (1631 85)  (1631 85)  routing T_31_5.sp4_v_b_11 <X> T_31_5.sp4_h_r_5


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 81)  (1731 81)  routing T_33_5.span4_horz_16 <X> T_33_5.lc_trk_g0_0
 (6 1)  (1732 81)  (1732 81)  routing T_33_5.span4_horz_16 <X> T_33_5.lc_trk_g0_0
 (7 1)  (1733 81)  (1733 81)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_16 lc_trk_g0_0
 (13 3)  (1739 83)  (1739 83)  routing T_33_5.span4_horz_31 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (10 5)  (1736 85)  (1736 85)  routing T_33_5.lc_trk_g1_6 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span12_horz_23 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span12_horz_23 <X> T_33_5.lc_trk_g0_7
 (11 8)  (1737 88)  (1737 88)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_0/D_OUT_1
 (10 9)  (1736 89)  (1736 89)  routing T_33_5.lc_trk_g1_2 <X> T_33_5.wire_io_cluster/io_0/D_OUT_1
 (11 9)  (1737 89)  (1737 89)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_2 wire_io_cluster/io_0/D_OUT_1
 (4 10)  (1730 90)  (1730 90)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (5 11)  (1731 91)  (1731 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (6 11)  (1732 91)  (1732 91)  routing T_33_5.span4_horz_34 <X> T_33_5.lc_trk_g1_2
 (7 11)  (1733 91)  (1733 91)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (4 14)  (1730 94)  (1730 94)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (12 14)  (1738 94)  (1738 94)  routing T_33_5.glb_netwk_6 <X> T_33_5.wire_io_cluster/io_1/outclk
 (14 14)  (1740 94)  (1740 94)  routing T_33_5.glb_netwk_6 <X> T_33_5.wire_io_cluster/io_1/outclk
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (5 15)  (1731 95)  (1731 95)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g1_6
 (7 15)  (1733 95)  (1733 95)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
 (15 15)  (1741 95)  (1741 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk


IO_Tile_0_4

 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (13 66)  (13 66)  routing T_0_4.span12_horz_2 <X> T_0_4.lc_trk_g0_2
 (4 3)  (13 67)  (13 67)  routing T_0_4.span12_horz_2 <X> T_0_4.lc_trk_g0_2
 (5 3)  (12 67)  (12 67)  routing T_0_4.span12_horz_2 <X> T_0_4.lc_trk_g0_2
 (7 3)  (10 67)  (10 67)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (11 4)  (6 68)  (6 68)  routing T_0_4.lc_trk_g1_0 <X> T_0_4.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (11 5)  (6 69)  (6 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 69)  (5 69)  routing T_0_4.lc_trk_g0_2 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (4 8)  (13 72)  (13 72)  routing T_0_4.span4_horz_40 <X> T_0_4.lc_trk_g1_0
 (10 8)  (7 72)  (7 72)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_0/D_OUT_1
 (11 8)  (6 72)  (6 72)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_0/D_OUT_1
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 73)  (13 73)  routing T_0_4.span4_horz_40 <X> T_0_4.lc_trk_g1_0
 (5 9)  (12 73)  (12 73)  routing T_0_4.span4_horz_40 <X> T_0_4.lc_trk_g1_0
 (6 9)  (11 73)  (11 73)  routing T_0_4.span4_horz_40 <X> T_0_4.lc_trk_g1_0
 (7 9)  (10 73)  (10 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (11 9)  (6 73)  (6 73)  Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_4 wire_io_cluster/io_0/D_OUT_1
 (6 13)  (11 77)  (11 77)  routing T_0_4.span12_horz_12 <X> T_0_4.lc_trk_g1_4
 (7 13)  (10 77)  (10 77)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (12 14)  (5 78)  (5 78)  routing T_0_4.glb_netwk_6 <X> T_0_4.wire_io_cluster/io_1/outclk
 (14 14)  (3 78)  (3 78)  routing T_0_4.glb_netwk_6 <X> T_0_4.wire_io_cluster/io_1/outclk
 (15 15)  (2 79)  (2 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk


LogicTile_1_4

 (11 7)  (29 71)  (29 71)  routing T_1_4.sp4_h_r_9 <X> T_1_4.sp4_h_l_40
 (13 7)  (31 71)  (31 71)  routing T_1_4.sp4_h_r_9 <X> T_1_4.sp4_h_l_40


LogicTile_4_4

 (15 0)  (195 64)  (195 64)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g0_1
 (16 0)  (196 64)  (196 64)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g0_1
 (17 0)  (197 64)  (197 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (198 64)  (198 64)  routing T_4_4.sp4_h_r_9 <X> T_4_4.lc_trk_g0_1
 (0 2)  (180 66)  (180 66)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (1 2)  (181 66)  (181 66)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (182 66)  (182 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (180 68)  (180 68)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_7/cen
 (1 4)  (181 68)  (181 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (181 69)  (181 69)  routing T_4_4.lc_trk_g2_2 <X> T_4_4.wire_logic_cluster/lc_7/cen
 (15 6)  (195 70)  (195 70)  routing T_4_4.sp4_h_r_13 <X> T_4_4.lc_trk_g1_5
 (16 6)  (196 70)  (196 70)  routing T_4_4.sp4_h_r_13 <X> T_4_4.lc_trk_g1_5
 (17 6)  (197 70)  (197 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (198 70)  (198 70)  routing T_4_4.sp4_h_r_13 <X> T_4_4.lc_trk_g1_5
 (22 9)  (202 73)  (202 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (203 73)  (203 73)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g2_2
 (24 9)  (204 73)  (204 73)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g2_2
 (25 9)  (205 73)  (205 73)  routing T_4_4.sp4_h_l_15 <X> T_4_4.lc_trk_g2_2
 (15 11)  (195 75)  (195 75)  routing T_4_4.tnr_op_4 <X> T_4_4.lc_trk_g2_4
 (17 11)  (197 75)  (197 75)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (17 12)  (197 76)  (197 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (206 76)  (206 76)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 76)  (209 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 76)  (212 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 76)  (213 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 76)  (214 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (38 12)  (218 76)  (218 76)  LC_6 Logic Functioning bit
 (41 12)  (221 76)  (221 76)  LC_6 Logic Functioning bit
 (43 12)  (223 76)  (223 76)  LC_6 Logic Functioning bit
 (45 12)  (225 76)  (225 76)  LC_6 Logic Functioning bit
 (48 12)  (228 76)  (228 76)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (198 77)  (198 77)  routing T_4_4.sp4_r_v_b_41 <X> T_4_4.lc_trk_g3_1
 (22 13)  (202 77)  (202 77)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (204 77)  (204 77)  routing T_4_4.tnr_op_2 <X> T_4_4.lc_trk_g3_2
 (28 13)  (208 77)  (208 77)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 77)  (209 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 77)  (211 77)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 77)  (212 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (213 77)  (213 77)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_6
 (34 13)  (214 77)  (214 77)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_6
 (36 13)  (216 77)  (216 77)  LC_6 Logic Functioning bit
 (37 13)  (217 77)  (217 77)  LC_6 Logic Functioning bit
 (39 13)  (219 77)  (219 77)  LC_6 Logic Functioning bit
 (40 13)  (220 77)  (220 77)  LC_6 Logic Functioning bit
 (42 13)  (222 77)  (222 77)  LC_6 Logic Functioning bit
 (1 14)  (181 78)  (181 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (180 79)  (180 79)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 79)  (181 79)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r


LogicTile_5_4

 (22 1)  (256 65)  (256 65)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 65)  (258 65)  routing T_5_4.top_op_2 <X> T_5_4.lc_trk_g0_2
 (25 1)  (259 65)  (259 65)  routing T_5_4.top_op_2 <X> T_5_4.lc_trk_g0_2
 (0 2)  (234 66)  (234 66)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (1 2)  (235 66)  (235 66)  routing T_5_4.glb_netwk_6 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (236 66)  (236 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (248 66)  (248 66)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (26 2)  (260 66)  (260 66)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 66)  (263 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 66)  (264 66)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 66)  (266 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (272 66)  (272 66)  LC_1 Logic Functioning bit
 (40 2)  (274 66)  (274 66)  LC_1 Logic Functioning bit
 (42 2)  (276 66)  (276 66)  LC_1 Logic Functioning bit
 (43 2)  (277 66)  (277 66)  LC_1 Logic Functioning bit
 (14 3)  (248 67)  (248 67)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (15 3)  (249 67)  (249 67)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (16 3)  (250 67)  (250 67)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (17 3)  (251 67)  (251 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (261 67)  (261 67)  routing T_5_4.lc_trk_g1_4 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 67)  (263 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 67)  (265 67)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 67)  (266 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (267 67)  (267 67)  routing T_5_4.lc_trk_g2_1 <X> T_5_4.input_2_1
 (36 3)  (270 67)  (270 67)  LC_1 Logic Functioning bit
 (38 3)  (272 67)  (272 67)  LC_1 Logic Functioning bit
 (40 3)  (274 67)  (274 67)  LC_1 Logic Functioning bit
 (42 3)  (276 67)  (276 67)  LC_1 Logic Functioning bit
 (26 4)  (260 68)  (260 68)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (38 4)  (272 68)  (272 68)  LC_2 Logic Functioning bit
 (41 4)  (275 68)  (275 68)  LC_2 Logic Functioning bit
 (45 4)  (279 68)  (279 68)  LC_2 Logic Functioning bit
 (46 4)  (280 68)  (280 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (284 68)  (284 68)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (260 69)  (260 69)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 69)  (262 69)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 69)  (263 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (39 5)  (273 69)  (273 69)  LC_2 Logic Functioning bit
 (40 5)  (274 69)  (274 69)  LC_2 Logic Functioning bit
 (14 7)  (248 71)  (248 71)  routing T_5_4.top_op_4 <X> T_5_4.lc_trk_g1_4
 (15 7)  (249 71)  (249 71)  routing T_5_4.top_op_4 <X> T_5_4.lc_trk_g1_4
 (17 7)  (251 71)  (251 71)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (15 8)  (249 72)  (249 72)  routing T_5_4.sp4_v_t_28 <X> T_5_4.lc_trk_g2_1
 (16 8)  (250 72)  (250 72)  routing T_5_4.sp4_v_t_28 <X> T_5_4.lc_trk_g2_1
 (17 8)  (251 72)  (251 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (8 11)  (242 75)  (242 75)  routing T_5_4.sp4_h_r_1 <X> T_5_4.sp4_v_t_42
 (9 11)  (243 75)  (243 75)  routing T_5_4.sp4_h_r_1 <X> T_5_4.sp4_v_t_42
 (10 11)  (244 75)  (244 75)  routing T_5_4.sp4_h_r_1 <X> T_5_4.sp4_v_t_42
 (22 11)  (256 75)  (256 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (259 75)  (259 75)  routing T_5_4.sp4_r_v_b_38 <X> T_5_4.lc_trk_g2_6
 (4 15)  (238 79)  (238 79)  routing T_5_4.sp4_h_r_1 <X> T_5_4.sp4_h_l_44
 (6 15)  (240 79)  (240 79)  routing T_5_4.sp4_h_r_1 <X> T_5_4.sp4_h_l_44


LogicTile_6_4

 (0 0)  (288 64)  (288 64)  Negative Clock bit

 (0 2)  (288 66)  (288 66)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (1 2)  (289 66)  (289 66)  routing T_6_4.glb_netwk_6 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (2 2)  (290 66)  (290 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (300 66)  (300 66)  routing T_6_4.sp4_v_t_45 <X> T_6_4.sp4_h_l_39
 (11 3)  (299 67)  (299 67)  routing T_6_4.sp4_v_t_45 <X> T_6_4.sp4_h_l_39
 (13 3)  (301 67)  (301 67)  routing T_6_4.sp4_v_t_45 <X> T_6_4.sp4_h_l_39
 (1 4)  (289 68)  (289 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (309 68)  (309 68)  routing T_6_4.sp4_v_b_11 <X> T_6_4.lc_trk_g1_3
 (22 4)  (310 68)  (310 68)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (311 68)  (311 68)  routing T_6_4.sp4_v_b_11 <X> T_6_4.lc_trk_g1_3
 (0 5)  (288 69)  (288 69)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (1 5)  (289 69)  (289 69)  routing T_6_4.lc_trk_g1_3 <X> T_6_4.wire_logic_cluster/lc_7/cen
 (21 5)  (309 69)  (309 69)  routing T_6_4.sp4_v_b_11 <X> T_6_4.lc_trk_g1_3
 (15 6)  (303 70)  (303 70)  routing T_6_4.top_op_5 <X> T_6_4.lc_trk_g1_5
 (17 6)  (305 70)  (305 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (319 70)  (319 70)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 70)  (320 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 70)  (321 70)  routing T_6_4.lc_trk_g2_4 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 70)  (324 70)  LC_3 Logic Functioning bit
 (37 6)  (325 70)  (325 70)  LC_3 Logic Functioning bit
 (38 6)  (326 70)  (326 70)  LC_3 Logic Functioning bit
 (39 6)  (327 70)  (327 70)  LC_3 Logic Functioning bit
 (45 6)  (333 70)  (333 70)  LC_3 Logic Functioning bit
 (47 6)  (335 70)  (335 70)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (306 71)  (306 71)  routing T_6_4.top_op_5 <X> T_6_4.lc_trk_g1_5
 (36 7)  (324 71)  (324 71)  LC_3 Logic Functioning bit
 (37 7)  (325 71)  (325 71)  LC_3 Logic Functioning bit
 (38 7)  (326 71)  (326 71)  LC_3 Logic Functioning bit
 (39 7)  (327 71)  (327 71)  LC_3 Logic Functioning bit
 (14 11)  (302 75)  (302 75)  routing T_6_4.tnl_op_4 <X> T_6_4.lc_trk_g2_4
 (15 11)  (303 75)  (303 75)  routing T_6_4.tnl_op_4 <X> T_6_4.lc_trk_g2_4
 (17 11)  (305 75)  (305 75)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (11 12)  (299 76)  (299 76)  routing T_6_4.sp4_v_t_45 <X> T_6_4.sp4_v_b_11
 (12 13)  (300 77)  (300 77)  routing T_6_4.sp4_v_t_45 <X> T_6_4.sp4_v_b_11
 (19 13)  (307 77)  (307 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (289 78)  (289 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (288 79)  (288 79)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (289 79)  (289 79)  routing T_6_4.lc_trk_g1_5 <X> T_6_4.wire_logic_cluster/lc_7/s_r


LogicTile_7_4

 (5 2)  (347 66)  (347 66)  routing T_7_4.sp4_v_t_43 <X> T_7_4.sp4_h_l_37
 (4 3)  (346 67)  (346 67)  routing T_7_4.sp4_v_t_43 <X> T_7_4.sp4_h_l_37
 (6 3)  (348 67)  (348 67)  routing T_7_4.sp4_v_t_43 <X> T_7_4.sp4_h_l_37


LogicTile_9_4

 (21 0)  (459 64)  (459 64)  routing T_9_4.sp4_h_r_11 <X> T_9_4.lc_trk_g0_3
 (22 0)  (460 64)  (460 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (461 64)  (461 64)  routing T_9_4.sp4_h_r_11 <X> T_9_4.lc_trk_g0_3
 (24 0)  (462 64)  (462 64)  routing T_9_4.sp4_h_r_11 <X> T_9_4.lc_trk_g0_3
 (29 0)  (467 64)  (467 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (473 64)  (473 64)  routing T_9_4.lc_trk_g2_4 <X> T_9_4.input_2_0
 (44 0)  (482 64)  (482 64)  LC_0 Logic Functioning bit
 (30 1)  (468 65)  (468 65)  routing T_9_4.lc_trk_g0_3 <X> T_9_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 65)  (470 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (471 65)  (471 65)  routing T_9_4.lc_trk_g2_4 <X> T_9_4.input_2_0
 (0 2)  (438 66)  (438 66)  routing T_9_4.glb_netwk_3 <X> T_9_4.wire_logic_cluster/lc_7/clk
 (2 2)  (440 66)  (440 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (465 66)  (465 66)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 66)  (466 66)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 66)  (467 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 66)  (470 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 66)  (475 66)  LC_1 Logic Functioning bit
 (39 2)  (477 66)  (477 66)  LC_1 Logic Functioning bit
 (44 2)  (482 66)  (482 66)  LC_1 Logic Functioning bit
 (45 2)  (483 66)  (483 66)  LC_1 Logic Functioning bit
 (0 3)  (438 67)  (438 67)  routing T_9_4.glb_netwk_3 <X> T_9_4.wire_logic_cluster/lc_7/clk
 (26 3)  (464 67)  (464 67)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 67)  (466 67)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 67)  (467 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 67)  (479 67)  LC_1 Logic Functioning bit
 (43 3)  (481 67)  (481 67)  LC_1 Logic Functioning bit
 (21 4)  (459 68)  (459 68)  routing T_9_4.wire_logic_cluster/lc_3/out <X> T_9_4.lc_trk_g1_3
 (22 4)  (460 68)  (460 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 68)  (463 68)  routing T_9_4.wire_logic_cluster/lc_2/out <X> T_9_4.lc_trk_g1_2
 (27 4)  (465 68)  (465 68)  routing T_9_4.lc_trk_g1_2 <X> T_9_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 68)  (467 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 68)  (470 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 68)  (475 68)  LC_2 Logic Functioning bit
 (39 4)  (477 68)  (477 68)  LC_2 Logic Functioning bit
 (44 4)  (482 68)  (482 68)  LC_2 Logic Functioning bit
 (45 4)  (483 68)  (483 68)  LC_2 Logic Functioning bit
 (22 5)  (460 69)  (460 69)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 69)  (464 69)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 69)  (465 69)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 69)  (466 69)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 69)  (467 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 69)  (468 69)  routing T_9_4.lc_trk_g1_2 <X> T_9_4.wire_logic_cluster/lc_2/in_1
 (41 5)  (479 69)  (479 69)  LC_2 Logic Functioning bit
 (43 5)  (481 69)  (481 69)  LC_2 Logic Functioning bit
 (17 6)  (455 70)  (455 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 70)  (456 70)  routing T_9_4.wire_logic_cluster/lc_5/out <X> T_9_4.lc_trk_g1_5
 (25 6)  (463 70)  (463 70)  routing T_9_4.wire_logic_cluster/lc_6/out <X> T_9_4.lc_trk_g1_6
 (27 6)  (465 70)  (465 70)  routing T_9_4.lc_trk_g1_3 <X> T_9_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 70)  (467 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 70)  (470 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 70)  (475 70)  LC_3 Logic Functioning bit
 (39 6)  (477 70)  (477 70)  LC_3 Logic Functioning bit
 (44 6)  (482 70)  (482 70)  LC_3 Logic Functioning bit
 (45 6)  (483 70)  (483 70)  LC_3 Logic Functioning bit
 (46 6)  (484 70)  (484 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (460 71)  (460 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 71)  (464 71)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 71)  (466 71)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 71)  (467 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 71)  (468 71)  routing T_9_4.lc_trk_g1_3 <X> T_9_4.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 71)  (479 71)  LC_3 Logic Functioning bit
 (43 7)  (481 71)  (481 71)  LC_3 Logic Functioning bit
 (44 7)  (482 71)  (482 71)  LC_3 Logic Functioning bit
 (22 8)  (460 72)  (460 72)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 72)  (462 72)  routing T_9_4.tnr_op_3 <X> T_9_4.lc_trk_g2_3
 (27 8)  (465 72)  (465 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 72)  (466 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 72)  (467 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 72)  (468 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 72)  (470 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 72)  (475 72)  LC_4 Logic Functioning bit
 (39 8)  (477 72)  (477 72)  LC_4 Logic Functioning bit
 (44 8)  (482 72)  (482 72)  LC_4 Logic Functioning bit
 (45 8)  (483 72)  (483 72)  LC_4 Logic Functioning bit
 (26 9)  (464 73)  (464 73)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 73)  (465 73)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 73)  (466 73)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 73)  (467 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 73)  (479 73)  LC_4 Logic Functioning bit
 (43 9)  (481 73)  (481 73)  LC_4 Logic Functioning bit
 (14 10)  (452 74)  (452 74)  routing T_9_4.rgt_op_4 <X> T_9_4.lc_trk_g2_4
 (27 10)  (465 74)  (465 74)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 74)  (467 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 74)  (468 74)  routing T_9_4.lc_trk_g1_5 <X> T_9_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 74)  (470 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (475 74)  (475 74)  LC_5 Logic Functioning bit
 (39 10)  (477 74)  (477 74)  LC_5 Logic Functioning bit
 (44 10)  (482 74)  (482 74)  LC_5 Logic Functioning bit
 (45 10)  (483 74)  (483 74)  LC_5 Logic Functioning bit
 (15 11)  (453 75)  (453 75)  routing T_9_4.rgt_op_4 <X> T_9_4.lc_trk_g2_4
 (17 11)  (455 75)  (455 75)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (464 75)  (464 75)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 75)  (466 75)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 75)  (467 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (479 75)  (479 75)  LC_5 Logic Functioning bit
 (43 11)  (481 75)  (481 75)  LC_5 Logic Functioning bit
 (17 12)  (455 76)  (455 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 76)  (456 76)  routing T_9_4.wire_logic_cluster/lc_1/out <X> T_9_4.lc_trk_g3_1
 (22 12)  (460 76)  (460 76)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 76)  (462 76)  routing T_9_4.tnr_op_3 <X> T_9_4.lc_trk_g3_3
 (27 12)  (465 76)  (465 76)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 76)  (467 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 76)  (468 76)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 76)  (470 76)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (475 76)  (475 76)  LC_6 Logic Functioning bit
 (39 12)  (477 76)  (477 76)  LC_6 Logic Functioning bit
 (44 12)  (482 76)  (482 76)  LC_6 Logic Functioning bit
 (45 12)  (483 76)  (483 76)  LC_6 Logic Functioning bit
 (26 13)  (464 77)  (464 77)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 77)  (465 77)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 77)  (466 77)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 77)  (467 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 77)  (468 77)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.wire_logic_cluster/lc_6/in_1
 (41 13)  (479 77)  (479 77)  LC_6 Logic Functioning bit
 (43 13)  (481 77)  (481 77)  LC_6 Logic Functioning bit
 (0 14)  (438 78)  (438 78)  routing T_9_4.lc_trk_g3_5 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 78)  (439 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 78)  (452 78)  routing T_9_4.wire_logic_cluster/lc_4/out <X> T_9_4.lc_trk_g3_4
 (17 14)  (455 78)  (455 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (459 78)  (459 78)  routing T_9_4.wire_logic_cluster/lc_7/out <X> T_9_4.lc_trk_g3_7
 (22 14)  (460 78)  (460 78)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 78)  (465 78)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 78)  (466 78)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 78)  (467 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 78)  (468 78)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 78)  (470 78)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (475 78)  (475 78)  LC_7 Logic Functioning bit
 (39 14)  (477 78)  (477 78)  LC_7 Logic Functioning bit
 (44 14)  (482 78)  (482 78)  LC_7 Logic Functioning bit
 (45 14)  (483 78)  (483 78)  LC_7 Logic Functioning bit
 (0 15)  (438 79)  (438 79)  routing T_9_4.lc_trk_g3_5 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 79)  (439 79)  routing T_9_4.lc_trk_g3_5 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (17 15)  (455 79)  (455 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (456 79)  (456 79)  routing T_9_4.sp4_r_v_b_45 <X> T_9_4.lc_trk_g3_5
 (26 15)  (464 79)  (464 79)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 79)  (466 79)  routing T_9_4.lc_trk_g2_3 <X> T_9_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 79)  (467 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 79)  (468 79)  routing T_9_4.lc_trk_g3_7 <X> T_9_4.wire_logic_cluster/lc_7/in_1
 (41 15)  (479 79)  (479 79)  LC_7 Logic Functioning bit
 (43 15)  (481 79)  (481 79)  LC_7 Logic Functioning bit


LogicTile_10_4

 (15 0)  (507 64)  (507 64)  routing T_10_4.lft_op_1 <X> T_10_4.lc_trk_g0_1
 (17 0)  (509 64)  (509 64)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 64)  (510 64)  routing T_10_4.lft_op_1 <X> T_10_4.lc_trk_g0_1
 (21 0)  (513 64)  (513 64)  routing T_10_4.wire_logic_cluster/lc_3/out <X> T_10_4.lc_trk_g0_3
 (22 0)  (514 64)  (514 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (517 64)  (517 64)  routing T_10_4.lft_op_2 <X> T_10_4.lc_trk_g0_2
 (29 0)  (521 64)  (521 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 64)  (524 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (528 64)  (528 64)  LC_0 Logic Functioning bit
 (38 0)  (530 64)  (530 64)  LC_0 Logic Functioning bit
 (22 1)  (514 65)  (514 65)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 65)  (516 65)  routing T_10_4.lft_op_2 <X> T_10_4.lc_trk_g0_2
 (26 1)  (518 65)  (518 65)  routing T_10_4.lc_trk_g0_2 <X> T_10_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 65)  (521 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 65)  (523 65)  routing T_10_4.lc_trk_g0_3 <X> T_10_4.wire_logic_cluster/lc_0/in_3
 (0 2)  (492 66)  (492 66)  routing T_10_4.glb_netwk_3 <X> T_10_4.wire_logic_cluster/lc_7/clk
 (2 2)  (494 66)  (494 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (506 66)  (506 66)  routing T_10_4.wire_logic_cluster/lc_4/out <X> T_10_4.lc_trk_g0_4
 (29 2)  (521 66)  (521 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 66)  (522 66)  routing T_10_4.lc_trk_g0_4 <X> T_10_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 66)  (524 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 66)  (525 66)  routing T_10_4.lc_trk_g2_0 <X> T_10_4.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 66)  (529 66)  LC_1 Logic Functioning bit
 (38 2)  (530 66)  (530 66)  LC_1 Logic Functioning bit
 (39 2)  (531 66)  (531 66)  LC_1 Logic Functioning bit
 (50 2)  (542 66)  (542 66)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 67)  (492 67)  routing T_10_4.glb_netwk_3 <X> T_10_4.wire_logic_cluster/lc_7/clk
 (17 3)  (509 67)  (509 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (518 67)  (518 67)  routing T_10_4.lc_trk_g2_3 <X> T_10_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 67)  (520 67)  routing T_10_4.lc_trk_g2_3 <X> T_10_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 67)  (521 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 67)  (528 67)  LC_1 Logic Functioning bit
 (37 3)  (529 67)  (529 67)  LC_1 Logic Functioning bit
 (38 3)  (530 67)  (530 67)  LC_1 Logic Functioning bit
 (39 3)  (531 67)  (531 67)  LC_1 Logic Functioning bit
 (22 4)  (514 68)  (514 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 68)  (516 68)  routing T_10_4.top_op_3 <X> T_10_4.lc_trk_g1_3
 (21 5)  (513 69)  (513 69)  routing T_10_4.top_op_3 <X> T_10_4.lc_trk_g1_3
 (32 6)  (524 70)  (524 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 70)  (526 70)  routing T_10_4.lc_trk_g1_3 <X> T_10_4.wire_logic_cluster/lc_3/in_3
 (40 6)  (532 70)  (532 70)  LC_3 Logic Functioning bit
 (42 6)  (534 70)  (534 70)  LC_3 Logic Functioning bit
 (45 6)  (537 70)  (537 70)  LC_3 Logic Functioning bit
 (46 6)  (538 70)  (538 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (518 71)  (518 71)  routing T_10_4.lc_trk_g0_3 <X> T_10_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 71)  (521 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 71)  (523 71)  routing T_10_4.lc_trk_g1_3 <X> T_10_4.wire_logic_cluster/lc_3/in_3
 (41 7)  (533 71)  (533 71)  LC_3 Logic Functioning bit
 (43 7)  (535 71)  (535 71)  LC_3 Logic Functioning bit
 (44 7)  (536 71)  (536 71)  LC_3 Logic Functioning bit
 (14 8)  (506 72)  (506 72)  routing T_10_4.bnl_op_0 <X> T_10_4.lc_trk_g2_0
 (21 8)  (513 72)  (513 72)  routing T_10_4.sp4_h_r_35 <X> T_10_4.lc_trk_g2_3
 (22 8)  (514 72)  (514 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 72)  (515 72)  routing T_10_4.sp4_h_r_35 <X> T_10_4.lc_trk_g2_3
 (24 8)  (516 72)  (516 72)  routing T_10_4.sp4_h_r_35 <X> T_10_4.lc_trk_g2_3
 (32 8)  (524 72)  (524 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (527 72)  (527 72)  routing T_10_4.lc_trk_g0_4 <X> T_10_4.input_2_4
 (39 8)  (531 72)  (531 72)  LC_4 Logic Functioning bit
 (42 8)  (534 72)  (534 72)  LC_4 Logic Functioning bit
 (45 8)  (537 72)  (537 72)  LC_4 Logic Functioning bit
 (14 9)  (506 73)  (506 73)  routing T_10_4.bnl_op_0 <X> T_10_4.lc_trk_g2_0
 (17 9)  (509 73)  (509 73)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (518 73)  (518 73)  routing T_10_4.lc_trk_g1_3 <X> T_10_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 73)  (519 73)  routing T_10_4.lc_trk_g1_3 <X> T_10_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 73)  (521 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 73)  (523 73)  routing T_10_4.lc_trk_g0_3 <X> T_10_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 73)  (524 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (530 73)  (530 73)  LC_4 Logic Functioning bit
 (43 9)  (535 73)  (535 73)  LC_4 Logic Functioning bit
 (44 9)  (536 73)  (536 73)  LC_4 Logic Functioning bit
 (0 14)  (492 78)  (492 78)  routing T_10_4.lc_trk_g3_5 <X> T_10_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 78)  (493 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 78)  (507 78)  routing T_10_4.sp4_v_t_32 <X> T_10_4.lc_trk_g3_5
 (16 14)  (508 78)  (508 78)  routing T_10_4.sp4_v_t_32 <X> T_10_4.lc_trk_g3_5
 (17 14)  (509 78)  (509 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (492 79)  (492 79)  routing T_10_4.lc_trk_g3_5 <X> T_10_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 79)  (493 79)  routing T_10_4.lc_trk_g3_5 <X> T_10_4.wire_logic_cluster/lc_7/s_r


LogicTile_11_4

 (15 0)  (561 64)  (561 64)  routing T_11_4.top_op_1 <X> T_11_4.lc_trk_g0_1
 (17 0)  (563 64)  (563 64)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (575 64)  (575 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 64)  (576 64)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_0/in_1
 (35 0)  (581 64)  (581 64)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.input_2_0
 (44 0)  (590 64)  (590 64)  LC_0 Logic Functioning bit
 (15 1)  (561 65)  (561 65)  routing T_11_4.bot_op_0 <X> T_11_4.lc_trk_g0_0
 (17 1)  (563 65)  (563 65)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (564 65)  (564 65)  routing T_11_4.top_op_1 <X> T_11_4.lc_trk_g0_1
 (22 1)  (568 65)  (568 65)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 65)  (570 65)  routing T_11_4.bot_op_2 <X> T_11_4.lc_trk_g0_2
 (30 1)  (576 65)  (576 65)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 65)  (578 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 65)  (580 65)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.input_2_0
 (35 1)  (581 65)  (581 65)  routing T_11_4.lc_trk_g1_7 <X> T_11_4.input_2_0
 (0 2)  (546 66)  (546 66)  routing T_11_4.glb_netwk_3 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (2 2)  (548 66)  (548 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (568 66)  (568 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (570 66)  (570 66)  routing T_11_4.top_op_7 <X> T_11_4.lc_trk_g0_7
 (29 2)  (575 66)  (575 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 66)  (578 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 66)  (582 66)  LC_1 Logic Functioning bit
 (37 2)  (583 66)  (583 66)  LC_1 Logic Functioning bit
 (38 2)  (584 66)  (584 66)  LC_1 Logic Functioning bit
 (39 2)  (585 66)  (585 66)  LC_1 Logic Functioning bit
 (44 2)  (590 66)  (590 66)  LC_1 Logic Functioning bit
 (0 3)  (546 67)  (546 67)  routing T_11_4.glb_netwk_3 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (21 3)  (567 67)  (567 67)  routing T_11_4.top_op_7 <X> T_11_4.lc_trk_g0_7
 (30 3)  (576 67)  (576 67)  routing T_11_4.lc_trk_g0_2 <X> T_11_4.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 67)  (582 67)  LC_1 Logic Functioning bit
 (37 3)  (583 67)  (583 67)  LC_1 Logic Functioning bit
 (38 3)  (584 67)  (584 67)  LC_1 Logic Functioning bit
 (39 3)  (585 67)  (585 67)  LC_1 Logic Functioning bit
 (27 4)  (573 68)  (573 68)  routing T_11_4.lc_trk_g1_6 <X> T_11_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 68)  (575 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 68)  (576 68)  routing T_11_4.lc_trk_g1_6 <X> T_11_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 68)  (578 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 68)  (582 68)  LC_2 Logic Functioning bit
 (37 4)  (583 68)  (583 68)  LC_2 Logic Functioning bit
 (38 4)  (584 68)  (584 68)  LC_2 Logic Functioning bit
 (39 4)  (585 68)  (585 68)  LC_2 Logic Functioning bit
 (44 4)  (590 68)  (590 68)  LC_2 Logic Functioning bit
 (22 5)  (568 69)  (568 69)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 69)  (570 69)  routing T_11_4.top_op_2 <X> T_11_4.lc_trk_g1_2
 (25 5)  (571 69)  (571 69)  routing T_11_4.top_op_2 <X> T_11_4.lc_trk_g1_2
 (30 5)  (576 69)  (576 69)  routing T_11_4.lc_trk_g1_6 <X> T_11_4.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 69)  (582 69)  LC_2 Logic Functioning bit
 (37 5)  (583 69)  (583 69)  LC_2 Logic Functioning bit
 (38 5)  (584 69)  (584 69)  LC_2 Logic Functioning bit
 (39 5)  (585 69)  (585 69)  LC_2 Logic Functioning bit
 (15 6)  (561 70)  (561 70)  routing T_11_4.bot_op_5 <X> T_11_4.lc_trk_g1_5
 (17 6)  (563 70)  (563 70)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 70)  (568 70)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 70)  (570 70)  routing T_11_4.bot_op_7 <X> T_11_4.lc_trk_g1_7
 (29 6)  (575 70)  (575 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 70)  (578 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 70)  (582 70)  LC_3 Logic Functioning bit
 (37 6)  (583 70)  (583 70)  LC_3 Logic Functioning bit
 (38 6)  (584 70)  (584 70)  LC_3 Logic Functioning bit
 (39 6)  (585 70)  (585 70)  LC_3 Logic Functioning bit
 (44 6)  (590 70)  (590 70)  LC_3 Logic Functioning bit
 (22 7)  (568 71)  (568 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 71)  (570 71)  routing T_11_4.bot_op_6 <X> T_11_4.lc_trk_g1_6
 (36 7)  (582 71)  (582 71)  LC_3 Logic Functioning bit
 (37 7)  (583 71)  (583 71)  LC_3 Logic Functioning bit
 (38 7)  (584 71)  (584 71)  LC_3 Logic Functioning bit
 (39 7)  (585 71)  (585 71)  LC_3 Logic Functioning bit
 (22 8)  (568 72)  (568 72)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 72)  (570 72)  routing T_11_4.tnl_op_3 <X> T_11_4.lc_trk_g2_3
 (27 8)  (573 72)  (573 72)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 72)  (575 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 72)  (578 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 72)  (582 72)  LC_4 Logic Functioning bit
 (37 8)  (583 72)  (583 72)  LC_4 Logic Functioning bit
 (38 8)  (584 72)  (584 72)  LC_4 Logic Functioning bit
 (39 8)  (585 72)  (585 72)  LC_4 Logic Functioning bit
 (44 8)  (590 72)  (590 72)  LC_4 Logic Functioning bit
 (21 9)  (567 73)  (567 73)  routing T_11_4.tnl_op_3 <X> T_11_4.lc_trk_g2_3
 (30 9)  (576 73)  (576 73)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 73)  (582 73)  LC_4 Logic Functioning bit
 (37 9)  (583 73)  (583 73)  LC_4 Logic Functioning bit
 (38 9)  (584 73)  (584 73)  LC_4 Logic Functioning bit
 (39 9)  (585 73)  (585 73)  LC_4 Logic Functioning bit
 (17 10)  (563 74)  (563 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 74)  (564 74)  routing T_11_4.wire_logic_cluster/lc_5/out <X> T_11_4.lc_trk_g2_5
 (21 10)  (567 74)  (567 74)  routing T_11_4.wire_logic_cluster/lc_7/out <X> T_11_4.lc_trk_g2_7
 (22 10)  (568 74)  (568 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 74)  (571 74)  routing T_11_4.wire_logic_cluster/lc_6/out <X> T_11_4.lc_trk_g2_6
 (26 10)  (572 74)  (572 74)  routing T_11_4.lc_trk_g2_5 <X> T_11_4.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 74)  (574 74)  routing T_11_4.lc_trk_g2_6 <X> T_11_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 74)  (575 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 74)  (576 74)  routing T_11_4.lc_trk_g2_6 <X> T_11_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 74)  (578 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (581 74)  (581 74)  routing T_11_4.lc_trk_g2_7 <X> T_11_4.input_2_5
 (41 10)  (587 74)  (587 74)  LC_5 Logic Functioning bit
 (45 10)  (591 74)  (591 74)  LC_5 Logic Functioning bit
 (22 11)  (568 75)  (568 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (574 75)  (574 75)  routing T_11_4.lc_trk_g2_5 <X> T_11_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 75)  (575 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 75)  (576 75)  routing T_11_4.lc_trk_g2_6 <X> T_11_4.wire_logic_cluster/lc_5/in_1
 (32 11)  (578 75)  (578 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 75)  (579 75)  routing T_11_4.lc_trk_g2_7 <X> T_11_4.input_2_5
 (35 11)  (581 75)  (581 75)  routing T_11_4.lc_trk_g2_7 <X> T_11_4.input_2_5
 (38 11)  (584 75)  (584 75)  LC_5 Logic Functioning bit
 (39 11)  (585 75)  (585 75)  LC_5 Logic Functioning bit
 (40 11)  (586 75)  (586 75)  LC_5 Logic Functioning bit
 (17 12)  (563 76)  (563 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (575 76)  (575 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 76)  (578 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 76)  (579 76)  routing T_11_4.lc_trk_g2_3 <X> T_11_4.wire_logic_cluster/lc_6/in_3
 (18 13)  (564 77)  (564 77)  routing T_11_4.sp4_r_v_b_41 <X> T_11_4.lc_trk_g3_1
 (27 13)  (573 77)  (573 77)  routing T_11_4.lc_trk_g3_1 <X> T_11_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 77)  (574 77)  routing T_11_4.lc_trk_g3_1 <X> T_11_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 77)  (575 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 77)  (577 77)  routing T_11_4.lc_trk_g2_3 <X> T_11_4.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 77)  (583 77)  LC_6 Logic Functioning bit
 (39 13)  (585 77)  (585 77)  LC_6 Logic Functioning bit
 (17 14)  (563 78)  (563 78)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (564 78)  (564 78)  routing T_11_4.wire_logic_cluster/lc_5/out <X> T_11_4.lc_trk_g3_5
 (27 14)  (573 78)  (573 78)  routing T_11_4.lc_trk_g3_5 <X> T_11_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 78)  (574 78)  routing T_11_4.lc_trk_g3_5 <X> T_11_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 78)  (575 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 78)  (576 78)  routing T_11_4.lc_trk_g3_5 <X> T_11_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 78)  (577 78)  routing T_11_4.lc_trk_g1_5 <X> T_11_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 78)  (578 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 78)  (580 78)  routing T_11_4.lc_trk_g1_5 <X> T_11_4.wire_logic_cluster/lc_7/in_3
 (43 14)  (589 78)  (589 78)  LC_7 Logic Functioning bit
 (50 14)  (596 78)  (596 78)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (572 79)  (572 79)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 79)  (573 79)  routing T_11_4.lc_trk_g1_2 <X> T_11_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 79)  (575 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0


LogicTile_12_4

 (3 5)  (603 69)  (603 69)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_h_r_0


LogicTile_18_4

 (3 2)  (931 66)  (931 66)  routing T_18_4.sp12_v_t_23 <X> T_18_4.sp12_h_l_23
 (3 4)  (931 68)  (931 68)  routing T_18_4.sp12_v_t_23 <X> T_18_4.sp12_h_r_0


LogicTile_20_4

 (14 2)  (1050 66)  (1050 66)  routing T_20_4.wire_logic_cluster/lc_4/out <X> T_20_4.lc_trk_g0_4
 (17 3)  (1053 67)  (1053 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 5)  (1050 69)  (1050 69)  routing T_20_4.sp12_h_r_16 <X> T_20_4.lc_trk_g1_0
 (16 5)  (1052 69)  (1052 69)  routing T_20_4.sp12_h_r_16 <X> T_20_4.lc_trk_g1_0
 (17 5)  (1053 69)  (1053 69)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (14 7)  (1050 71)  (1050 71)  routing T_20_4.sp4_r_v_b_28 <X> T_20_4.lc_trk_g1_4
 (17 7)  (1053 71)  (1053 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 8)  (1062 72)  (1062 72)  routing T_20_4.lc_trk_g0_4 <X> T_20_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 72)  (1063 72)  routing T_20_4.lc_trk_g3_4 <X> T_20_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 72)  (1064 72)  routing T_20_4.lc_trk_g3_4 <X> T_20_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 72)  (1065 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 72)  (1066 72)  routing T_20_4.lc_trk_g3_4 <X> T_20_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 72)  (1067 72)  routing T_20_4.lc_trk_g1_4 <X> T_20_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 72)  (1068 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 72)  (1070 72)  routing T_20_4.lc_trk_g1_4 <X> T_20_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 72)  (1072 72)  LC_4 Logic Functioning bit
 (37 8)  (1073 72)  (1073 72)  LC_4 Logic Functioning bit
 (38 8)  (1074 72)  (1074 72)  LC_4 Logic Functioning bit
 (40 8)  (1076 72)  (1076 72)  LC_4 Logic Functioning bit
 (41 8)  (1077 72)  (1077 72)  LC_4 Logic Functioning bit
 (42 8)  (1078 72)  (1078 72)  LC_4 Logic Functioning bit
 (43 8)  (1079 72)  (1079 72)  LC_4 Logic Functioning bit
 (29 9)  (1065 73)  (1065 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 73)  (1068 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1069 73)  (1069 73)  routing T_20_4.lc_trk_g3_1 <X> T_20_4.input_2_4
 (34 9)  (1070 73)  (1070 73)  routing T_20_4.lc_trk_g3_1 <X> T_20_4.input_2_4
 (36 9)  (1072 73)  (1072 73)  LC_4 Logic Functioning bit
 (37 9)  (1073 73)  (1073 73)  LC_4 Logic Functioning bit
 (40 9)  (1076 73)  (1076 73)  LC_4 Logic Functioning bit
 (41 9)  (1077 73)  (1077 73)  LC_4 Logic Functioning bit
 (42 9)  (1078 73)  (1078 73)  LC_4 Logic Functioning bit
 (43 9)  (1079 73)  (1079 73)  LC_4 Logic Functioning bit
 (37 10)  (1073 74)  (1073 74)  LC_5 Logic Functioning bit
 (38 10)  (1074 74)  (1074 74)  LC_5 Logic Functioning bit
 (39 10)  (1075 74)  (1075 74)  LC_5 Logic Functioning bit
 (40 10)  (1076 74)  (1076 74)  LC_5 Logic Functioning bit
 (41 10)  (1077 74)  (1077 74)  LC_5 Logic Functioning bit
 (42 10)  (1078 74)  (1078 74)  LC_5 Logic Functioning bit
 (47 10)  (1083 74)  (1083 74)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (1086 74)  (1086 74)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (1063 75)  (1063 75)  routing T_20_4.lc_trk_g1_0 <X> T_20_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 75)  (1065 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 75)  (1072 75)  LC_5 Logic Functioning bit
 (38 11)  (1074 75)  (1074 75)  LC_5 Logic Functioning bit
 (39 11)  (1075 75)  (1075 75)  LC_5 Logic Functioning bit
 (40 11)  (1076 75)  (1076 75)  LC_5 Logic Functioning bit
 (41 11)  (1077 75)  (1077 75)  LC_5 Logic Functioning bit
 (43 11)  (1079 75)  (1079 75)  LC_5 Logic Functioning bit
 (15 12)  (1051 76)  (1051 76)  routing T_20_4.tnl_op_1 <X> T_20_4.lc_trk_g3_1
 (17 12)  (1053 76)  (1053 76)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (1054 77)  (1054 77)  routing T_20_4.tnl_op_1 <X> T_20_4.lc_trk_g3_1
 (14 15)  (1050 79)  (1050 79)  routing T_20_4.sp12_v_b_20 <X> T_20_4.lc_trk_g3_4
 (16 15)  (1052 79)  (1052 79)  routing T_20_4.sp12_v_b_20 <X> T_20_4.lc_trk_g3_4
 (17 15)  (1053 79)  (1053 79)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_26_4

 (2 6)  (1350 70)  (1350 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (2 8)  (1350 72)  (1350 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_29_4

 (5 0)  (1515 64)  (1515 64)  routing T_29_4.sp4_h_l_44 <X> T_29_4.sp4_h_r_0
 (4 1)  (1514 65)  (1514 65)  routing T_29_4.sp4_h_l_44 <X> T_29_4.sp4_h_r_0
 (5 11)  (1515 75)  (1515 75)  routing T_29_4.sp4_h_l_43 <X> T_29_4.sp4_v_t_43


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (12 6)  (1738 70)  (1738 70)  routing T_33_4.span4_horz_37 <X> T_33_4.span4_vert_t_14
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5


LogicTile_4_3

 (3 6)  (183 54)  (183 54)  routing T_4_3.sp12_h_r_0 <X> T_4_3.sp12_v_t_23
 (3 7)  (183 55)  (183 55)  routing T_4_3.sp12_h_r_0 <X> T_4_3.sp12_v_t_23


LogicTile_7_3

 (10 8)  (352 56)  (352 56)  routing T_7_3.sp4_v_t_39 <X> T_7_3.sp4_h_r_7


LogicTile_9_3

 (26 0)  (464 48)  (464 48)  routing T_9_3.lc_trk_g0_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 48)  (467 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 48)  (468 48)  routing T_9_3.lc_trk_g0_5 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 48)  (469 48)  routing T_9_3.lc_trk_g1_4 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 48)  (470 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 48)  (472 48)  routing T_9_3.lc_trk_g1_4 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 48)  (473 48)  routing T_9_3.lc_trk_g1_7 <X> T_9_3.input_2_0
 (40 0)  (478 48)  (478 48)  LC_0 Logic Functioning bit
 (26 1)  (464 49)  (464 49)  routing T_9_3.lc_trk_g0_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 49)  (467 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 49)  (470 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 49)  (472 49)  routing T_9_3.lc_trk_g1_7 <X> T_9_3.input_2_0
 (35 1)  (473 49)  (473 49)  routing T_9_3.lc_trk_g1_7 <X> T_9_3.input_2_0
 (15 2)  (453 50)  (453 50)  routing T_9_3.top_op_5 <X> T_9_3.lc_trk_g0_5
 (17 2)  (455 50)  (455 50)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (456 51)  (456 51)  routing T_9_3.top_op_5 <X> T_9_3.lc_trk_g0_5
 (22 3)  (460 51)  (460 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 51)  (462 51)  routing T_9_3.top_op_6 <X> T_9_3.lc_trk_g0_6
 (25 3)  (463 51)  (463 51)  routing T_9_3.top_op_6 <X> T_9_3.lc_trk_g0_6
 (22 6)  (460 54)  (460 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 54)  (462 54)  routing T_9_3.top_op_7 <X> T_9_3.lc_trk_g1_7
 (14 7)  (452 55)  (452 55)  routing T_9_3.top_op_4 <X> T_9_3.lc_trk_g1_4
 (15 7)  (453 55)  (453 55)  routing T_9_3.top_op_4 <X> T_9_3.lc_trk_g1_4
 (17 7)  (455 55)  (455 55)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (459 55)  (459 55)  routing T_9_3.top_op_7 <X> T_9_3.lc_trk_g1_7


LogicTile_10_3

 (0 2)  (492 50)  (492 50)  routing T_10_3.glb_netwk_6 <X> T_10_3.wire_logic_cluster/lc_7/clk
 (1 2)  (493 50)  (493 50)  routing T_10_3.glb_netwk_6 <X> T_10_3.wire_logic_cluster/lc_7/clk
 (2 2)  (494 50)  (494 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (513 52)  (513 52)  routing T_10_3.wire_logic_cluster/lc_3/out <X> T_10_3.lc_trk_g1_3
 (22 4)  (514 52)  (514 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (21 6)  (513 54)  (513 54)  routing T_10_3.wire_logic_cluster/lc_7/out <X> T_10_3.lc_trk_g1_7
 (22 6)  (514 54)  (514 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 54)  (518 54)  routing T_10_3.lc_trk_g2_7 <X> T_10_3.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 54)  (519 54)  routing T_10_3.lc_trk_g1_3 <X> T_10_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 54)  (521 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 54)  (524 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 54)  (525 54)  routing T_10_3.lc_trk_g2_2 <X> T_10_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 54)  (527 54)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.input_2_3
 (38 6)  (530 54)  (530 54)  LC_3 Logic Functioning bit
 (45 6)  (537 54)  (537 54)  LC_3 Logic Functioning bit
 (47 6)  (539 54)  (539 54)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (540 54)  (540 54)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (518 55)  (518 55)  routing T_10_3.lc_trk_g2_7 <X> T_10_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 55)  (520 55)  routing T_10_3.lc_trk_g2_7 <X> T_10_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 55)  (521 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 55)  (522 55)  routing T_10_3.lc_trk_g1_3 <X> T_10_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 55)  (523 55)  routing T_10_3.lc_trk_g2_2 <X> T_10_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 55)  (524 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (525 55)  (525 55)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.input_2_3
 (34 7)  (526 55)  (526 55)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.input_2_3
 (35 7)  (527 55)  (527 55)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.input_2_3
 (36 7)  (528 55)  (528 55)  LC_3 Logic Functioning bit
 (37 7)  (529 55)  (529 55)  LC_3 Logic Functioning bit
 (38 7)  (530 55)  (530 55)  LC_3 Logic Functioning bit
 (25 8)  (517 56)  (517 56)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g2_2
 (22 9)  (514 57)  (514 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 57)  (515 57)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g2_2
 (24 9)  (516 57)  (516 57)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g2_2
 (25 9)  (517 57)  (517 57)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g2_2
 (21 10)  (513 58)  (513 58)  routing T_10_3.wire_logic_cluster/lc_7/out <X> T_10_3.lc_trk_g2_7
 (22 10)  (514 58)  (514 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 12)  (517 60)  (517 60)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g3_2
 (27 12)  (519 60)  (519 60)  routing T_10_3.lc_trk_g3_2 <X> T_10_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 60)  (520 60)  routing T_10_3.lc_trk_g3_2 <X> T_10_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 60)  (521 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 60)  (523 60)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 60)  (524 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 60)  (525 60)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 60)  (526 60)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 60)  (527 60)  routing T_10_3.lc_trk_g1_7 <X> T_10_3.input_2_6
 (38 12)  (530 60)  (530 60)  LC_6 Logic Functioning bit
 (43 12)  (535 60)  (535 60)  LC_6 Logic Functioning bit
 (45 12)  (537 60)  (537 60)  LC_6 Logic Functioning bit
 (22 13)  (514 61)  (514 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 61)  (515 61)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g3_2
 (24 13)  (516 61)  (516 61)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g3_2
 (25 13)  (517 61)  (517 61)  routing T_10_3.sp4_h_r_42 <X> T_10_3.lc_trk_g3_2
 (30 13)  (522 61)  (522 61)  routing T_10_3.lc_trk_g3_2 <X> T_10_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 61)  (523 61)  routing T_10_3.lc_trk_g3_6 <X> T_10_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 61)  (524 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 61)  (526 61)  routing T_10_3.lc_trk_g1_7 <X> T_10_3.input_2_6
 (35 13)  (527 61)  (527 61)  routing T_10_3.lc_trk_g1_7 <X> T_10_3.input_2_6
 (38 13)  (530 61)  (530 61)  LC_6 Logic Functioning bit
 (43 13)  (535 61)  (535 61)  LC_6 Logic Functioning bit
 (25 14)  (517 62)  (517 62)  routing T_10_3.wire_logic_cluster/lc_6/out <X> T_10_3.lc_trk_g3_6
 (27 14)  (519 62)  (519 62)  routing T_10_3.lc_trk_g1_7 <X> T_10_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 62)  (521 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 62)  (522 62)  routing T_10_3.lc_trk_g1_7 <X> T_10_3.wire_logic_cluster/lc_7/in_1
 (45 14)  (537 62)  (537 62)  LC_7 Logic Functioning bit
 (22 15)  (514 63)  (514 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (518 63)  (518 63)  routing T_10_3.lc_trk_g3_2 <X> T_10_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 63)  (519 63)  routing T_10_3.lc_trk_g3_2 <X> T_10_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 63)  (520 63)  routing T_10_3.lc_trk_g3_2 <X> T_10_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 63)  (521 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 63)  (522 63)  routing T_10_3.lc_trk_g1_7 <X> T_10_3.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 63)  (529 63)  LC_7 Logic Functioning bit
 (39 15)  (531 63)  (531 63)  LC_7 Logic Functioning bit
 (40 15)  (532 63)  (532 63)  LC_7 Logic Functioning bit
 (42 15)  (534 63)  (534 63)  LC_7 Logic Functioning bit


LogicTile_11_3

 (15 0)  (561 48)  (561 48)  routing T_11_3.top_op_1 <X> T_11_3.lc_trk_g0_1
 (17 0)  (563 48)  (563 48)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (568 48)  (568 48)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 48)  (570 48)  routing T_11_3.top_op_3 <X> T_11_3.lc_trk_g0_3
 (25 0)  (571 48)  (571 48)  routing T_11_3.wire_logic_cluster/lc_2/out <X> T_11_3.lc_trk_g0_2
 (26 0)  (572 48)  (572 48)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 48)  (575 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 48)  (578 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 48)  (580 48)  routing T_11_3.lc_trk_g1_0 <X> T_11_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 48)  (581 48)  routing T_11_3.lc_trk_g0_6 <X> T_11_3.input_2_0
 (37 0)  (583 48)  (583 48)  LC_0 Logic Functioning bit
 (39 0)  (585 48)  (585 48)  LC_0 Logic Functioning bit
 (45 0)  (591 48)  (591 48)  LC_0 Logic Functioning bit
 (18 1)  (564 49)  (564 49)  routing T_11_3.top_op_1 <X> T_11_3.lc_trk_g0_1
 (21 1)  (567 49)  (567 49)  routing T_11_3.top_op_3 <X> T_11_3.lc_trk_g0_3
 (22 1)  (568 49)  (568 49)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (572 49)  (572 49)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 49)  (573 49)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 49)  (575 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 49)  (576 49)  routing T_11_3.lc_trk_g0_3 <X> T_11_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 49)  (578 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 49)  (581 49)  routing T_11_3.lc_trk_g0_6 <X> T_11_3.input_2_0
 (38 1)  (584 49)  (584 49)  LC_0 Logic Functioning bit
 (43 1)  (589 49)  (589 49)  LC_0 Logic Functioning bit
 (0 2)  (546 50)  (546 50)  routing T_11_3.glb_netwk_3 <X> T_11_3.wire_logic_cluster/lc_7/clk
 (2 2)  (548 50)  (548 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (546 51)  (546 51)  routing T_11_3.glb_netwk_3 <X> T_11_3.wire_logic_cluster/lc_7/clk
 (22 3)  (568 51)  (568 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (570 51)  (570 51)  routing T_11_3.top_op_6 <X> T_11_3.lc_trk_g0_6
 (25 3)  (571 51)  (571 51)  routing T_11_3.top_op_6 <X> T_11_3.lc_trk_g0_6
 (14 4)  (560 52)  (560 52)  routing T_11_3.wire_logic_cluster/lc_0/out <X> T_11_3.lc_trk_g1_0
 (26 4)  (572 52)  (572 52)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 52)  (575 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 52)  (577 52)  routing T_11_3.lc_trk_g1_6 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 52)  (578 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 52)  (580 52)  routing T_11_3.lc_trk_g1_6 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 52)  (583 52)  LC_2 Logic Functioning bit
 (42 4)  (588 52)  (588 52)  LC_2 Logic Functioning bit
 (45 4)  (591 52)  (591 52)  LC_2 Logic Functioning bit
 (17 5)  (563 53)  (563 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 53)  (568 53)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 53)  (570 53)  routing T_11_3.top_op_2 <X> T_11_3.lc_trk_g1_2
 (25 5)  (571 53)  (571 53)  routing T_11_3.top_op_2 <X> T_11_3.lc_trk_g1_2
 (26 5)  (572 53)  (572 53)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 53)  (573 53)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 53)  (575 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 53)  (577 53)  routing T_11_3.lc_trk_g1_6 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 53)  (578 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 53)  (581 53)  routing T_11_3.lc_trk_g0_2 <X> T_11_3.input_2_2
 (38 5)  (584 53)  (584 53)  LC_2 Logic Functioning bit
 (43 5)  (589 53)  (589 53)  LC_2 Logic Functioning bit
 (22 6)  (568 54)  (568 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 54)  (570 54)  routing T_11_3.top_op_7 <X> T_11_3.lc_trk_g1_7
 (21 7)  (567 55)  (567 55)  routing T_11_3.top_op_7 <X> T_11_3.lc_trk_g1_7
 (22 7)  (568 55)  (568 55)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 55)  (570 55)  routing T_11_3.top_op_6 <X> T_11_3.lc_trk_g1_6
 (25 7)  (571 55)  (571 55)  routing T_11_3.top_op_6 <X> T_11_3.lc_trk_g1_6
 (27 8)  (573 56)  (573 56)  routing T_11_3.lc_trk_g1_0 <X> T_11_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 56)  (575 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 56)  (577 56)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 56)  (578 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 56)  (579 56)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 56)  (581 56)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_4
 (40 8)  (586 56)  (586 56)  LC_4 Logic Functioning bit
 (51 8)  (597 56)  (597 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (572 57)  (572 57)  routing T_11_3.lc_trk_g0_2 <X> T_11_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 57)  (575 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 57)  (577 57)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 57)  (578 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 57)  (579 57)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_4
 (35 9)  (581 57)  (581 57)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_4
 (21 10)  (567 58)  (567 58)  routing T_11_3.wire_logic_cluster/lc_7/out <X> T_11_3.lc_trk_g2_7
 (22 10)  (568 58)  (568 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 58)  (571 58)  routing T_11_3.wire_logic_cluster/lc_6/out <X> T_11_3.lc_trk_g2_6
 (28 10)  (574 58)  (574 58)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 58)  (575 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 58)  (576 58)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 58)  (578 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (586 58)  (586 58)  LC_5 Logic Functioning bit
 (42 10)  (588 58)  (588 58)  LC_5 Logic Functioning bit
 (22 11)  (568 59)  (568 59)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (573 59)  (573 59)  routing T_11_3.lc_trk_g1_0 <X> T_11_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 59)  (575 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 59)  (576 59)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 59)  (577 59)  routing T_11_3.lc_trk_g0_2 <X> T_11_3.wire_logic_cluster/lc_5/in_3
 (26 12)  (572 60)  (572 60)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 60)  (573 60)  routing T_11_3.lc_trk_g1_2 <X> T_11_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 60)  (575 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 60)  (577 60)  routing T_11_3.lc_trk_g1_6 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 60)  (578 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 60)  (580 60)  routing T_11_3.lc_trk_g1_6 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 60)  (581 60)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_6
 (37 12)  (583 60)  (583 60)  LC_6 Logic Functioning bit
 (42 12)  (588 60)  (588 60)  LC_6 Logic Functioning bit
 (45 12)  (591 60)  (591 60)  LC_6 Logic Functioning bit
 (26 13)  (572 61)  (572 61)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 61)  (573 61)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 61)  (575 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 61)  (576 61)  routing T_11_3.lc_trk_g1_2 <X> T_11_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 61)  (577 61)  routing T_11_3.lc_trk_g1_6 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 61)  (578 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 61)  (579 61)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_6
 (35 13)  (581 61)  (581 61)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_6
 (38 13)  (584 61)  (584 61)  LC_6 Logic Functioning bit
 (43 13)  (589 61)  (589 61)  LC_6 Logic Functioning bit
 (26 14)  (572 62)  (572 62)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 62)  (575 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 62)  (576 62)  routing T_11_3.lc_trk_g0_6 <X> T_11_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 62)  (577 62)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 62)  (578 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 62)  (580 62)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_7/in_3
 (45 14)  (591 62)  (591 62)  LC_7 Logic Functioning bit
 (51 14)  (597 62)  (597 62)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (572 63)  (572 63)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 63)  (574 63)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 63)  (575 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 63)  (576 63)  routing T_11_3.lc_trk_g0_6 <X> T_11_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 63)  (577 63)  routing T_11_3.lc_trk_g1_7 <X> T_11_3.wire_logic_cluster/lc_7/in_3
 (40 15)  (586 63)  (586 63)  LC_7 Logic Functioning bit
 (41 15)  (587 63)  (587 63)  LC_7 Logic Functioning bit
 (42 15)  (588 63)  (588 63)  LC_7 Logic Functioning bit
 (43 15)  (589 63)  (589 63)  LC_7 Logic Functioning bit


LogicTile_12_3

 (11 6)  (611 54)  (611 54)  routing T_12_3.sp4_h_r_11 <X> T_12_3.sp4_v_t_40
 (13 6)  (613 54)  (613 54)  routing T_12_3.sp4_h_r_11 <X> T_12_3.sp4_v_t_40
 (8 7)  (608 55)  (608 55)  routing T_12_3.sp4_h_r_4 <X> T_12_3.sp4_v_t_41
 (9 7)  (609 55)  (609 55)  routing T_12_3.sp4_h_r_4 <X> T_12_3.sp4_v_t_41
 (12 7)  (612 55)  (612 55)  routing T_12_3.sp4_h_r_11 <X> T_12_3.sp4_v_t_40


LogicTile_15_3

 (3 13)  (765 61)  (765 61)  routing T_15_3.sp12_h_l_22 <X> T_15_3.sp12_h_r_1


LogicTile_16_3

 (3 3)  (819 51)  (819 51)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_h_l_23
 (8 6)  (824 54)  (824 54)  routing T_16_3.sp4_h_r_8 <X> T_16_3.sp4_h_l_41
 (10 6)  (826 54)  (826 54)  routing T_16_3.sp4_h_r_8 <X> T_16_3.sp4_h_l_41
 (12 14)  (828 62)  (828 62)  routing T_16_3.sp4_h_r_8 <X> T_16_3.sp4_h_l_46
 (13 15)  (829 63)  (829 63)  routing T_16_3.sp4_h_r_8 <X> T_16_3.sp4_h_l_46


LogicTile_20_3

 (10 1)  (1046 49)  (1046 49)  routing T_20_3.sp4_h_r_8 <X> T_20_3.sp4_v_b_1
 (11 11)  (1047 59)  (1047 59)  routing T_20_3.sp4_h_r_8 <X> T_20_3.sp4_h_l_45


LogicTile_24_3

 (11 11)  (1263 59)  (1263 59)  routing T_24_3.sp4_h_r_8 <X> T_24_3.sp4_h_l_45


LogicTile_27_3

 (3 13)  (1405 61)  (1405 61)  routing T_27_3.sp12_h_l_22 <X> T_27_3.sp12_h_r_1


LogicTile_28_3

 (12 10)  (1468 58)  (1468 58)  routing T_28_3.sp4_v_t_45 <X> T_28_3.sp4_h_l_45
 (11 11)  (1467 59)  (1467 59)  routing T_28_3.sp4_v_t_45 <X> T_28_3.sp4_h_l_45


LogicTile_31_3

 (8 7)  (1626 55)  (1626 55)  routing T_31_3.sp4_h_r_4 <X> T_31_3.sp4_v_t_41
 (9 7)  (1627 55)  (1627 55)  routing T_31_3.sp4_h_r_4 <X> T_31_3.sp4_v_t_41


LogicTile_32_3

 (1 3)  (1673 51)  (1673 51)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_20_2

 (3 6)  (1039 38)  (1039 38)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23


IO_Tile_33_2

 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0



LogicTile_6_1

 (9 12)  (297 28)  (297 28)  routing T_6_1.sp4_v_t_47 <X> T_6_1.sp4_h_r_10


LogicTile_10_1

 (0 0)  (492 16)  (492 16)  Negative Clock bit

 (31 0)  (523 16)  (523 16)  routing T_10_1.lc_trk_g3_6 <X> T_10_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 16)  (524 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 16)  (525 16)  routing T_10_1.lc_trk_g3_6 <X> T_10_1.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 16)  (526 16)  routing T_10_1.lc_trk_g3_6 <X> T_10_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 16)  (528 16)  LC_0 Logic Functioning bit
 (37 0)  (529 16)  (529 16)  LC_0 Logic Functioning bit
 (38 0)  (530 16)  (530 16)  LC_0 Logic Functioning bit
 (39 0)  (531 16)  (531 16)  LC_0 Logic Functioning bit
 (45 0)  (537 16)  (537 16)  LC_0 Logic Functioning bit
 (47 0)  (539 16)  (539 16)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (523 17)  (523 17)  routing T_10_1.lc_trk_g3_6 <X> T_10_1.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 17)  (528 17)  LC_0 Logic Functioning bit
 (37 1)  (529 17)  (529 17)  LC_0 Logic Functioning bit
 (38 1)  (530 17)  (530 17)  LC_0 Logic Functioning bit
 (39 1)  (531 17)  (531 17)  LC_0 Logic Functioning bit
 (0 2)  (492 18)  (492 18)  routing T_10_1.glb_netwk_6 <X> T_10_1.wire_logic_cluster/lc_7/clk
 (1 2)  (493 18)  (493 18)  routing T_10_1.glb_netwk_6 <X> T_10_1.wire_logic_cluster/lc_7/clk
 (2 2)  (494 18)  (494 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 18)  (506 18)  routing T_10_1.sp4_v_b_4 <X> T_10_1.lc_trk_g0_4
 (16 3)  (508 19)  (508 19)  routing T_10_1.sp4_v_b_4 <X> T_10_1.lc_trk_g0_4
 (17 3)  (509 19)  (509 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (8 5)  (500 21)  (500 21)  routing T_10_1.sp4_h_l_47 <X> T_10_1.sp4_v_b_4
 (9 5)  (501 21)  (501 21)  routing T_10_1.sp4_h_l_47 <X> T_10_1.sp4_v_b_4
 (10 5)  (502 21)  (502 21)  routing T_10_1.sp4_h_l_47 <X> T_10_1.sp4_v_b_4
 (1 14)  (493 30)  (493 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 30)  (517 30)  routing T_10_1.sp4_v_b_30 <X> T_10_1.lc_trk_g3_6
 (1 15)  (493 31)  (493 31)  routing T_10_1.lc_trk_g0_4 <X> T_10_1.wire_logic_cluster/lc_7/s_r
 (22 15)  (514 31)  (514 31)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 31)  (515 31)  routing T_10_1.sp4_v_b_30 <X> T_10_1.lc_trk_g3_6


LogicTile_16_1

 (17 3)  (833 19)  (833 19)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (816 22)  (816 22)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (1 6)  (817 22)  (817 22)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 23)  (816 23)  routing T_16_1.glb_netwk_3 <X> T_16_1.glb2local_0
 (31 10)  (847 26)  (847 26)  routing T_16_1.lc_trk_g0_4 <X> T_16_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 26)  (848 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 26)  (852 26)  LC_5 Logic Functioning bit
 (37 10)  (853 26)  (853 26)  LC_5 Logic Functioning bit
 (38 10)  (854 26)  (854 26)  LC_5 Logic Functioning bit
 (39 10)  (855 26)  (855 26)  LC_5 Logic Functioning bit
 (36 11)  (852 27)  (852 27)  LC_5 Logic Functioning bit
 (37 11)  (853 27)  (853 27)  LC_5 Logic Functioning bit
 (38 11)  (854 27)  (854 27)  LC_5 Logic Functioning bit
 (39 11)  (855 27)  (855 27)  LC_5 Logic Functioning bit
 (53 11)  (869 27)  (869 27)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43


LogicTile_18_1

 (3 5)  (931 21)  (931 21)  routing T_18_1.sp12_h_l_23 <X> T_18_1.sp12_h_r_0


LogicTile_28_1

 (2 12)  (1458 28)  (1458 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_31_1

 (12 15)  (1630 31)  (1630 31)  routing T_31_1.sp4_h_l_46 <X> T_31_1.sp4_v_t_46


GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_13_0

 (5 2)  (671 12)  (671 12)  routing T_13_0.span4_horz_r_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
 (8 3)  (674 13)  (674 13)  routing T_13_0.span4_horz_r_3 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7



IO_Tile_16_0

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0

 (12 12)  (908 3)  (908 3)  routing T_17_0.span4_vert_43 <X> T_17_0.span4_horz_l_15


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout

