<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4844" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4844{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4844{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4844{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4844{left:69px;bottom:376px;letter-spacing:0.14px;}
#t5_4844{left:151px;bottom:376px;letter-spacing:0.15px;word-spacing:-0.46px;}
#t6_4844{left:150px;bottom:355px;letter-spacing:0.16px;}
#t7_4844{left:69px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_4844{left:69px;bottom:314px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_4844{left:69px;bottom:297px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_4844{left:69px;bottom:273px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#tb_4844{left:271px;bottom:279px;}
#tc_4844{left:282px;bottom:273px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#td_4844{left:69px;bottom:256px;letter-spacing:-0.2px;word-spacing:-1.28px;}
#te_4844{left:69px;bottom:239px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tf_4844{left:189px;bottom:979px;}
#tg_4844{left:532px;bottom:979px;letter-spacing:-0.15px;}
#th_4844{left:532px;bottom:958px;letter-spacing:-0.11px;}
#ti_4844{left:532px;bottom:941px;letter-spacing:-0.11px;}
#tj_4844{left:532px;bottom:920px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#tk_4844{left:532px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tl_4844{left:532px;bottom:886px;letter-spacing:-0.11px;}
#tm_4844{left:532px;bottom:869px;letter-spacing:-0.11px;}
#tn_4844{left:189px;bottom:845px;letter-spacing:-0.13px;}
#to_4844{left:532px;bottom:845px;letter-spacing:-0.14px;}
#tp_4844{left:81px;bottom:820px;letter-spacing:-0.19px;}
#tq_4844{left:95px;bottom:804px;}
#tr_4844{left:81px;bottom:787px;letter-spacing:-0.19px;}
#ts_4844{left:138px;bottom:820px;letter-spacing:-0.15px;}
#tt_4844{left:152px;bottom:804px;}
#tu_4844{left:138px;bottom:787px;letter-spacing:-0.15px;}
#tv_4844{left:189px;bottom:820px;letter-spacing:-0.14px;}
#tw_4844{left:439px;bottom:820px;letter-spacing:-0.14px;}
#tx_4844{left:532px;bottom:820px;letter-spacing:-0.14px;}
#ty_4844{left:532px;bottom:799px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_4844{left:532px;bottom:782px;letter-spacing:-0.11px;}
#t10_4844{left:532px;bottom:765px;letter-spacing:-0.11px;}
#t11_4844{left:532px;bottom:749px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t12_4844{left:189px;bottom:724px;letter-spacing:-0.13px;}
#t13_4844{left:532px;bottom:724px;letter-spacing:-0.16px;}
#t14_4844{left:532px;bottom:703px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t15_4844{left:532px;bottom:686px;letter-spacing:-0.11px;}
#t16_4844{left:532px;bottom:669px;letter-spacing:-0.11px;}
#t17_4844{left:532px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t18_4844{left:532px;bottom:635px;letter-spacing:-0.09px;}
#t19_4844{left:532px;bottom:614px;letter-spacing:-0.11px;}
#t1a_4844{left:532px;bottom:597px;letter-spacing:-0.11px;}
#t1b_4844{left:532px;bottom:580px;letter-spacing:-0.13px;}
#t1c_4844{left:189px;bottom:556px;letter-spacing:-0.14px;}
#t1d_4844{left:532px;bottom:556px;letter-spacing:-0.14px;}
#t1e_4844{left:81px;bottom:532px;letter-spacing:-0.18px;}
#t1f_4844{left:138px;bottom:532px;letter-spacing:-0.17px;}
#t1g_4844{left:188px;bottom:532px;letter-spacing:-0.15px;}
#t1h_4844{left:396px;bottom:538px;}
#t1i_4844{left:439px;bottom:532px;letter-spacing:-0.13px;}
#t1j_4844{left:532px;bottom:532px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_4844{left:81px;bottom:507px;letter-spacing:-0.18px;}
#t1l_4844{left:138px;bottom:507px;letter-spacing:-0.15px;}
#t1m_4844{left:189px;bottom:507px;letter-spacing:-0.15px;}
#t1n_4844{left:396px;bottom:514px;}
#t1o_4844{left:439px;bottom:507px;letter-spacing:-0.13px;}
#t1p_4844{left:532px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_4844{left:70px;bottom:480px;letter-spacing:-0.14px;}
#t1r_4844{left:69px;bottom:461px;letter-spacing:-0.11px;}
#t1s_4844{left:91px;bottom:439px;letter-spacing:-0.12px;}
#t1t_4844{left:678px;bottom:439px;}
#t1u_4844{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1v_4844{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t1w_4844{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1x_4844{left:88px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_4844{left:174px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_4844{left:369px;bottom:1068px;letter-spacing:0.11px;}
#t20_4844{left:497px;bottom:1068px;letter-spacing:0.13px;}
#t21_4844{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t22_4844{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t23_4844{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t24_4844{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t25_4844{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t26_4844{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t27_4844{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4844{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4844{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4844{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4844{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4844{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4844{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4844{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4844{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4844{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_4844{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4844" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4844Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4844" style="-webkit-user-select: none;"><object width="935" height="1210" data="4844/4844.svg" type="image/svg+xml" id="pdf4844" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4844" class="t s1_4844">2-322 </span><span id="t2_4844" class="t s1_4844">Vol. 4 </span>
<span id="t3_4844" class="t s2_4844">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4844" class="t s3_4844">2.17.5 </span><span id="t5_4844" class="t s3_4844">MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t6_4844" class="t s3_4844">Performance Hybrid Architecture </span>
<span id="t7_4844" class="t s4_4844">Table 2-46 lists additional MSRs for 12th and 13th generation Intel Core processors with a CPUID Signature </span>
<span id="t8_4844" class="t s4_4844">DisplayFamily_DisplayModel value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH. Table 2-47 lists the MSRs </span>
<span id="t9_4844" class="t s4_4844">unique to the processor P-core. Table 2-48 lists the MSRs unique to the processor E-core. </span>
<span id="ta_4844" class="t s4_4844">The MSRs listed in Table 2-44 </span>
<span id="tb_4844" class="t s5_4844">1 </span>
<span id="tc_4844" class="t s4_4844">and Table 2-45 are also supported by these processors. For an MSR listed in Table </span>
<span id="td_4844" class="t s4_4844">2-46, Table 2-47, or Table 2-48 that also appears in the model-specific tables of prior generations, Table 2-46, Table </span>
<span id="te_4844" class="t s4_4844">2-47, and Table 2-48 supersede prior generation tables. </span>
<span id="tf_4844" class="t s6_4844">0 </span><span id="tg_4844" class="t s6_4844">CDP_ENABLE </span>
<span id="th_4844" class="t s6_4844">When set to 1, it will enable the code and data </span>
<span id="ti_4844" class="t s6_4844">prioritization for the L2 CAT/Intel RDT feature. </span>
<span id="tj_4844" class="t s6_4844">When set to 0, code and data prioritization is disabled </span>
<span id="tk_4844" class="t s6_4844">for L2 CAT/Intel RDT. See Chapter 18, “Debug, Branch </span>
<span id="tl_4844" class="t s6_4844">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="tm_4844" class="t s6_4844">(Intel® RDT) Features‚” for further details on CDP. </span>
<span id="tn_4844" class="t s6_4844">31:1 </span><span id="to_4844" class="t s6_4844">Reserved </span>
<span id="tp_4844" class="t s6_4844">D10H </span>
<span id="tq_4844" class="t s6_4844">- </span>
<span id="tr_4844" class="t s6_4844">D17H </span>
<span id="ts_4844" class="t s6_4844">3220 </span>
<span id="tt_4844" class="t s6_4844">- </span>
<span id="tu_4844" class="t s6_4844">3351 </span>
<span id="tv_4844" class="t s6_4844">IA32_L2_QOS_MASK_[0-7] </span><span id="tw_4844" class="t s6_4844">Package </span><span id="tx_4844" class="t s6_4844">IA32_CR_L2_QOS_MASK_[0-7] </span>
<span id="ty_4844" class="t s6_4844">Controls MLC (L2) Intel RDT allocation. For more </span>
<span id="tz_4844" class="t s6_4844">details on CAT/RDT, see Chapter 18, “Debug, Branch </span>
<span id="t10_4844" class="t s6_4844">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="t11_4844" class="t s6_4844">(Intel® RDT) Features.” </span>
<span id="t12_4844" class="t s6_4844">19:0 </span><span id="t13_4844" class="t s6_4844">WAYS_MASK </span>
<span id="t14_4844" class="t s6_4844">Setting a 1 in this bit X allows threads with CLOS &lt;n&gt; </span>
<span id="t15_4844" class="t s6_4844">(where N is [0-7]) to allocate to way X in the MLC. </span>
<span id="t16_4844" class="t s6_4844">Ones are only allowed to be written to ways that </span>
<span id="t17_4844" class="t s6_4844">physically exist in the MLC (CPUID.4.2:EBX[31:22] will </span>
<span id="t18_4844" class="t s6_4844">indicate this). </span>
<span id="t19_4844" class="t s6_4844">Writing a 1 to a value beyond the highest way or a </span>
<span id="t1a_4844" class="t s6_4844">non-contiguous set of 1s will cause a #GP on the </span>
<span id="t1b_4844" class="t s6_4844">WRMSR to this MSR. </span>
<span id="t1c_4844" class="t s6_4844">31:20 </span><span id="t1d_4844" class="t s6_4844">Reserved </span>
<span id="t1e_4844" class="t s6_4844">D91H </span><span id="t1f_4844" class="t s6_4844">3473 </span><span id="t1g_4844" class="t s6_4844">IA32_COPY_LOCAL_TO_PLATFORM </span>
<span id="t1h_4844" class="t s7_4844">1 </span>
<span id="t1i_4844" class="t s6_4844">Thread </span><span id="t1j_4844" class="t s6_4844">See Table 2-2. </span>
<span id="t1k_4844" class="t s6_4844">D92H </span><span id="t1l_4844" class="t s6_4844">3474 </span><span id="t1m_4844" class="t s6_4844">IA32_COPY_PLATFORM_TO_LOCAL </span>
<span id="t1n_4844" class="t s7_4844">1 </span>
<span id="t1o_4844" class="t s6_4844">Thread </span><span id="t1p_4844" class="t s6_4844">See Table 2-2. </span>
<span id="t1q_4844" class="t s8_4844">NOTES: </span>
<span id="t1r_4844" class="t s6_4844">1. Further details on Key Locker and usage of this MSR can be found here: </span>
<span id="t1s_4844" class="t s2_4844">https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html </span><span id="t1t_4844" class="t s6_4844">. </span>
<span id="t1u_4844" class="t s6_4844">1. </span><span id="t1v_4844" class="t s6_4844">MSRs at the following addresses are not supported in the 12th and 13th generation Intel Core processor E-core: 30CH, 329H, 541H, </span>
<span id="t1w_4844" class="t s6_4844">and 657H. The MSR at address 657H is not supported in the 12th and 13th generation Intel Core processor P-core. </span>
<span id="t1x_4844" class="t s9_4844">Table 2-45. </span><span id="t1y_4844" class="t s9_4844">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t1z_4844" class="t s9_4844">Microarchitecture </span><span id="t20_4844" class="t s9_4844">(Contd.) </span>
<span id="t21_4844" class="t sa_4844">Register </span>
<span id="t22_4844" class="t sa_4844">Address </span><span id="t23_4844" class="t sa_4844">Register Name / Bit Fields </span><span id="t24_4844" class="t sa_4844">Scope </span><span id="t25_4844" class="t sa_4844">Bit Description </span>
<span id="t26_4844" class="t sa_4844">Hex </span><span id="t27_4844" class="t sa_4844">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
