{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 13:37:42 2019 " "Info: Processing started: Tue Nov 26 13:37:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yinyue -c yinyue " "Info: Command: quartus_sta yinyue -c yinyue" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yinyue.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'yinyue.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk12mhz:inst\|clk_12mhz div_clk12mhz:inst\|clk_12mhz " "Info: create_clock -period 1.000 -name div_clk12mhz:inst\|clk_12mhz div_clk12mhz:inst\|clk_12mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk4hz:inst1\|clk_4hz div_clk4hz:inst1\|clk_4hz " "Info: create_clock -period 1.000 -name div_clk4hz:inst1\|clk_4hz div_clk4hz:inst1\|clk_4hz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_48mhz clk_48mhz " "Info: create_clock -period 1.000 -name clk_48mhz clk_48mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk6mhz:inst2\|clk_6mhz div_clk6mhz:inst2\|clk_6mhz " "Info: create_clock -period 1.000 -name div_clk6mhz:inst2\|clk_6mhz div_clk6mhz:inst2\|clk_6mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name song:inst4\|divider\[0\] song:inst4\|divider\[0\] " "Info: create_clock -period 1.000 -name song:inst4\|divider\[0\] song:inst4\|divider\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk1mhz:inst5\|clk_1mhz div_clk1mhz:inst5\|clk_1mhz " "Info: create_clock -period 1.000 -name div_clk1mhz:inst5\|clk_1mhz div_clk1mhz:inst5\|clk_1mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk1khz:inst6\|clk_1khz div_clk1khz:inst6\|clk_1khz " "Info: create_clock -period 1.000 -name div_clk1khz:inst6\|clk_1khz div_clk1khz:inst6\|clk_1khz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.580 " "Info: Worst-case setup slack is -6.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.580      -146.273 div_clk4hz:inst1\|clk_4hz  " "Info:    -6.580      -146.273 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.732      -232.646 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.732      -232.646 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.347       -73.320 clk_48mhz  " "Info:    -3.347       -73.320 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893       -40.502 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -2.893       -40.502 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426       -13.989 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -2.426       -13.989 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058        -7.005 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.058        -7.005 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 song:inst4\|divider\[0\]  " "Info:     0.000         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.140 " "Info: Worst-case hold slack is -3.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.140       -12.493 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.140       -12.493 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333        -2.333 clk_48mhz  " "Info:    -2.333        -2.333 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568        -1.190 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.568        -1.190 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118         0.000 div_clk1mhz:inst5\|clk_1mhz  " "Info:     0.118         0.000 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 song:inst4\|divider\[0\]  " "Info:     0.383         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.453         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     1.048         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 clk_48mhz  " "Info:    -3.000       -37.201 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -108.551 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.487      -108.551 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.487       -46.097 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.487       -10.409 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.491 song:inst4\|divider\[0\]  " "Info:    -1.487        -1.491 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.070 " "Info: Worst-case setup slack is -6.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.070      -134.903 div_clk4hz:inst1\|clk_4hz  " "Info:    -6.070      -134.903 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.447      -213.264 div_clk12mhz:inst\|clk_12mhz  " "Info:    -3.447      -213.264 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.127       -68.193 clk_48mhz  " "Info:    -3.127       -68.193 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683       -37.562 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -2.683       -37.562 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265       -12.969 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -2.265       -12.969 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890        -5.863 div_clk1khz:inst6\|clk_1khz  " "Info:    -0.890        -5.863 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098         0.000 song:inst4\|divider\[0\]  " "Info:     0.098         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.916 " "Info: Worst-case hold slack is -2.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916       -11.606 div_clk12mhz:inst\|clk_12mhz  " "Info:    -2.916       -11.606 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157        -2.157 clk_48mhz  " "Info:    -2.157        -2.157 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536        -1.226 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.536        -1.226 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 div_clk1mhz:inst5\|clk_1mhz  " "Info:     0.103         0.000 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 song:inst4\|divider\[0\]  " "Info:     0.335         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.401         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     0.984         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -37.201 clk_48mhz  " "Info:    -3.000       -37.201 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -108.551 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.487      -108.551 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.487       -46.097 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.487       -20.818 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -10.409 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.487       -10.409 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.487        -8.922 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.702 song:inst4\|divider\[0\]  " "Info:    -1.487        -1.702 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{song:inst4\|divider\[0\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk6mhz:inst2\|clk_6mhz\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk4hz:inst1\|clk_4hz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1mhz:inst5\|clk_1mhz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -rise_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -fall_to \[get_clocks \{div_clk1khz:inst6\|clk_1khz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{div_clk12mhz:inst\|clk_12mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -rise_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_48mhz\}\] -fall_to \[get_clocks \{clk_48mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.417 " "Info: Worst-case setup slack is -2.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417       -48.409 div_clk4hz:inst1\|clk_4hz  " "Info:    -2.417       -48.409 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004       -54.861 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.004       -54.861 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.823       -17.600 clk_48mhz  " "Info:    -0.823       -17.600 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708        -9.431 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.708        -9.431 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497        -2.907 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -0.497        -2.907 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     0.113         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 song:inst4\|divider\[0\]  " "Info:     0.582         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.409 " "Info: Worst-case hold slack is -1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409        -5.579 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.409        -5.579 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088        -1.088 clk_48mhz  " "Info:    -1.088        -1.088 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -0.464 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -0.238        -0.464 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 div_clk1mhz:inst5\|clk_1mhz  " "Info:     0.031         0.000 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 song:inst4\|divider\[0\]  " "Info:     0.164         0.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 div_clk4hz:inst1\|clk_4hz  " "Info:     0.187         0.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411         0.000 div_clk1khz:inst6\|clk_1khz  " "Info:     0.411         0.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -27.483 clk_48mhz  " "Info:    -3.000       -27.483 clk_48mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -73.000 div_clk12mhz:inst\|clk_12mhz  " "Info:    -1.000       -73.000 div_clk12mhz:inst\|clk_12mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 div_clk4hz:inst1\|clk_4hz  " "Info:    -1.000       -31.000 div_clk4hz:inst1\|clk_4hz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -14.000 div_clk6mhz:inst2\|clk_6mhz  " "Info:    -1.000       -14.000 div_clk6mhz:inst2\|clk_6mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 div_clk1khz:inst6\|clk_1khz  " "Info:    -1.000        -7.000 div_clk1khz:inst6\|clk_1khz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 div_clk1mhz:inst5\|clk_1mhz  " "Info:    -1.000        -6.000 div_clk1mhz:inst5\|clk_1mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 song:inst4\|divider\[0\]  " "Info:    -1.000        -1.000 song:inst4\|divider\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 13:37:50 2019 " "Info: Processing ended: Tue Nov 26 13:37:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
