# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trabajo_V1.0.srcs/sources_1/imports/new/Display_refresh.vhd" \
"../../../../Trabajo_V1.0.srcs/sources_1/new/divisor.vhd" \
"../../../../Trabajo_V1.0.srcs/sim_1/new/Display_refresh_tb.vhd" \

# Do not sort compile order
nosort
