--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf Connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1234 paths analyzed, 114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.523ns.
--------------------------------------------------------------------------------

Paths for end point BPD/count_18 (SLICE_X8Y28.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_5 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.499ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.543 - 0.532)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_5 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.447   BPD/count<6>
                                                       BPD/count_5
    SLICE_X23Y26.C2      net (fanout=2)        0.809   BPD/count<5>
    SLICE_X23Y26.C       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X19Y29.C2      net (fanout=3)        1.391   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X8Y28.B3       net (fanout=12)       1.180   BPD/Mcount_count_val261
    SLICE_X8Y28.CLK      Tas                   0.154   SF14671
                                                       BPD/count_18_rstpot
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (1.119ns logic, 3.380ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_1 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.304ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.543 - 0.534)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_1 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_1
    SLICE_X23Y26.C1      net (fanout=2)        0.614   BPD/count<1>
    SLICE_X23Y26.C       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X19Y29.C2      net (fanout=3)        1.391   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X8Y28.B3       net (fanout=12)       1.180   BPD/Mcount_count_val261
    SLICE_X8Y28.CLK      Tas                   0.154   SF14671
                                                       BPD/count_18_rstpot
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.119ns logic, 3.185ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_12 (FF)
  Destination:          BPD/count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.543 - 0.534)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_12 to BPD/count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.408   BPD/count<13>
                                                       BPD/count_12
    SLICE_X19Y27.D3      net (fanout=2)        0.843   BPD/count<12>
    SLICE_X19Y27.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>1
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C1      net (fanout=3)        1.193   BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X8Y28.B3       net (fanout=12)       1.180   BPD/Mcount_count_val261
    SLICE_X8Y28.CLK      Tas                   0.154   SF14671
                                                       BPD/count_18_rstpot
                                                       BPD/count_18
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.080ns logic, 3.216ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_20 (SLICE_X22Y28.A1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_5 (FF)
  Destination:          BPD/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.245 - 0.252)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_5 to BPD/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.447   BPD/count<6>
                                                       BPD/count_5
    SLICE_X23Y26.C2      net (fanout=2)        0.809   BPD/count<5>
    SLICE_X23Y26.C       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X19Y29.C2      net (fanout=3)        1.391   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X22Y28.A1      net (fanout=12)       1.095   BPD/Mcount_count_val261
    SLICE_X22Y28.CLK     Tas                   0.213   WD/game_status_FSM_FFd2-In46215
                                                       BPD/count_20_rstpot
                                                       BPD/count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.178ns logic, 3.295ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_1 (FF)
  Destination:          BPD/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_1 to BPD/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_1
    SLICE_X23Y26.C1      net (fanout=2)        0.614   BPD/count<1>
    SLICE_X23Y26.C       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X19Y29.C2      net (fanout=3)        1.391   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X22Y28.A1      net (fanout=12)       1.095   BPD/Mcount_count_val261
    SLICE_X22Y28.CLK     Tas                   0.213   WD/game_status_FSM_FFd2-In46215
                                                       BPD/count_20_rstpot
                                                       BPD/count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (1.178ns logic, 3.100ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_12 (FF)
  Destination:          BPD/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.151 - 0.155)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_12 to BPD/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.408   BPD/count<13>
                                                       BPD/count_12
    SLICE_X19Y27.D3      net (fanout=2)        0.843   BPD/count<12>
    SLICE_X19Y27.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>1
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C1      net (fanout=3)        1.193   BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X22Y28.A1      net (fanout=12)       1.095   BPD/Mcount_count_val261
    SLICE_X22Y28.CLK     Tas                   0.213   WD/game_status_FSM_FFd2-In46215
                                                       BPD/count_20_rstpot
                                                       BPD/count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.139ns logic, 3.131ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_21 (SLICE_X21Y30.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_5 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.154 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_5 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.CQ      Tcko                  0.447   BPD/count<6>
                                                       BPD/count_5
    SLICE_X23Y26.C2      net (fanout=2)        0.809   BPD/count<5>
    SLICE_X23Y26.C       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X19Y29.C2      net (fanout=3)        1.391   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X21Y30.B4      net (fanout=12)       0.937   BPD/Mcount_count_val261
    SLICE_X21Y30.CLK     Tas                   0.227   WD/game_status_FSM_FFd1-In51018
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (1.192ns logic, 3.137ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_1 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.134ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.154 - 0.155)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_1 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.CQ      Tcko                  0.447   BPD/count<2>
                                                       BPD/count_1
    SLICE_X23Y26.C1      net (fanout=2)        0.614   BPD/count<1>
    SLICE_X23Y26.C       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>3
    SLICE_X19Y29.C2      net (fanout=3)        1.391   BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X21Y30.B4      net (fanout=12)       0.937   BPD/Mcount_count_val261
    SLICE_X21Y30.CLK     Tas                   0.227   WD/game_status_FSM_FFd1-In51018
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.192ns logic, 2.942ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_12 (FF)
  Destination:          BPD/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.248 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_12 to BPD/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.408   BPD/count<13>
                                                       BPD/count_12
    SLICE_X19Y27.D3      net (fanout=2)        0.843   BPD/count<12>
    SLICE_X19Y27.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>1
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>2
    SLICE_X19Y29.C1      net (fanout=3)        1.193   BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X19Y29.C       Tilo                  0.259   BPD/count<14>
                                                       BPD/Mcount_count_val261_1
    SLICE_X21Y30.B4      net (fanout=12)       0.937   BPD/Mcount_count_val261
    SLICE_X21Y30.CLK     Tas                   0.227   WD/game_status_FSM_FFd1-In51018
                                                       BPD/count_21_rstpot
                                                       BPD/count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.153ns logic, 2.973ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tbc/count_4 (SLICE_X14Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbc/count_4 (FF)
  Destination:          tbc/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbc/count_4 to tbc/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.AQ      Tcko                  0.200   tbc/count<7>
                                                       tbc/count_4
    SLICE_X14Y41.A6      net (fanout=2)        0.026   tbc/count<4>
    SLICE_X14Y41.CLK     Tah         (-Th)    -0.190   tbc/count<7>
                                                       tbc/count_4_rstpot
                                                       tbc/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point tbc/count_7 (SLICE_X14Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tbc/count_7 (FF)
  Destination:          tbc/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tbc/count_7 to tbc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.DQ      Tcko                  0.200   tbc/count<7>
                                                       tbc/count_7
    SLICE_X14Y41.D6      net (fanout=2)        0.026   tbc/count<7>
    SLICE_X14Y41.CLK     Tah         (-Th)    -0.190   tbc/count<7>
                                                       tbc/count_7_rstpot
                                                       tbc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point WD/game_status_FSM_FFd2 (SLICE_X19Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WD/game_status_FSM_FFd1 (FF)
  Destination:          WD/game_status_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WD/game_status_FSM_FFd1 to WD/game_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.CQ      Tcko                  0.198   fsm/current_state_FSM_FFd1
                                                       WD/game_status_FSM_FFd1
    SLICE_X19Y15.C5      net (fanout=4)        0.070   WD/game_status_FSM_FFd1
    SLICE_X19Y15.CLK     Tah         (-Th)    -0.155   fsm/current_state_FSM_FFd1
                                                       WD/game_status_FSM_FFd2-In46598
                                                       WD/game_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.353ns logic, 0.070ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tbc/count<7>/CLK
  Logical resource: tbc/count_4/CK
  Location pin: SLICE_X14Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tbc/count<7>/CLK
  Logical resource: tbc/count_5/CK
  Location pin: SLICE_X14Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.523|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1234 paths, 0 nets, and 218 connections

Design statistics:
   Minimum period:   4.523ns{1}   (Maximum frequency: 221.092MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 21 16:45:30 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



