 /*
    UVE is a free open source software able to automatically generate
    UVM/SystemVerilog testbenches
    Copyright (C) 2012 HES-SO

    This program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program.  If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef CURRENT_VERSION_H
#define CURRENT_VERSION_H

// In this file are defined the different components current versions.

// XML project version
#define XML_PROJECT_VERSION "0.1"

// The VIP global XML version
#define XML_VIP_VERSION "0.1"

// The VIP generated XML version
#define XML_VIP_GENERATED_VERSION "0.1"

/** The applications version BETA YY.MM.DD.x
  * - BETA being optional and self-explanatory.
  * - YY being the year.
  * - MM being the month.
  * - DD being the day.
  * - x being used to number the releases of a single day.
  */
#define UVE_VERSION "14.09.10.1"

#endif // CURRENT_VERSION_H
