// Copyright 2018-2019 Delft University of Technology
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#pragma once

#include <cerata/api.h>

#include <vector>
#include <memory>
#include <utility>
#include <string>

namespace cerata {

std::shared_ptr<Component> GetTypeExpansionComponent() {
  auto w1 = parameter("width", integer(), intl(8));
  auto w2 = parameter("width", integer(), intl(8));
  NodeMap rb;
  rb[w1.get()] = w2.get();
  auto vec = vector("data", w1);
  auto rec = record({field("cerata", vec),
                     field("is", vec),
                     field("awesome", vec)});
  auto str = stream(rec);
  auto data_in = port("data", str, Port::Dir::IN);
  auto data_out = port("data", str->Copy(rb), Port::Dir::OUT);
  auto foo = component("foo", {w1, data_in});
  auto bar = component("bar", {w2, data_out});
  auto top = component("top");
  auto foo_inst = top->Instantiate(foo, "foo");
  auto bar_inst = top->Instantiate(bar, "bar");
  Connect(foo_inst->prt("data"), bar_inst->prt("data"));
  return top;
}

std::shared_ptr<Component> GetArrayToArrayInternalComponent(bool invert = false) {
  auto data = vector(8);

  std::string a = !invert ? "src" : "dst";
  std::string x = !invert ? "dst0" : "src0";
  std::string y = !invert ? "dst1" : "src1";

  auto top_comp = component("top_comp");

  auto a_size = parameter("size", integer(), intl(0));
  auto a_array = port_array("array", data, a_size, invert ? Term::IN : Term::OUT);
  auto a_comp = component(a, {a_size, a_array});
  auto a_inst = top_comp->Instantiate(a_comp);

  auto x_size = parameter("size", integer(), intl(0));
  auto x_array = port_array("array", data, x_size, invert ? Term::OUT : Term::IN);
  auto x_comp = component(x, {x_size, x_array});
  auto x_inst = top_comp->Instantiate(x_comp);

  auto y_size = parameter("size", integer(), intl(0));
  auto y_array = port_array("array", data, y_size, invert ? Term::OUT : Term::IN);
  auto y_comp = component(y, {y_size, y_array});
  auto y_inst = top_comp->Instantiate(y_comp);

  a_inst->prt_arr("array")->Append();
  a_inst->prt_arr("array")->Append();
  a_inst->prt_arr("array")->Append();
  a_inst->prt_arr("array")->Append();

  x_inst->prt_arr("array")->Append();
  x_inst->prt_arr("array")->Append();
  y_inst->prt_arr("array")->Append();
  y_inst->prt_arr("array")->Append();

  if (!invert) {
    Connect(x_inst->prt_arr("array")->node(0), a_inst->prt_arr("array")->node(1));
    Connect(x_inst->prt_arr("array")->node(1), a_inst->prt_arr("array")->node(0));
    Connect(y_inst->prt_arr("array")->node(0), a_inst->prt_arr("array")->node(3));
    Connect(y_inst->prt_arr("array")->node(1), a_inst->prt_arr("array")->node(2));
  } else {
    Connect(a_inst->prt_arr("array")->node(1), x_inst->prt_arr("array")->node(0));
    Connect(a_inst->prt_arr("array")->node(0), x_inst->prt_arr("array")->node(1));
    Connect(a_inst->prt_arr("array")->node(3), y_inst->prt_arr("array")->node(0));
    Connect(a_inst->prt_arr("array")->node(2), y_inst->prt_arr("array")->node(1));
  }

  return top_comp;
}

std::shared_ptr<Component> GetArrayToArrayComponent(bool invert = false) {
  auto data = vector(8);

  auto top_size = parameter("top_size", integer(), intl(0));
  auto top_array = port_array("top_array", data, top_size, invert ? Term::OUT : Term::IN);
  auto top_comp = component("top_comp", {top_size, top_array});

  auto child_size = parameter("child_size", integer(), intl(0));
  auto child_array = port_array("child_array", data, child_size, invert ? Term::OUT : Term::IN);
  auto child_comp = component("child_comp", {child_size, child_array});
  auto child_inst = top_comp->Instantiate(child_comp);

  if (invert) {
    child_inst->prt_arr("child_array")->Append();
    top_array->Append();
    top_array->Append();
    Connect(top_array->node(0), child_inst->prt_arr("child_array")->node(0));
    Connect(top_array->node(1), child_inst->prt_arr("child_array")->node(0));
  } else {
    child_inst->prt_arr("child_array")->Append();
    child_inst->prt_arr("child_array")->Append();
    top_array->Append();
    Connect(child_inst->prt_arr("child_array")->node(0), top_array->node(0));
    Connect(child_inst->prt_arr("child_array")->node(1), top_array->node(0));
  }
  return top_comp;
}

std::shared_ptr<Component> GetTypeConvComponent() {
  auto t_wide = vector(4);
  auto t_narrow = vector(2);
  // Flat indices:
  auto tA = record("rec_A", {  // 0
      field("q", t_wide),      // 1
      field("r", t_narrow),    // 2
      field("s", t_narrow),    // 3
      field("t", t_wide),      // 4
  });

  auto tB = record("rec_B", {  // 0
      field("u", t_wide),      // 1
      field("v", t_narrow),    // 2
      field("w", t_narrow),    // 3
      field("x", t_wide),      // 4
  });

  // Create a type mapping from tA to tE
  auto mapper = std::make_shared<TypeMapper>(tA.get(), tB.get());
  mapper->Add(0, 0);
  mapper->Add(1, 2).Add(1, 3);
  mapper->Add(3, 1);
  mapper->Add(2, 1);
  mapper->Add(4, 4);
  tA->AddMapper(mapper);

  // Ports
  auto pA = port("A", tA, Port::OUT);
  auto pB = port("B", tB, Port::IN);

  // Components and instantiations
  auto top = component("top");
  auto x_comp = component("X", {pA});
  auto y_comp = component("Y", {pB});
  auto x = top->Instantiate(x_comp);
  auto y = top->Instantiate(y_comp);

  // Connect ports
  Connect(y->prt("B"), x->prt("A"));

  return top;
}

std::shared_ptr<Component> GetStreamConcatComponent() {
  // Flat indices:
  auto tA = stream("split",                  // 0
                   record("a", {             // 1
                       field("other",
                             bit()),         // 2
                       field("child",
                             stream("se",    // 3
                                    bit()))  // 4
                   }));

  auto tB = stream("concat",  // 0
                   "data",
                   bit());    // 1


  auto tC = stream("concat",  // 0
                   "data",
                   bit());    // 1

  // Create a type mapping from tA to tB
  auto mapperB = std::make_shared<TypeMapper>(tA.get(), tB.get());
  mapperB->Add(0, 0);
  mapperB->Add(2, 1);
  mapperB->Add(3, 0);
  mapperB->Add(4, 1);
  tA->AddMapper(mapperB);

  // Create a type mapping from tA to tC
  auto mapperC = std::make_shared<TypeMapper>(tA.get(), tC.get());
  mapperC->Add(0, 0);
  mapperC->Add(2, 1);
  mapperC->Add(3, 0);
  mapperC->Add(4, 1);
  tA->AddMapper(mapperC);

  // Ports
  auto pA0 = port("A0", tA, Port::OUT);
  auto pA1 = port("A1", tA, Port::OUT);
  auto pB = port("B", tB, Port::OUT);
  auto pC = port("C", tC, Port::OUT);

  // Components and instantiations
  auto x_comp = component("X", {pA0, pA1});
  auto y_comp = component("Y", {pB, pC});
  y_comp->meta()[vhdl::meta::PRIMITIVE] = "true";
  y_comp->meta()[vhdl::meta::LIBRARY] = "test";
  y_comp->meta()[vhdl::meta::PACKAGE] = "test";
  auto y = x_comp->Instantiate(y_comp);

  // Connect ports
  Connect(x_comp->prt("A0"), y->prt("B"));
  Connect(x_comp->prt("A1"), y->prt("C"));

  return x_comp;
}

std::shared_ptr<Component> GetAllPortTypesComponent() {
  auto r_type = record("rec", {
      field("a", vector(8)),
      field("b", vector(32))
  });
  auto s_type = stream("stream", vector(16));

  auto clk_domain = ClockDomain::Make("domain0");
  auto clk_port = port("clk", bit(), Port::IN, clk_domain);
  auto rst_port = port("reset", bit(), Port::IN, clk_domain);
  auto b_port = port("some_bool", boolean(), Port::OUT);
  auto v_port = port("some_vector", vector(64), Port::IN);
  auto r_port = port("some_record", r_type, Port::OUT);
  auto s_port = port("some_port", s_type, Port::IN);

  auto par = parameter("depth", integer(), intl(16));

  auto a_type = component("a", {par, clk_port, rst_port, b_port, v_port, r_port, s_port});

  return a_type;
}

std::shared_ptr<Component> GetExampleDesign() {
  // A top-level parameter node.
  auto top_width = parameter("width");
  // The top-level component.
  auto top = component("top", {top_width});
  // A parameter node.
  auto x_width = parameter("width");

  // A type using the parameter node as generic.
  auto rec = record({field("foo", bit()),
                     field("bar", vector(x_width)),
                     field("parent", stream("child", stream("data", vector(32))))});

  // A size parameter for the port array.
  auto size = parameter("array_size", 0);

  // A component declaration using all of the above.
  auto x = component("x", {x_width,
                           size,
                           port_array("a", rec, size, Port::IN)});

  // Another parameter for the next component.
  auto y_width = parameter("width");
  // Another component. The record type is rebound to use the new parameter as generic.
  auto y = component("y", {y_width,
                           port("b", (*rec)({y_width}), Port::OUT)});

  // Instantiate one X component.
  auto xi = top->Instantiate(x);
  Connect(xi->GetNode("width"), top->GetNode("width"));

  // Instantiate three Y components.
  for (int i = 0; i < 3; i++) {
    auto yi = top->Instantiate(y);
    Connect(yi->GetNode("width"), top->GetNode("width"));
    // Append the port array "a" on X, and source it with port "b" of the new Y instance.
    xi->prt_arr("a")->Append() <<= yi->prt("b");
  }
  return top;
}

std::shared_ptr<Component> GetExampleDesign2() {
  // Generate a bunch of components randomly containing some output.
  std::vector<std::shared_ptr<Component>> random_components;
  for (int i = 0; i < 3; i++) {
    // Another parameter for the next component.
    auto comp = component("RandomComp" + std::to_string(i), {port("clk", bit(), Port::IN)});
    if (std::rand() % 2 == 1) {
      comp->Add(port("o", bit(), Port::OUT));
    }
    random_components.push_back(comp);
  }

  // Instantiate the top level.
  auto top = component("top", {port("clk", bit(), Port::IN)});
  int j = 0;
  for (int i = 0; i < 3; i++) {
    // Instantiate every random component.
    auto inst = top->Instantiate(random_components[i]);
    Connect(inst->prt("clk"), top->prt("clk"));
    // Check if it has a port we'd also want to expose at the top-level.
    if (inst->Has("o")) {
      auto top_port = port("o" + std::to_string(j), bit(), Port::OUT);
      top_port <<= inst->Get<Port>("o");
      top->Add(top_port);
      j++;
    }
  }

  return top;
}

}  // namespace cerata
