$date
	Sun Oct 26 19:12:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module BarrelShifter_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 8 " data_in [7:0] $end
$var reg 1 # dir $end
$var reg 3 $ shift [2:0] $end
$scope module uut $end
$var wire 8 % data_in [7:0] $end
$var wire 1 # dir $end
$var wire 3 & shift [2:0] $end
$var reg 8 ' data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110000 '
b0 &
b11110000 %
b0 $
0#
b11110000 "
b11110000 !
$end
#10
b1111000 !
b1111000 '
b1 $
b1 &
#20
b111100 !
b111100 '
b10 $
b10 &
#30
b11110 !
b11110 '
b11 $
b11 &
#40
b1111 !
b1111 '
1#
b100 $
b100 &
#50
b11110 !
b11110 '
b101 $
b101 &
#60
b111100 !
b111100 '
b110 $
b110 &
#70
b1111000 !
b1111000 '
b111 $
b111 &
#80
b1100110 !
b1100110 '
0#
b1 $
b1 &
b11001100 "
b11001100 %
#90
b1111100 !
b1111100 '
1#
b10 $
b10 &
b11111 "
b11111 %
#100
b1010101 !
b1010101 '
0#
b11 $
b11 &
b10101010 "
b10101010 %
#110
b10101010 !
b10101010 '
1#
b0 $
b0 &
#120
