Analysis & Synthesis report for mipspipeline
Wed Dec 13 18:17:53 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated
 14. Source assignments for memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated
 15. Parameter Settings for User Entity Instance: meminst:ifmem|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: regifid:ifid_pipeline
 17. Parameter Settings for User Entity Instance: breg:idbreg
 18. Parameter Settings for User Entity Instance: regidex:idex_pipeline
 19. Parameter Settings for User Entity Instance: ula:exula
 20. Parameter Settings for User Entity Instance: regexmem:exmem_pipeline
 21. Parameter Settings for User Entity Instance: memdados:mem_memdados|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: regmemwb:memwb_pipeline
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "mux4:wbmux4"
 25. Port Connectivity Checks: "regexmem:exmem_pipeline"
 26. Port Connectivity Checks: "ula:exula"
 27. Port Connectivity Checks: "somador:SUBTRATOR_EX"
 28. Port Connectivity Checks: "somador:exsomador"
 29. Port Connectivity Checks: "mux4:exmux4_indice"
 30. Port Connectivity Checks: "mux2:exmux2_1"
 31. Port Connectivity Checks: "mux2:exmux2_jalr"
 32. Port Connectivity Checks: "regidex:idex_pipeline"
 33. Port Connectivity Checks: "somador:ifsomador"
 34. Port Connectivity Checks: "mux4:ifmux4"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 13 18:17:53 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mipspipeline                                    ;
; Top-level Entity Name              ; mipspipeline                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,781                                           ;
;     Total combinational functions  ; 2,562                                           ;
;     Dedicated logic registers      ; 1,426                                           ;
; Total registers                    ; 1426                                            ;
; Total pins                         ; 399                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; mipspipeline       ; mipspipeline       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; mipspipeline.vhd                 ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/mipspipeline.vhd                 ;         ;
; mux4.vhd                         ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/mux4.vhd                         ;         ;
; pc.vhd                           ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/pc.vhd                           ;         ;
; meminst.vhd                      ; yes             ; Auto-Found Wizard-Generated File       ; E:/faculdade/5º_semestre/final de tudo/meminst.vhd                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_egb1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/faculdade/5º_semestre/final de tudo/db/altsyncram_egb1.tdf           ;         ;
; test.hex                         ; yes             ; Auto-Found Memory Initialization File  ; E:/faculdade/5º_semestre/final de tudo/test.hex                         ;         ;
; somador.vhd                      ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/somador.vhd                      ;         ;
; regifid.vhd                      ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/regifid.vhd                      ;         ;
; controle.vhd                     ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/controle.vhd                     ;         ;
; breg.vhd                         ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/breg.vhd                         ;         ;
; regidex.vhd                      ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/regidex.vhd                      ;         ;
; mux2.vhd                         ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/mux2.vhd                         ;         ;
; comparador.vhd                   ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/comparador.vhd                   ;         ;
; ula.vhd                          ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/ula.vhd                          ;         ;
; regexmem.vhd                     ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/regexmem.vhd                     ;         ;
; memdados.vhd                     ; yes             ; Auto-Found Wizard-Generated File       ; E:/faculdade/5º_semestre/final de tudo/memdados.vhd                     ;         ;
; db/altsyncram_18d1.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/faculdade/5º_semestre/final de tudo/db/altsyncram_18d1.tdf           ;         ;
; mif_dados.mif                    ; yes             ; Auto-Found Memory Initialization File  ; E:/faculdade/5º_semestre/final de tudo/mif_dados.mif                    ;         ;
; regmemwb.vhd                     ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/regmemwb.vhd                     ;         ;
; conversor7seg.vhd                ; yes             ; Auto-Found VHDL File                   ; E:/faculdade/5º_semestre/final de tudo/conversor7seg.vhd                ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,781 ;
;                                             ;       ;
; Total combinational functions               ; 2562  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2118  ;
;     -- 3 input functions                    ; 328   ;
;     -- <=2 input functions                  ; 116   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2413  ;
;     -- arithmetic mode                      ; 149   ;
;                                             ;       ;
; Total registers                             ; 1426  ;
;     -- Dedicated logic registers            ; 1426  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 399   ;
; Total memory bits                           ; 16384 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1490  ;
; Total fan-out                               ; 14566 ;
; Average fan-out                             ; 3.27  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
; |mipspipeline                             ; 2562 (5)          ; 1426 (0)     ; 16384       ; 0            ; 0       ; 0         ; 399  ; 0            ; |mipspipeline                                                                                      ; work         ;
;    |Controle:idcontrole|                  ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|Controle:idcontrole                                                                  ; work         ;
;    |breg:idbreg|                          ; 1327 (1327)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|breg:idbreg                                                                          ; work         ;
;    |comparador:idcomparador|              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|comparador:idcomparador                                                              ; work         ;
;    |conversor7seg:conversor_0|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_0                                                            ; work         ;
;    |conversor7seg:conversor_1|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_1                                                            ; work         ;
;    |conversor7seg:conversor_2|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_2                                                            ; work         ;
;    |conversor7seg:conversor_3|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_3                                                            ; work         ;
;    |conversor7seg:conversor_4|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_4                                                            ; work         ;
;    |conversor7seg:conversor_5|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_5                                                            ; work         ;
;    |conversor7seg:conversor_6|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_6                                                            ; work         ;
;    |conversor7seg:conversor_7|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|conversor7seg:conversor_7                                                            ; work         ;
;    |memdados:mem_memdados|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|memdados:mem_memdados                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|memdados:mem_memdados|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_18d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated ; work         ;
;    |meminst:ifmem|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|meminst:ifmem                                                                        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|meminst:ifmem|altsyncram:altsyncram_component                                        ; work         ;
;          |altsyncram_egb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated         ; work         ;
;    |mux2:exmux2_1|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|mux2:exmux2_1                                                                        ; work         ;
;    |mux2:exmux2_2|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|mux2:exmux2_2                                                                        ; work         ;
;    |mux4:exmux4_indice|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|mux4:exmux4_indice                                                                   ; work         ;
;    |mux4:ifmux4|                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|mux4:ifmux4                                                                          ; work         ;
;    |mux4:mux4_saida_FPGA|                 ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|mux4:mux4_saida_FPGA                                                                 ; work         ;
;    |mux4:wbmux4|                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|mux4:wbmux4                                                                          ; work         ;
;    |pc:ifpc|                              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|pc:ifpc                                                                              ; work         ;
;    |regexmem:exmem_pipeline|              ; 0 (0)             ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|regexmem:exmem_pipeline                                                              ; work         ;
;    |regidex:idex_pipeline|                ; 0 (0)             ; 129 (129)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|regidex:idex_pipeline                                                                ; work         ;
;    |regifid:ifid_pipeline|                ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|regifid:ifid_pipeline                                                                ; work         ;
;    |regmemwb:memwb_pipeline|              ; 0 (0)             ; 104 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|regmemwb:memwb_pipeline                                                              ; work         ;
;    |somador:SUBTRATOR_EX|                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|somador:SUBTRATOR_EX                                                                 ; work         ;
;    |somador:exsomador|                    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|somador:exsomador                                                                    ; work         ;
;    |somador:ifsomador|                    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|somador:ifsomador                                                                    ; work         ;
;    |ula:exula|                            ; 770 (770)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipspipeline|ula:exula                                                                            ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; mif_dados.mif ;
; meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; test.hex      ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mipspipeline|meminst:ifmem         ; E:/faculdade/5º_semestre/final de tudo/meminst.vhd  ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |mipspipeline|memdados:mem_memdados ; E:/faculdade/5º_semestre/final de tudo/memdados.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+------------------------------------------------+-------------------------------------------------+
; Register name                                  ; Reason for Removal                              ;
+------------------------------------------------+-------------------------------------------------+
; regidex:idex_pipeline|sign_ext_imm_out[11]     ; Merged with regidex:idex_pipeline|reg_rd_out[0] ;
; regidex:idex_pipeline|sign_ext_imm_out[12]     ; Merged with regidex:idex_pipeline|reg_rd_out[1] ;
; regidex:idex_pipeline|sign_ext_imm_out[13]     ; Merged with regidex:idex_pipeline|reg_rd_out[2] ;
; regidex:idex_pipeline|sign_ext_imm_out[14]     ; Merged with regidex:idex_pipeline|reg_rd_out[3] ;
; regidex:idex_pipeline|sign_ext_imm_out[15..31] ; Merged with regidex:idex_pipeline|reg_rd_out[4] ;
; regidex:idex_pipeline|sign_ext_imm_out[6]      ; Merged with regidex:idex_pipeline|shamnt_out[0] ;
; regidex:idex_pipeline|sign_ext_imm_out[7]      ; Merged with regidex:idex_pipeline|shamnt_out[1] ;
; regidex:idex_pipeline|sign_ext_imm_out[8]      ; Merged with regidex:idex_pipeline|shamnt_out[2] ;
; regidex:idex_pipeline|sign_ext_imm_out[9]      ; Merged with regidex:idex_pipeline|shamnt_out[3] ;
; regidex:idex_pipeline|sign_ext_imm_out[10]     ; Merged with regidex:idex_pipeline|shamnt_out[4] ;
; Total Number of Removed Registers = 26         ;                                                 ;
+------------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1426  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mipspipeline|mux4:ifmux4|Mux31         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |mipspipeline|mux4:ifmux4|Mux4          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mipspipeline|mux4:wbmux4|Mux22         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mipspipeline|mux4:mux4_saida_FPGA|Mux4 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |mipspipeline|mux4:exmux4_indice|Mux30  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |mipspipeline|ula:exula|Add0            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |mipspipeline|ula:exula|Add0            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |mipspipeline|breg:idbreg|Mux31         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |mipspipeline|breg:idbreg|Mux32         ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; No         ; |mipspipeline|Controle:idcontrole|Mux7  ;
; 23:1               ; 7 bits    ; 105 LEs       ; 56 LEs               ; 49 LEs                 ; No         ; |mipspipeline|ula:exula|Mux12           ;
; 22:1               ; 7 bits    ; 98 LEs        ; 63 LEs               ; 35 LEs                 ; No         ; |mipspipeline|ula:exula|Mux23           ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |mipspipeline|ula:exula|Mux7            ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |mipspipeline|ula:exula|Mux24           ;
; 25:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |mipspipeline|ula:exula|Mux2            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |mipspipeline|ula:exula|Mux28           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: meminst:ifmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; test.hex             ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_egb1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regifid:ifid_pipeline ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; wsize          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: breg:idbreg ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; wsize          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regidex:idex_pipeline ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; wsize          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula:exula ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; wsize          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regexmem:exmem_pipeline ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wsize          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memdados:mem_memdados|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; mif_dados.mif        ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_18d1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regmemwb:memwb_pipeline ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; wsize          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; meminst:ifmem|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memdados:mem_memdados|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "mux4:wbmux4" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; d    ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regexmem:exmem_pipeline"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_read_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ula:exula"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ovfl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "somador:SUBTRATOR_EX" ;
+----------+-------+----------+--------------------+
; Port     ; Type  ; Severity ; Details            ;
+----------+-------+----------+--------------------+
; b[31..3] ; Input ; Info     ; Stuck at VCC       ;
; b[2..0]  ; Input ; Info     ; Stuck at GND       ;
+----------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "somador:exsomador" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux4:exmux4_indice"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; a[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; c[4..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; z[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "mux2:exmux2_1"  ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..5] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux2:exmux2_jalr" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; a[31..5] ; Input ; Info     ; Stuck at GND   ;
; b[4..0]  ; Input ; Info     ; Stuck at VCC   ;
; b[31..5] ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regidex:idex_pipeline"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; beq_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bne_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "somador:ifsomador" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; b[31..3] ; Input ; Info     ; Stuck at GND    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND    ;
; b[2]     ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "mux4:ifmux4"   ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; c[1..0] ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 13 18:17:43 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipspipeline -c mipspipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/ula.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/somador.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/seven_seg_display.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/regmemwb.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/regifid.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/regidex.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/regexmem.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/pc.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/mux4.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/mux2.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/mipspipeline_tb.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/mipspipeline.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/meminst.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/memdados.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/conversor7seg.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/controle.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/comparador.vhd is missing
Warning (12019): Can't analyze file -- file ../../Users/Guilherme/Desktop/PROJETO OAC/breg.vhd is missing
Warning (12125): Using design file mipspipeline.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mipspipeline-mipspipeline_arch
    Info (12023): Found entity 1: mipspipeline
Info (12127): Elaborating entity "mipspipeline" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mipspipeline.vhd(272): object "exe_beq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipspipeline.vhd(273): object "exe_bne" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipspipeline.vhd(274): object "zero" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipspipeline.vhd(275): object "ovfl" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mipspipeline.vhd(280): object "read_data" assigned a value but never read
Warning (12125): Using design file mux4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux4-mux4_arch
    Info (12023): Found entity 1: mux4
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:ifmux4"
Warning (10492): VHDL Process Statement warning at mux4.vhd(27): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux4.vhd(29): signal "D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pc-pc_arch
    Info (12023): Found entity 1: pc
Info (12128): Elaborating entity "PC" for hierarchy "PC:ifpc"
Warning (12125): Using design file meminst.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: meminst-SYN
    Info (12023): Found entity 1: meminst
Info (12128): Elaborating entity "meminst" for hierarchy "meminst:ifmem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "meminst:ifmem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "meminst:ifmem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "meminst:ifmem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "test.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egb1.tdf
    Info (12023): Found entity 1: altsyncram_egb1
Info (12128): Elaborating entity "altsyncram_egb1" for hierarchy "meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated"
Warning (12125): Using design file somador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: somador-somador_arch
    Info (12023): Found entity 1: somador
Info (12128): Elaborating entity "somador" for hierarchy "somador:ifsomador"
Warning (12125): Using design file regifid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: regifid-regifid
    Info (12023): Found entity 1: regifid
Info (12128): Elaborating entity "regifid" for hierarchy "regifid:ifid_pipeline"
Warning (12125): Using design file controle.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Controle-Controle_arch
    Info (12023): Found entity 1: Controle
Info (12128): Elaborating entity "controle" for hierarchy "controle:idcontrole"
Warning (12125): Using design file breg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: breg-behavioral
    Info (12023): Found entity 1: breg
Info (12128): Elaborating entity "breg" for hierarchy "breg:idbreg"
Warning (12125): Using design file regidex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: regidex-regidex_arch
    Info (12023): Found entity 1: regidex
Info (12128): Elaborating entity "regidex" for hierarchy "regidex:idex_pipeline"
Warning (12125): Using design file mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux2-mux2_arch
    Info (12023): Found entity 1: mux2
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:exmux2_jalr"
Warning (12125): Using design file comparador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparador-comparador_arch
    Info (12023): Found entity 1: comparador
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:idcomparador"
Warning (12125): Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ula-ula_arch
    Info (12023): Found entity 1: ula
Info (12128): Elaborating entity "ula" for hierarchy "ula:exula"
Warning (10036): Verilog HDL or VHDL warning at ula.vhd(17): object "tmp" assigned a value but never read
Warning (12125): Using design file regexmem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: regexmem-regexmem_arch
    Info (12023): Found entity 1: regexmem
Info (12128): Elaborating entity "regexmem" for hierarchy "regexmem:exmem_pipeline"
Warning (12125): Using design file memdados.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: memdados-SYN
    Info (12023): Found entity 1: memdados
Info (12128): Elaborating entity "memdados" for hierarchy "memdados:mem_memdados"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memdados:mem_memdados|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memdados:mem_memdados|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memdados:mem_memdados|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "init_file" = "mif_dados.mif"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_18d1.tdf
    Info (12023): Found entity 1: altsyncram_18d1
Info (12128): Elaborating entity "altsyncram_18d1" for hierarchy "memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated"
Warning (12125): Using design file regmemwb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: regmemwb-regmemwb_arch
    Info (12023): Found entity 1: regmemwb
Info (12128): Elaborating entity "regmemwb" for hierarchy "regmemwb:memwb_pipeline"
Warning (12125): Using design file conversor7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: conversor7seg-conversor7seg_arch
    Info (12023): Found entity 1: conversor7seg
Info (12128): Elaborating entity "conversor7seg" for hierarchy "conversor7seg:conversor_7"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4451 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 396 output pins
    Info (21061): Implemented 3988 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 537 megabytes
    Info: Processing ended: Wed Dec 13 18:17:53 2017
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


