0.6
2019.2
Nov  6 2019
21:57:16
D:/work/vivado/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sim_1/new/testbench.sv,1617237822,systemVerilog,,,,testbench,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/adder.sv,1616631340,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/aludec.sv,,adder,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/alu.sv,1616632687,verilog,,,,alu,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/aludec.sv,1616034849,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/controller.sv,1616631464,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/datapath.sv,,controller,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/datapath.sv,1616038947,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/dmem.sv,,datapath,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/dmem.sv,1617237447,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/flopr.sv,,dmem,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/flopr.sv,1616631244,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/imem.sv,,flopr,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/imem.sv,1617237498,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/maindec.sv,,imem,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/maindec.sv,1616033826,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/mips.sv,,maindec,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/mips.sv,1616033501,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/mux2.sv,,mips,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/mux2.sv,1616632476,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/regfile.sv,,mux2,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/regfile.sv,1616630934,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/s12.sv,,regfile,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/s12.sv,1616631397,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/signext.sv,,s12,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/signext.sv,1616631013,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sources_1/new/top.sv,,signext,,,,,,,,
D:/work/vivado/project_2/project_2.srcs/sources_1/new/top.sv,1617237358,systemVerilog,,D:/work/vivado/project_2/project_2.srcs/sim_1/new/testbench.sv,,top,,,,,,,,
