git clone --depth 1 --no-tags https://github.com/sidlathar/matrix-multiplication-slathar.git f:/verilog_sva_gh_scraper/data/full_repos/203206061
git clone --depth 1 --no-tags https://github.com/makinteract/VerilogExamples.git f:/verilog_sva_gh_scraper/data/full_repos/203526788
git clone --depth 1 --no-tags https://github.com/450571066/CMPEN_331.git f:/verilog_sva_gh_scraper/data/full_repos/198601509
git clone --depth 1 --no-tags https://github.com/CloutPulsar/Computer-Architecture-and-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/199555730
git clone --depth 1 --no-tags https://github.com/wangme88/Space-Invader-.git f:/verilog_sva_gh_scraper/data/full_repos/206177079
git clone --depth 1 --no-tags https://github.com/AntonGvozdev/DAVIS240C_interface.git f:/verilog_sva_gh_scraper/data/full_repos/206301883
git clone --depth 1 --no-tags https://github.com/KingFrige/duh-learn.git f:/verilog_sva_gh_scraper/data/full_repos/205695927
git clone --depth 1 --no-tags https://github.com/LSCC-Common/ModelZoo-1.git f:/verilog_sva_gh_scraper/data/full_repos/205058352
git clone --depth 1 --no-tags https://github.com/leonardorodriguesds/Laboratorio-2-ULA-OAC-UnB.git f:/verilog_sva_gh_scraper/data/full_repos/204915275
git clone --depth 1 --no-tags https://github.com/yunfan1u/VLSI-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/204730805
git clone --depth 1 --no-tags https://github.com/sinyaHONG/Peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/202647821
git clone --depth 1 --no-tags https://github.com/omicronns/zybo-hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/202689439
git clone --depth 1 --no-tags https://github.com/harryd13/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/200965445
git clone --depth 1 --no-tags https://github.com/andrewlrobertson/CSC-CPE-142.git f:/verilog_sva_gh_scraper/data/full_repos/203852039
git clone --depth 1 --no-tags https://github.com/wangqinNick/VoiceScope.git f:/verilog_sva_gh_scraper/data/full_repos/204005212
git clone --depth 1 --no-tags https://github.com/ChandiniKapa/Audio-Interfacing-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/203201883
git clone --depth 1 --no-tags https://github.com/coryd5456/Getting-a-better-understanding-of-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/201374181
git clone --depth 1 --no-tags https://github.com/h20man13/Verilog-Soft-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/202954119
git clone --depth 1 --no-tags https://github.com/tsengs0/SimpleSDRAM_Controller-.git f:/verilog_sva_gh_scraper/data/full_repos/210145422
git clone --depth 1 --no-tags https://github.com/CompArchFA19/in-class.git f:/verilog_sva_gh_scraper/data/full_repos/209047112
git clone --depth 1 --no-tags https://github.com/DarkKowalski/fpga-odds-and-ends.git f:/verilog_sva_gh_scraper/data/full_repos/208595647
git clone --depth 1 --no-tags https://github.com/Ali-AlRawaf/Verilog-Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/208654423
git clone --depth 1 --no-tags https://github.com/vishalgoyall/L2_Norm_HW.git f:/verilog_sva_gh_scraper/data/full_repos/210092392
git clone --depth 1 --no-tags https://github.com/ryancor/FPGA-ClkDivider.git f:/verilog_sva_gh_scraper/data/full_repos/209853110
git clone --depth 1 --no-tags https://github.com/cherrrryq/serial-transmission.git f:/verilog_sva_gh_scraper/data/full_repos/201871465
git clone --depth 1 --no-tags https://github.com/Alexshu1030/Stratigo.git f:/verilog_sva_gh_scraper/data/full_repos/200119921
git clone --depth 1 --no-tags https://github.com/kalpraj2/Reduced-Instruction-Set-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/199288589
git clone --depth 1 --no-tags https://github.com/haosong830/cs552.git f:/verilog_sva_gh_scraper/data/full_repos/197513144
git clone --depth 1 --no-tags https://github.com/ItyPa/UART.git f:/verilog_sva_gh_scraper/data/full_repos/198480654
git clone --depth 1 --no-tags https://github.com/tocisz/verilog-vesa-ca.git f:/verilog_sva_gh_scraper/data/full_repos/197457934
git clone --depth 1 --no-tags https://github.com/digital-design-hq/Addressable-LED-Controller-Peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/197986289
git clone --depth 1 --no-tags https://github.com/MattBJ/32_Bit_Risc_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/203890357
git clone --depth 1 --no-tags https://github.com/piyuhg/UART_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/206066026
git clone --depth 1 --no-tags https://github.com/Ahish9009/VLSI-Lab-1.git f:/verilog_sva_gh_scraper/data/full_repos/206125691
git clone --depth 1 --no-tags https://github.com/afonsus1997/SEC-Classes.git f:/verilog_sva_gh_scraper/data/full_repos/208803333
git clone --depth 1 --no-tags https://github.com/julloa12/ROACH2_PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/206659932
git clone --depth 1 --no-tags https://github.com/Leequo94/base_ip_lib.git f:/verilog_sva_gh_scraper/data/full_repos/207259082
git clone --depth 1 --no-tags https://github.com/zjjxwhh/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/206991522
git clone --depth 1 --no-tags https://github.com/programmingisart/verilog_fpga_i2c.git f:/verilog_sva_gh_scraper/data/full_repos/208254914
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-memmap430.git f:/verilog_sva_gh_scraper/data/full_repos/208071242
git clone --depth 1 --no-tags https://github.com/zshi0616/DPU.git f:/verilog_sva_gh_scraper/data/full_repos/197506347
git clone --depth 1 --no-tags https://github.com/LouWenT/FIFO_Asynch.git f:/verilog_sva_gh_scraper/data/full_repos/203164149
git clone --depth 1 --no-tags https://github.com/JYBian/PipelineCPU.git f:/verilog_sva_gh_scraper/data/full_repos/207219302
git clone --depth 1 --no-tags https://github.com/LeeSH825/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/207577872
git clone --depth 1 --no-tags https://github.com/liotahuf/project_k_means.git f:/verilog_sva_gh_scraper/data/full_repos/199996580
git clone --depth 1 --no-tags https://github.com/fondachau/CPEN211-SIMPLE-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/205133014
git clone --depth 1 --no-tags https://github.com/jfslmarco/IC_contest.git f:/verilog_sva_gh_scraper/data/full_repos/205199295
git clone --depth 1 --no-tags https://github.com/PhillipWu95/Misc_FPGA_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/205690074
git clone --depth 1 --no-tags https://github.com/Baranowski/XC3S500E_binary_to_decimal.git f:/verilog_sva_gh_scraper/data/full_repos/207106003
git clone --depth 1 --no-tags https://github.com/joao-guilherme/LAOCII.git f:/verilog_sva_gh_scraper/data/full_repos/206912662
git clone --depth 1 --no-tags https://github.com/nimit708/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/207067935
git clone --depth 1 --no-tags https://github.com/sheild21/I2C_Project.git f:/verilog_sva_gh_scraper/data/full_repos/197352700
git clone --depth 1 --no-tags https://github.com/victoriaogomes/SD-Prob2.git f:/verilog_sva_gh_scraper/data/full_repos/197986034
git clone --depth 1 --no-tags https://github.com/halesahinn/Microprosseor-Controller-Instructions.git f:/verilog_sva_gh_scraper/data/full_repos/198040362
git clone --depth 1 --no-tags https://github.com/ChampionNan/COD-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/197184353
git clone --depth 1 --no-tags https://github.com/lab85-ru/VGA_TXT_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/200548438
git clone --depth 1 --no-tags https://github.com/kekeyingBIT/AD1_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/198964096
git clone --depth 1 --no-tags https://github.com/hamedfarahi1/testsrc.git f:/verilog_sva_gh_scraper/data/full_repos/199052716
git clone --depth 1 --no-tags https://github.com/gabsmoreira/AdvancedEmbeddedSystems.git f:/verilog_sva_gh_scraper/data/full_repos/201137454
git clone --depth 1 --no-tags https://github.com/limxx518/EE4301-labs.git f:/verilog_sva_gh_scraper/data/full_repos/202613903
git clone --depth 1 --no-tags https://github.com/SoyaManabe/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/204711874
git clone --depth 1 --no-tags https://github.com/PrernaAnand/ECE241-Project---Sudoku.git f:/verilog_sva_gh_scraper/data/full_repos/205002755
git clone --depth 1 --no-tags https://github.com/meihei3/FPGA-tools.git f:/verilog_sva_gh_scraper/data/full_repos/204856668
git clone --depth 1 --no-tags https://github.com/mi-and-core/ririhello.git f:/verilog_sva_gh_scraper/data/full_repos/204486128
git clone --depth 1 --no-tags https://github.com/lois-lee/ASIC.git f:/verilog_sva_gh_scraper/data/full_repos/209425292
git clone --depth 1 --no-tags https://github.com/spypaul/Paulaga-Retro-Video-Game.git f:/verilog_sva_gh_scraper/data/full_repos/210176732
git clone --depth 1 --no-tags https://github.com/spypaul/Keyboard-Reader.git f:/verilog_sva_gh_scraper/data/full_repos/210171131
git clone --depth 1 --no-tags https://github.com/Vignesh-Sairaj/Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/206165898
git clone --depth 1 --no-tags https://github.com/cloveen/KotAGH.git f:/verilog_sva_gh_scraper/data/full_repos/205934718
git clone --depth 1 --no-tags https://github.com/Rohit2706/Computer-Architecture-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/206027893
git clone --depth 1 --no-tags https://github.com/naoaki0802/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/203525268
git clone --depth 1 --no-tags https://github.com/dipjyotidas1998/lower-bound.git f:/verilog_sva_gh_scraper/data/full_repos/203418549
git clone --depth 1 --no-tags https://github.com/andersondomingues/verif.git f:/verilog_sva_gh_scraper/data/full_repos/203640580
git clone --depth 1 --no-tags https://github.com/dentnz/msu-8bitworkshop.git f:/verilog_sva_gh_scraper/data/full_repos/203011524
git clone --depth 1 --no-tags https://github.com/AlexZoe/zynq_interrupt_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/203596262
git clone --depth 1 --no-tags https://github.com/MananAgarwal/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/203352944
git clone --depth 1 --no-tags https://github.com/JoeyAziz/Washing-machine.git f:/verilog_sva_gh_scraper/data/full_repos/204077062
git clone --depth 1 --no-tags https://github.com/sjb4iiii/CME341.git f:/verilog_sva_gh_scraper/data/full_repos/208653578
git clone --depth 1 --no-tags https://github.com/joshl229/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/210218986
git clone --depth 1 --no-tags https://github.com/CompArchFA19/hw2-miguelii44.git f:/verilog_sva_gh_scraper/data/full_repos/209073459
git clone --depth 1 --no-tags https://github.com/allancportes/Processador.git f:/verilog_sva_gh_scraper/data/full_repos/204787431
git clone --depth 1 --no-tags https://github.com/Vignesh-Sairaj/VLSI-Design.git f:/verilog_sva_gh_scraper/data/full_repos/208579162
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-perf430.git f:/verilog_sva_gh_scraper/data/full_repos/207601351
git clone --depth 1 --no-tags https://github.com/nunokingler/EComp.git f:/verilog_sva_gh_scraper/data/full_repos/209266086
git clone --depth 1 --no-tags https://github.com/JadinLuong/Brick-Escape.git f:/verilog_sva_gh_scraper/data/full_repos/209449249
git clone --depth 1 --no-tags https://github.com/RiceShelley/hdl-stash.git f:/verilog_sva_gh_scraper/data/full_repos/197674822
git clone --depth 1 --no-tags https://github.com/ekiwi/aes-core-fuzzing.git f:/verilog_sva_gh_scraper/data/full_repos/198487853
git clone --depth 1 --no-tags https://github.com/kgupta1995/internet_switch.git f:/verilog_sva_gh_scraper/data/full_repos/198121035
git clone --depth 1 --no-tags https://github.com/astkalx/cefb.git f:/verilog_sva_gh_scraper/data/full_repos/197982986
git clone --depth 1 --no-tags https://github.com/amazingabc/MC.git f:/verilog_sva_gh_scraper/data/full_repos/198584592
git clone --depth 1 --no-tags https://github.com/HannoKishi/Kinds-of-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/199649949
git clone --depth 1 --no-tags https://github.com/cherrrryq/uart-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/201853197
git clone --depth 1 --no-tags https://github.com/lq3141/VlogEmbedLang.git f:/verilog_sva_gh_scraper/data/full_repos/201021833
git clone --depth 1 --no-tags https://github.com/feedingmasterHE/Offer_Code.git f:/verilog_sva_gh_scraper/data/full_repos/200256047
git clone --depth 1 --no-tags https://github.com/hrsy1234/ETRI-SW-SoC--Lee_Seung_Yeon-.git f:/verilog_sva_gh_scraper/data/full_repos/203011874
git clone --depth 1 --no-tags https://github.com/RainyMagician/verilog-I2C.git f:/verilog_sva_gh_scraper/data/full_repos/202941857
git clone --depth 1 --no-tags https://github.com/vivekh99/pyrpl_vivek.git f:/verilog_sva_gh_scraper/data/full_repos/202157937
git clone --depth 1 --no-tags https://github.com/dchammond/Battleship.git f:/verilog_sva_gh_scraper/data/full_repos/202200906
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/COM_SCI_M152A.git f:/verilog_sva_gh_scraper/data/full_repos/202074078
git clone --depth 1 --no-tags https://github.com/Saujas/Computer_Architecture_Labs_CS_F342.git f:/verilog_sva_gh_scraper/data/full_repos/203354406
