\BOOKMARK [0][-]{chapter.1}{Introducción}{}% 1
\BOOKMARK [1][-]{section.1.1}{Objetivos}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Motivación}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Desafíos}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Contribuciones}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.5}{Estructura\040de\040la\040tesis}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.6}{Publicaciones}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Fundamentos}{}% 8
\BOOKMARK [1][-]{section.2.1}{Sistemas\040en-Chip}{chapter.2}% 9
\BOOKMARK [1][-]{section.2.2}{Redes de interconexión}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.3}{Conceptos básicos de NoCs}{chapter.2}% 11
\BOOKMARK [1][-]{section.2.4}{Modelo\040SPMD}{chapter.2}% 12
\BOOKMARK [0][-]{chapter.3}{Tópicos Específicos}{}% 13
\BOOKMARK [1][-]{section.3.1}{Topología: Malla}{chapter.3}% 14
\BOOKMARK [1][-]{section.3.2}{Control\040de\040flujo}{chapter.3}% 15
\BOOKMARK [1][-]{section.3.3}{Planificación de ruta: Modelo basado en giros}{chapter.3}% 16
\BOOKMARK [0][-]{chapter.4}{Trabajo\040relacionado}{}% 17
\BOOKMARK [1][-]{section.4.1}{Redes\040en-chip\040en\040FPGA}{chapter.4}% 18
\BOOKMARK [0][-]{chapter.5}{Nodos}{}% 19
\BOOKMARK [1][-]{section.5.1}{Protocolo\040de\040comunicacion}{chapter.5}% 20
\BOOKMARK [1][-]{section.5.2}{Arquitectura\040del\040router}{chapter.5}% 21
\BOOKMARK [1][-]{section.5.3}{Arquitectura\040de\040Interfaz\040de\040Red}{chapter.5}% 22
\BOOKMARK [1][-]{section.5.4}{Caso\040de\040Estudio:\040encriptador\040DES}{chapter.5}% 23
\BOOKMARK [0][-]{chapter.6}{Acelerador multi-núcleo}{}% 24
\BOOKMARK [1][-]{section.6.1}{Concepto}{chapter.6}% 25
\BOOKMARK [1][-]{section.6.2}{Módulos propios del acelerador multi-núcleo}{chapter.6}% 26
\BOOKMARK [1][-]{section.6.3}{Andamiaje de validación}{chapter.6}% 27
\BOOKMARK [1][-]{section.6.4}{Pruebas}{chapter.6}% 28
\BOOKMARK [0][-]{chapter.7}{Resultados\040y\040conclusiones}{}% 29
\BOOKMARK [0][-]{chapter*.69}{Referencias}{}% 30
