0.6
2019.2
Nov  6 2019
21:57:16
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sim_1/imports/sim/testbench.sv,1678674446,systemVerilog,,,,testbench,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/Top.sv,1678674377,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/adder.sv,,Top;clkdiv,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/adder.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/alu.sv,,adder,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/alu.sv,1677920044,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/aludec.sv,,alu,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/aludec.sv,1678064330,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/controller.sv,,aludec,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/controller.sv,1678064457,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/datapath.sv,,controller,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/datapath.sv,1678013773,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/dmd.sv,,datapath,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/dmd.sv,1678613781,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/dmem.sv,,dmd,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/dmem.sv,1677921868,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/flopr.sv,,dmem,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/flopr.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/imem.sv,,flopr,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/imem.sv,1678068328,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/io.sv,,imem,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/io.sv,1678674051,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/m7seg.sv,,io,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/m7seg.sv,1678615448,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/maindec.sv,,bit2seg;m7seg,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/maindec.sv,1678064722,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/mips.sv,,maindec,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/mips.sv,1678009365,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/mux2.sv,,mips,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/mux2.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/regfile.sv,,mux2,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/regfile.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/signext.sv,,regfile,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/signext.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/sl2.sv,,signext,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/sl2.sv,1677914287,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/zeroext.sv,,sl2,,,,,,,,
D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sources_1/imports/sources/zeroext.sv,1678009365,systemVerilog,,D:/code_writing/ICS_2nd_semester/MIPS_Single_cycle_modified_adder2_1/MIPS_Single_cycle_modified_adder2_1.srcs/sim_1/imports/sim/testbench.sv,,zeroext,,,,,,,,
