Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 30 01:09:00 2018
| Host         : fabian running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1003
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 3          |
| TIMING-16 | Warning  | Large setup violation        | 1000       |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[690]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter1_reg/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_12_U/doKmean_centroids_0_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter1_reg/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_12_U/doKmean_centroids_0_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[220]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsub_32nscud_U2/din1_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[220]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsub_32nscud_U2/din1_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[571]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_82_reg_11411_reg[24]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/din0_buf1_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.021 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter1_reg/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_12_U/doKmean_centroids_0_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_5_reg_20350_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[220]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsub_32nscud_U2/din1_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[186]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[187]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[193]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[195]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[199]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.062 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.065 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_7_reg_20375_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.071 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_18_U/doKmean_centroids_0_ram_U/ram_reg/REGCEB (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/din1_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.077 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[24]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[25]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[28]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.078 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[29]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fmul_32nseOg_U5/din0_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_5_reg_20350_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[26]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[30]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.084 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.093 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[63]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_8_reg_20392_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[571]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.096 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[220]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsub_32nscud_U2/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.118 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.122 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_5_reg_20350_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.124 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.126 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_5_reg_20350_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_8_reg_20392_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[31]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.150 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter1_reg/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_12_U/doKmean_centroids_0_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_82_reg_11411_reg[14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_82_reg_11411_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_83_reg_11416_reg[14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_83_reg_11416_reg[16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_83_reg_11416_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[183]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[188]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[189]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[190]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.152 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[191]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.165 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.169 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[571]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.170 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.175 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.180 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.183 ns between design_1_i/doKmean_0/U0/tmp_320_reg_10298_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.196 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_82_reg_11411_reg[16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_82_reg_11411_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_83_reg_11416_reg[24]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_83_reg_11416_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_14_U/doKmean_centroids_0_ram_U/ram_reg/REGCEAREGCE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_5_reg_20350_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[220]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_fsub_32nscud_U2/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_8_reg_20392_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp2_iter1_reg/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -1.244 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[1018]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/min_distance_1_2_reg_20308_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -1.245 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter1_reg/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/centroids_12_U/doKmean_centroids_0_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -1.260 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[690]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[34]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[35]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[38]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[690]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -1.274 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -1.294 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[571]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -1.295 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -1.295 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -1.304 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -1.307 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -1.310 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -1.310 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -1.318 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -1.319 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -1.338 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -1.344 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -1.353 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_82_reg_11411_reg[22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp3_iter0_reg_rep__0/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_load_83_reg_11416_reg[22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -1.380 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -1.391 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[690]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[36]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[37]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -1.405 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[32]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -1.417 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[39]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -1.425 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -1.427 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -1.434 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -1.438 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -1.454 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between design_1_i/doKmean_0/U0/ap_CS_fsm_reg[130]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -1.486 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -1.490 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -1.491 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -1.494 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -1.500 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[571]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U1/din1_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -1.510 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -1.525 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -1.539 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -1.557 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -1.565 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -1.573 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -1.579 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WVALID_q_reg/C (clocked by clk_fpga_0) and design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -1.598 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -1.603 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -1.607 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -1.615 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -1.616 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -1.633 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -1.646 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -1.649 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -1.652 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -1.655 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -1.657 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -1.666 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -1.678 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -1.702 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -1.709 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -1.724 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -1.728 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -1.735 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -1.735 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -1.737 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -1.737 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -1.768 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -1.770 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -1.777 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -1.783 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -1.784 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -1.786 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -1.788 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -1.796 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -1.800 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -1.806 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -1.809 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between design_1_i/doKmean_0/U0/tmp_305_reg_10227_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -1.817 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -1.834 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -1.835 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -1.840 ns between design_1_i/doKmean_0/U0/ap_enable_reg_pp2_iter0_reg_rep/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -1.844 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -1.848 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -1.852 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -1.853 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -1.855 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -1.874 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -1.893 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -1.901 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -1.925 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -1.927 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -1.937 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -1.945 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[821]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/doKmean_faddfsub_bkb_U3/din1_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -1.949 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -1.949 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -1.954 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -1.957 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -1.959 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -1.960 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -1.960 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -1.964 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -1.966 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -1.976 ns between design_1_i/doKmean_0/U0/tmp_404_reg_10703_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -1.977 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -1.982 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -1.984 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -1.986 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -1.988 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -1.997 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -2.025 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -2.026 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -2.028 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -2.031 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -2.033 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -2.034 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -2.038 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -2.056 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -2.059 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -2.066 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -2.067 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -2.070 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -2.073 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -2.074 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -2.076 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -2.086 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -2.087 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -2.099 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -2.118 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -2.120 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -2.127 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -2.129 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -2.130 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -2.135 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -2.136 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -2.145 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -2.152 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -2.157 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -2.164 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -2.165 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -2.170 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -2.172 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -2.172 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -2.173 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -2.175 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -2.183 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -2.193 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -2.201 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -2.204 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -2.209 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -2.212 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -2.217 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -2.217 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -2.222 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -2.233 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -2.234 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -2.237 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -2.238 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -2.238 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -2.248 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -2.262 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -2.263 ns between design_1_i/doKmean_0/U0/tmp_305_reg_10227_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -2.268 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -2.268 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -2.273 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -2.278 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -2.280 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -2.281 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -2.286 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -2.289 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -2.290 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -2.292 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -2.293 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -2.296 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -2.303 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -2.307 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -2.326 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -2.327 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -2.337 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -2.340 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -2.340 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -2.344 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -2.349 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -2.350 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -2.357 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -2.367 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -2.372 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -2.376 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -2.378 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -2.389 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -2.410 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -2.421 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -2.424 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -2.428 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -2.431 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -2.434 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -2.435 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -2.439 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -2.442 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -2.447 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -2.448 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -2.453 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -2.456 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -2.456 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -2.458 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -2.459 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ENARDEN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -2.461 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -2.463 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -2.464 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -2.464 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -2.466 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -2.473 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -2.480 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -2.484 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -2.485 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -2.486 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -2.491 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -2.494 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -2.497 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -2.504 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[297]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ENBWREN (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -2.509 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -2.510 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -2.514 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -2.517 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -2.519 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -2.524 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -2.535 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -2.536 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -2.540 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -2.540 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -2.541 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -2.547 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -2.548 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -2.556 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -2.558 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -2.560 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -2.563 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -2.563 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -2.563 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -2.569 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -2.571 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -2.572 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -2.580 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -2.591 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -2.595 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -2.598 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -2.599 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -2.604 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -2.605 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -2.614 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -2.621 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -2.622 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -2.625 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -2.630 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -2.636 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -2.639 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -2.645 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -2.649 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -2.650 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -2.654 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -2.656 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -2.657 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -2.660 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -2.661 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -2.664 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -2.666 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -2.671 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -2.672 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -2.674 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -2.675 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -2.675 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -2.678 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -2.682 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -2.690 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -2.695 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -2.699 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -2.700 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -2.703 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -2.713 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -2.716 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -2.716 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -2.720 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -2.724 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -2.725 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -2.731 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -2.733 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -2.735 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -2.738 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -2.750 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -2.753 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -2.765 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -2.765 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_16/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -2.768 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -2.770 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -2.770 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -2.775 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -2.776 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -2.776 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -2.777 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -2.777 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -2.780 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -2.781 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -2.787 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -2.788 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -2.791 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -2.792 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -2.793 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -2.795 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -2.797 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -2.797 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -2.798 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -2.805 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -2.806 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -2.808 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -2.809 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -2.812 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -2.813 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -2.814 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_11/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -2.816 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -2.817 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -2.818 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -2.818 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -2.820 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -2.821 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -2.821 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -2.821 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -2.826 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -2.826 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -2.828 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -2.831 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -2.832 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -2.834 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -2.839 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -2.844 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -2.847 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -2.851 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -2.852 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -2.856 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -2.856 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -2.857 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -2.859 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -2.861 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -2.861 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -2.861 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -2.865 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -2.869 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -2.870 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -2.875 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -2.875 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -2.876 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -2.881 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -2.886 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -2.888 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -2.893 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -2.894 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -2.909 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -2.912 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -2.912 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -2.918 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -2.921 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -2.924 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -2.926 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -2.929 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -2.934 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -2.940 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -2.943 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -2.947 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -2.948 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -2.950 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -2.952 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -2.952 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -2.955 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -2.955 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -2.955 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -2.957 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -2.959 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -2.959 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -2.961 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -2.971 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -2.980 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -2.985 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -2.990 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -2.997 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -3.002 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -3.004 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -3.005 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -3.008 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -3.008 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -3.015 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -3.016 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -3.019 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -3.019 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -3.020 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -3.022 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -3.022 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -3.026 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -3.029 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -3.032 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -3.032 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -3.035 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -3.044 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -3.044 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -3.046 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -3.046 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -3.049 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -3.055 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -3.055 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -3.057 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -3.061 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -3.065 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -3.065 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -3.065 ns between design_1_i/doKmean_0/U0/tmp_305_reg_10227_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -3.067 ns between design_1_i/doKmean_0/U0/tmp_308_reg_10247_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -3.068 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_28/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -3.080 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -3.089 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -3.089 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -3.091 ns between design_1_i/doKmean_0/U0/tmp_311_reg_10252_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -3.093 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -3.095 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -3.101 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -3.103 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -3.103 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -3.105 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -3.109 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -3.111 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_4/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -3.112 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -3.114 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -3.120 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -3.121 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_1/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -3.121 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -3.128 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -3.129 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -3.136 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -3.137 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -3.143 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -3.144 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -3.145 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -3.149 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_22/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -3.154 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -3.157 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -3.163 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -3.167 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -3.170 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -3.174 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -3.175 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -3.176 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -3.185 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -3.189 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -3.193 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -3.201 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -3.204 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -3.209 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -3.210 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_30/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -3.212 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -3.215 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -3.218 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -3.220 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -3.222 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -3.222 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -3.222 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -3.224 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -3.227 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -3.233 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -3.235 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -3.239 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -3.241 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -3.245 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -3.249 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -3.252 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -3.257 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -3.258 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -3.259 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -3.259 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -3.265 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -3.268 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -3.271 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -3.273 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -3.273 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -3.278 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -3.282 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -3.288 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_20/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -3.292 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -3.292 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -3.293 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -3.297 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -3.301 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -3.303 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -3.303 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -3.304 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -3.310 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -3.313 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -3.315 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -3.321 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -3.326 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -3.333 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -3.335 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -3.335 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -3.337 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -3.341 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -3.344 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -3.347 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -3.351 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -3.351 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -3.353 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -3.367 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -3.371 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -3.376 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -3.377 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -3.378 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -3.381 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -3.383 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_23/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -3.387 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -3.398 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -3.402 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -3.407 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -3.410 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -3.412 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_3/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -3.413 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -3.417 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -3.418 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -3.420 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -3.423 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -3.433 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -3.434 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -3.435 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -3.436 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -3.439 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -3.441 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -3.445 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -3.445 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -3.452 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -3.458 ns between design_1_i/doKmean_0/U0/tmp_308_reg_10247_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -3.459 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -3.463 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -3.469 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -3.471 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -3.471 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -3.475 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -3.475 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -3.479 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -3.482 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -3.482 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -3.483 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -3.486 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -3.487 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -3.490 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -3.491 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -3.491 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -3.499 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -3.500 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -3.500 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -3.514 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -3.515 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -3.520 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -3.522 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_17/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -3.525 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRBWRADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -3.530 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -3.531 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRBWRADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -3.536 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -3.536 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -3.536 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -3.541 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -3.541 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -3.541 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_26/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -3.544 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -3.549 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -3.552 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -3.556 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -3.566 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -3.567 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -3.568 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[42]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -3.572 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -3.578 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -3.578 ns between design_1_i/doKmean_0/U0/tmp_314_reg_10273_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -3.580 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -3.583 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -3.583 ns between design_1_i/doKmean_0/U0/tmp_305_reg_10227_reg[0]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/new_centroids_U/doKmean_new_centrsc4_ram_U/ram_reg/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -3.586 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -3.586 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -3.594 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -3.600 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -3.603 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -3.604 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -3.604 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_25/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -3.606 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -3.606 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -3.608 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -3.609 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -3.612 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -3.617 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -3.617 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_18/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -3.629 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -3.638 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_13/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -3.641 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -3.650 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -3.662 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -3.664 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -3.665 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_15/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -3.668 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -3.673 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -3.678 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -3.682 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -3.685 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -3.686 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -3.687 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -3.688 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -3.690 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -3.700 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -3.705 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -3.714 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -3.715 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -3.724 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -3.737 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -3.737 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -3.744 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -3.746 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -3.746 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -3.752 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -3.769 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -3.778 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -3.782 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -3.790 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_31/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -3.792 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -3.795 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -3.797 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -3.803 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -3.812 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -3.827 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -3.829 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -3.833 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -3.835 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -3.839 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -3.848 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -3.852 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -3.859 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -3.864 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_21/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -3.877 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -3.890 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -3.891 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -3.893 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_14/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -3.893 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -3.909 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -3.912 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_19/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -3.931 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -3.942 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -3.944 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -3.952 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -3.954 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -3.957 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -3.960 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -3.961 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -3.973 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -3.973 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -3.974 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -3.974 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_29/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -3.976 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -3.979 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -3.982 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_27/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -3.991 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -4.004 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -4.006 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -4.018 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -4.037 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -4.038 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_24/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -4.056 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -4.063 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[572]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -4.065 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -4.071 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -4.074 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -4.083 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -4.107 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -4.122 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -4.147 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -4.154 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -4.159 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_2/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -4.177 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -4.184 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -4.201 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_0/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -4.216 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -4.241 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[125]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_5/ADDRARDADDR[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -4.286 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_12/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[597]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -4.304 ns between design_1_i/doKmean_0/U0/grp_get_cluster_fu_5472/ap_CS_fsm_reg[170]/C (clocked by clk_fpga_0) and design_1_i/doKmean_0/U0/points_U/doKmean_points_ram_U/ram_reg_0_10/ADDRARDADDR[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


