fsm dictident_decl_17 {
  in       bool x;
  in       bool y;
  out wire bool a;
  out wire bool b;

  void main() {
    gen for(uint n < 8) {
      bool tmpa#[n];
      gen if (n == 0) {
        tmpa#[n] = x;
      } else {
        tmpa#[n] = ~tmpa#[n-1];
      }
      gen if (n == 7) {
        a = tmpa#[n];
      }
    }

    gen for(uint n < 7) {
      bool tmpb#[n];
      gen if (n == 0) {
        tmpb#[n] = y;
      } else {
        tmpb#[n] = ~tmpb#[n-1];
      }
      gen if (n == 6) {
        b = tmpb#[n];
      }
    }

    fence;
  }
}
// @fec/golden {{{
//  module dictident_decl_17(
//    input  wire x,
//    input  wire y,
//    output wire a,
//    output wire b
//  );
//    assign a = ~x;
//    assign b = y;
//  endmodule
// }}}
