M:main
F:G$main$0_0$0({2}DF,SV:S),C,0,0,0,0,0
F:G$getchar$0_0$0({2}DF,SI:S),Z,0,0,0,0,0
F:G$putchar$0_0$0({2}DF,SI:S),Z,0,0,0,0,0
S:Lmain.putchar$Ch$1_0$685({2}SI:S),B,1,2
F:G$HAL_MsDelay$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmain.HAL_MsDelay$Delay$1_0$689({2}SI:U),B,1,2
S:Lmain.HAL_MsDelay$Timeout$1_0$690({4}SL:U),B,1,-4
S:Lmain.HAL_MsDelay$sloc0$0_1$0({4}SL:U),B,1,-4
F:G$RTC_CSSLSE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0,1,4,0
F:G$EXTI0_IRQHandler$0_0$0({2}DF,SV:S),C,0,0,1,8,0
F:G$TIM4_UPD_OVF_TRG_IRQHandler$0_0$0({2}DF,SV:S),C,0,0,1,25,0
F:Fmain$CLK_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fmain$RTC_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fmain$TIM4_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fmain$UART_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fmain$GPIO_Config$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fmain$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fmain$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TAck[({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)]
T:Fmain$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$THeader[({0}S:S$TxAddr$0_0$0({1}SC:U),Z,0,0)({1}S:S$RxAddr$0_0$0({1}SC:U),Z,0,0)({2}S:S$MsgId$0_0$0({1}SC:U),Z,0,0)({3}S:S$Flag$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TConfig[({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)({4}S:S$Power$0_0$0({1}SC:U),Z,0,0)({5}S:S$DataRate$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fmain$TData[({0}S:S$Buffer$0_0$0({32}DA32d,SC:U),Z,0,0)({0}S:S$Ack$0_0$0({4}STTAck:S),Z,0,0)({0}S:S$Config$0_0$0({6}STTConfig:S),Z,0,0)({0}S:S$Sensor$0_0$0({32}STTSensor:S),Z,0,0)({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)]
T:Fmain$TSensor[({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)({4}S:S$Temperature$0_0$0({2}SI:S),Z,0,0)({6}S:S$TemperatureEx$0_0$0({16}DA8d,SI:S),Z,0,0)({22}S:S$Flag$0_0$0({2}SI:U),Z,0,0)({24}S:S$Voltage$0_0$0({2}SI:U),Z,0,0)({26}S:S$Pressure$0_0$0({2}SI:U),Z,0,0)({28}S:S$Humidity$0_0$0({2}SI:U),Z,0,0)({30}S:S$Illuminance$0_0$0({2}SI:U),Z,0,0)]
T:Fmain$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TStatus[({0}S:S$Mode1$0_0$0({1}SC:U),Z,0,0)({1}S:S$Mode2$0_0$0({1}SC:U),Z,0,0)({2}S:S$DevStatus$0_0$0({1}SC:U),Z,0,0)({3}S:S$IntStatus1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IntStatus2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IntEnable1$0_0$0({1}SC:U),Z,0,0)({6}S:S$IntEnable2$0_0$0({1}SC:U),Z,0,0)({7}S:S$Spare$0_0$0({1}DA1d,SC:U),Z,0,0)]
T:Fmain$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$SysTick$0_0$0({4}SL:U),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$AdcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AdcGetVoltage$0_0$0({2}DF,SI:U),C,0,0
S:G$I2cInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cInterruptSysTick$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cRead$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWrite$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWriteRead$0_0$0({2}DF,SC:U),C,0,0
S:G$Si7021Init$0_0$0({2}DF,SC:U),C,0,0
S:G$Si7021Kick$0_0$0({2}DF,SV:S),C,0,0
S:G$Si7021GetHumidity$0_0$0({2}DF,SI:U),C,0,0
S:G$Si7021GetTemperature$0_0$0({2}DF,SI:S),C,0,0
S:G$Bh1750Init$0_0$0({2}DF,SC:U),C,0,0
S:G$Bh1750Kick$0_0$0({2}DF,SV:S),C,0,0
S:G$Bh1750GetIlluminance$0_0$0({2}DF,SI:U),C,0,0
S:G$SpiInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteRead$0_0$0({2}DF,SC:U),C,0,0
S:G$SpiReadBuffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteBuffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteReadBufffer$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Interrupt$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Init$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432SetMode$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Idle$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Standby$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Receive$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ClearRxFifo$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ClearTxFifo$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Transmit$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432SetChannel$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432SetDataRate$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ReadStatus$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432SetWakeUpTimer$0_0$0({2}DF,SV:S),C,0,0
S:G$WriteRegister$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ReadRssi$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432GetChannel$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432ReadRxPacket$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432GetVoltage$0_0$0({2}DF,SI:U),C,0,0
S:G$Si4432GetTemperature$0_0$0({2}DF,SI:S),C,0,0
S:G$AppInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AppLoop$0_0$0({2}DF,SV:S),C,0,0
S:G$AppInterruptRTC$0_0$0({2}DF,SV:S),C,0,0
S:G$AppInterruptReceive$0_0$0({2}DF,SV:S),C,0,0
S:G$AppInterruptTransmit$0_0$0({2}DF,SV:S),C,0,0
S:G$AppInterruptSysTick$0_0$0({2}DF,SV:S),C,0,0
S:G$main$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CSSLSE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI0_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_TRG_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
M:i2c
F:G$I2cInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$I2cWriteRead$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Li2c.I2cWriteRead$Addr$1_0$637({1}SC:U),B,1,2
S:Li2c.I2cWriteRead$Register$1_0$637({1}SC:U),B,1,3
S:Li2c.I2cWriteRead$Buffer$1_0$637({2}DG,SC:U),B,1,4
S:Li2c.I2cWriteRead$Length$1_0$637({1}SC:U),B,1,6
S:Li2c.I2cWriteRead$res$1_0$638({1}SC:U),R,0,0,[xl]
F:G$I2cRead$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Li2c.I2cRead$Addr$1_0$640({1}SC:U),B,1,2
S:Li2c.I2cRead$Buffer$1_0$640({2}DG,SC:U),B,1,3
S:Li2c.I2cRead$Length$1_0$640({1}SC:U),B,1,5
S:Li2c.I2cRead$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$I2cWrite$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Li2c.I2cWrite$Addr$1_0$658({1}SC:U),B,1,2
S:Li2c.I2cWrite$Buffer$1_0$658({2}DG,SC:U),B,1,3
S:Li2c.I2cWrite$Length$1_0$658({1}SC:U),B,1,5
S:Li2c.I2cWrite$Index$1_0$659({1}SC:U),B,1,-1
S:Li2c.I2cWrite$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$I2C1_SPI2_IRQHandler$0_0$0({2}DF,SV:S),C,0,0,1,29,0
F:G$I2cInterruptSysTick$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fi2c$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fi2c$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fi2c$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fi2c$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:Fi2c$I2cTout$0_0$0({2}SI:U),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C1_SPI2_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
M:spi
F:G$SpiInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$SpiWriteRead$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lspi.SpiWriteRead$Data$1_0$637({1}SC:U),B,1,2
F:G$SpiReadBuffer$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lspi.SpiReadBuffer$Data$1_0$639({2}DG,SC:U),B,1,2
S:Lspi.SpiReadBuffer$Length$1_0$639({1}SC:U),B,1,4
S:Lspi.SpiReadBuffer$Count$1_0$640({1}SC:U),B,1,-1
S:Lspi.SpiReadBuffer$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$SpiWriteBuffer$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lspi.SpiWriteBuffer$Data$1_0$643({2}DG,SC:U),B,1,2
S:Lspi.SpiWriteBuffer$Length$1_0$643({1}SC:U),B,1,4
S:Lspi.SpiWriteBuffer$Count$1_0$644({1}SC:U),B,1,-1
S:Lspi.SpiWriteBuffer$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$SpiWriteReadBuffer$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Lspi.SpiWriteReadBuffer$Data$1_0$647({2}DG,SC:U),B,1,2
S:Lspi.SpiWriteReadBuffer$Length$1_0$647({1}SC:U),B,1,4
S:Lspi.SpiWriteReadBuffer$Count$1_0$648({1}SC:U),B,1,-1
S:Lspi.SpiWriteReadBuffer$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fspi$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fspi$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fspi$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fspi$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteReadBufffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteReadBuffer$0_0$0({2}DF,SV:S),C,0,0
M:adc
F:G$AdcInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$AdcGetVoltage$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Ladc.AdcGetVoltage$Vbat$1_0$635({2}SI:U),B,1,-2
S:Ladc.AdcGetVoltage$sloc0$0_1$0({2}SI:U),B,1,-2
T:Fadc$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fadc$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fadc$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
M:nvdata
F:G$NvDataInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lnvdata.NvDataInit$Valid$1_0$637({1}SC:U),R,0,0,[a]
F:G$NvDataLock$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$NvDataUnlock$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$NvDataErase$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lnvdata.NvDataErase$Data$1_0$644({2}DG,SC:U),R,0,0,[]
S:Lnvdata.NvDataErase$Index$1_0$644({1}SC:U),R,0,0,[a]
F:G$NvDataUpdateChecksum$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lnvdata.NvDataUpdateChecksum$Sum$1_0$648({1}SC:U),R,0,0,[yl]
S:Lnvdata.NvDataUpdateChecksum$Data$1_0$648({2}DG,SC:U),R,0,0,[]
S:Lnvdata.NvDataUpdateChecksum$Index$1_0$648({1}SC:U),R,0,0,[a]
S:Lnvdata.NvDataUpdateChecksum$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$NvDataCheckChecksum$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lnvdata.NvDataCheckChecksum$Sum$1_0$652({1}SC:U),R,0,0,[yl]
S:Lnvdata.NvDataCheckChecksum$Data$1_0$652({2}DG,SC:U),R,0,0,[]
S:Lnvdata.NvDataCheckChecksum$Index$1_0$652({1}SC:U),R,0,0,[a]
S:Lnvdata.NvDataCheckChecksum$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fnvdata$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fnvdata$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$__00000004[({0}S:S$Checksum$0_0$0({1}SC:U),Z,0,0)({1}S:S$Schema$0_0$0({1}SC:U),Z,0,0)({2}S:S$MyAddr$0_0$0({1}SC:U),Z,0,0)({3}S:S$GwAddr$0_0$0({1}SC:U),Z,0,0)({4}S:S$RfOsc$0_0$0({1}SC:U),Z,0,0)({5}S:S$RfPower$0_0$0({1}SC:U),Z,0,0)({6}S:S$RfChannel$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fnvdata$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fnvdata$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:Fnvdata$__str_0$0_0$0({14}DA14d,SC:U),D,0,0
M:si4432
F:G$Si4432Init$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lsi4432.Si4432Init$DeviceType$1_0$667({1}SC:U),R,0,0,[a]
S:Lsi4432.Si4432Init$DeviceVersion$1_0$667({1}SC:U),R,0,0,[xl]
F:G$Si4432Interrupt$0_0$0({2}DF,SV:S),Z,0,8,0,0,0
S:Lsi4432.Si4432Interrupt$Status$1_0$673({8}STTStatus:S),B,1,-8
F:G$Si4432GetVoltage$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
F:G$Si4432GetTemperature$0_0$0({2}DF,SI:S),Z,0,0,0,0,0
S:Lsi4432.Si4432GetTemperature$Temp$1_0$682({2}SI:S),R,0,0,[a,xh]
F:G$Si4432ReadRssi$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lsi4432.Si4432ReadRssi$Rssi$1_0$684({1}SC:U),R,0,0,[xl]
F:G$Si4432SetWakeUpTimer$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432SetWakeUpTimer$Interval$1_0$686({4}SL:U),B,1,2
S:Lsi4432.Si4432SetWakeUpTimer$R$2_0$688({4}SL:U),R,0,0,[]
S:Lsi4432.Si4432SetWakeUpTimer$M$2_0$688({4}SL:U),B,1,-4
S:Lsi4432.Si4432SetWakeUpTimer$sloc0$0_1$0({4}SL:U),B,1,-4
F:G$Si4432SetDataRate$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432SetDataRate$DataRate$1_0$689({1}SC:U),B,1,2
S:Lsi4432.Si4432SetDataRate$sloc0$0_1$0({2}DC,DA18d,SC:U),B,1,-2
F:G$Si4432SetChannel$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432SetChannel$Channel$1_0$691({1}SC:U),B,1,2
F:G$Si4432ReadStatus$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432ReadStatus$Status$1_0$693({2}DG,STTStatus:S),B,1,2
S:Lsi4432.Si4432ReadStatus$sloc0$0_1$0({2}DG,STTStatus:S),B,1,-2
F:G$Si4432SetMode$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432SetMode$Mode$1_0$695({1}SC:U),B,1,2
F:G$Si4432Idle$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$Si4432Standby$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$Si4432Receive$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$Si4432Transmit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432Transmit$Buffer$1_0$703({2}DG,SC:U),B,1,2
S:Lsi4432.Si4432Transmit$Length$1_0$703({1}SC:U),B,1,4
S:Lsi4432.Si4432Transmit$Index$1_0$704({1}SC:U),B,1,-1
S:Lsi4432.Si4432Transmit$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$Si4432ReadRxPacket$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lsi4432.Si4432ReadRxPacket$Buffer$1_0$708({2}DG,SC:U),B,1,2
S:Lsi4432.Si4432ReadRxPacket$MaxLen$1_0$708({1}SC:U),B,1,4
S:Lsi4432.Si4432ReadRxPacket$Index$1_0$709({1}SC:U),B,1,-1
S:Lsi4432.Si4432ReadRxPacket$Length$1_0$709({1}SC:U),B,1,-2
S:Lsi4432.Si4432ReadRxPacket$sloc0$0_1$0({1}SC:U),B,1,-2
S:Lsi4432.Si4432ReadRxPacket$sloc1$0_1$0({1}SC:U),B,1,-1
F:G$Si4432ClearRxFifo$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432ClearRxFifo$Data$1_0$714({1}SC:U),B,1,-1
S:Lsi4432.Si4432ClearRxFifo$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$Si4432ClearTxFifo$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.Si4432ClearTxFifo$Data$1_0$716({1}SC:U),B,1,-1
S:Lsi4432.Si4432ClearTxFifo$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fsi4432$ReadRegister$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lsi4432.ReadRegister$Register$1_0$717({1}SC:U),B,1,2
S:Lsi4432.ReadRegister$Data$1_0$718({1}SC:U),R,0,0,[xl]
F:G$WriteRegister$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.WriteRegister$Register$1_0$719({1}SC:U),B,1,2
S:Lsi4432.WriteRegister$Data$1_0$719({1}SC:U),B,1,3
F:Fsi4432$SetClearRegister$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.SetClearRegister$Register$1_0$721({1}SC:U),B,1,2
S:Lsi4432.SetClearRegister$Set$1_0$721({1}SC:U),B,1,3
S:Lsi4432.SetClearRegister$Clear$1_0$721({1}SC:U),B,1,4
S:Lsi4432.SetClearRegister$Data$1_0$722({1}SC:U),R,0,0,[a]
S:Lsi4432.SetClearRegister$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fsi4432$ReadRegisters$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.ReadRegisters$Register$1_0$723({1}SC:U),B,1,2
S:Lsi4432.ReadRegisters$Buffer$1_0$723({2}DG,SC:U),B,1,3
S:Lsi4432.ReadRegisters$Length$1_0$723({1}SC:U),B,1,5
F:Fsi4432$WriteRegisters$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.WriteRegisters$Register$1_0$725({1}SC:U),B,1,2
S:Lsi4432.WriteRegisters$Buffer$1_0$725({2}DG,SC:U),B,1,3
S:Lsi4432.WriteRegisters$Length$1_0$725({1}SC:U),B,1,5
F:Fsi4432$EnableInterrupt$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lsi4432.EnableInterrupt$Mask1$1_0$727({1}SC:U),B,1,2
S:Lsi4432.EnableInterrupt$Mask2$1_0$727({1}SC:U),B,1,3
F:Fsi4432$DisableInterrupt$0_0$0({2}DF,SV:S),Z,0,-1,0,0,0
S:Lsi4432.DisableInterrupt$Mask1$1_0$729({1}SC:U),B,1,2
S:Lsi4432.DisableInterrupt$Mask2$1_0$729({1}SC:U),B,1,3
S:Lsi4432.DisableInterrupt$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lsi4432.DisableInterrupt$sloc1$0_1$0({1}SC:U),B,1,-1
T:Fsi4432$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fsi4432$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$__00000004[({0}S:S$Checksum$0_0$0({1}SC:U),Z,0,0)({1}S:S$Schema$0_0$0({1}SC:U),Z,0,0)({2}S:S$MyAddr$0_0$0({1}SC:U),Z,0,0)({3}S:S$GwAddr$0_0$0({1}SC:U),Z,0,0)({4}S:S$RfOsc$0_0$0({1}SC:U),Z,0,0)({5}S:S$RfPower$0_0$0({1}SC:U),Z,0,0)({6}S:S$RfChannel$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fsi4432$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$TStatus[({0}S:S$Mode1$0_0$0({1}SC:U),Z,0,0)({1}S:S$Mode2$0_0$0({1}SC:U),Z,0,0)({2}S:S$DevStatus$0_0$0({1}SC:U),Z,0,0)({3}S:S$IntStatus1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IntStatus2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IntEnable1$0_0$0({1}SC:U),Z,0,0)({6}S:S$IntEnable2$0_0$0({1}SC:U),Z,0,0)({7}S:S$Spare$0_0$0({1}DA1d,SC:U),Z,0,0)]
T:Fsi4432$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi4432$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataInit$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataLock$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataUnlock$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataErase$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataUpdateChecksum$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataCheckChecksum$0_0$0({2}DF,SC:U),C,0,0
S:G$SpiInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteRead$0_0$0({2}DF,SC:U),C,0,0
S:G$SpiReadBuffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteBuffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteReadBufffer$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432GetChannel$0_0$0({2}DF,SC:U),C,0,0
S:G$AppInterruptReceive$0_0$0({2}DF,SV:S),C,0,0
S:G$AppInterruptTransmit$0_0$0({2}DF,SV:S),C,0,0
S:G$AppInterruptSyncWord$0_0$0({2}DF,SV:S),C,0,0
S:Fsi4432$RxMask$0_0$0({4}DA4d,SC:U),D,0,0
S:Fsi4432$RxHeader$0_0$0({4}DA4d,SC:U),D,0,0
S:Fsi4432$SyncWord$0_0$0({4}DA4d,SC:U),D,0,0
S:Fsi4432$FreqData$0_0$0({207}DA69d,DA3d,SC:U),D,0,0
S:Fsi4432$RateData$0_0$0({216}DA12d,DA18d,SC:U),D,0,0
S:Fsi4432$__str_0$0_0$0({15}DA15d,SC:U),D,0,0
S:Fsi4432$__str_1$0_0$0({14}DA14d,SC:U),D,0,0
M:si7021
F:G$Si7021Init$0_0$0({2}DF,SC:U),Z,0,1,0,0,0
S:Lsi7021.Si7021Init$Buffer$1_0$640({1}DA1d,SC:U),B,1,-1
F:G$Si7021Kick$0_0$0({2}DF,SV:S),Z,0,1,0,0,0
S:Lsi7021.Si7021Kick$Buffer$1_0$642({1}DA1d,SC:U),B,1,-1
F:G$Si7021GetHumidity$0_0$0({2}DF,SI:U),Z,0,2,0,0,0
S:Lsi7021.Si7021GetHumidity$Buffer$1_0$644({2}DA2d,SC:U),B,1,-4
S:Lsi7021.Si7021GetHumidity$RH_Code$1_0$644({4}SL:U),R,0,0,[xl,xh,yl,yh]
S:Lsi7021.Si7021GetHumidity$sloc0$0_1$0({2}SI:U),B,1,-2
F:G$Si7021GetTemperature$0_0$0({2}DF,SI:S),Z,0,2,0,0,0
S:Lsi7021.Si7021GetTemperature$Buffer$1_0$646({2}DA2d,SC:U),B,1,-4
S:Lsi7021.Si7021GetTemperature$Temp_Code$1_0$646({4}SL:S),R,0,0,[xl,xh,yl,yh]
S:Lsi7021.Si7021GetTemperature$sloc0$0_1$0({2}SI:U),B,1,-2
T:Fsi7021$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fsi7021$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fsi7021$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fsi7021$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cInterruptSysTick$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cRead$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWrite$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWriteRead$0_0$0({2}DF,SC:U),C,0,0
M:bh1750
F:G$Bh1750Init$0_0$0({2}DF,SC:U),Z,0,1,0,0,0
S:Lbh1750.Bh1750Init$Buffer$1_0$639({1}DA1d,SC:U),B,1,-1
F:G$Bh1750Kick$0_0$0({2}DF,SV:S),Z,0,1,0,0,0
S:Lbh1750.Bh1750Kick$Buffer$1_0$641({1}DA1d,SC:U),B,1,-1
F:G$Bh1750GetIlluminance$0_0$0({2}DF,SI:U),Z,0,0,0,0,0
S:Lbh1750.Bh1750GetIlluminance$res$1_0$643({1}SC:U),R,0,0,[a]
S:Lbh1750.Bh1750GetIlluminance$Buffer$1_0$643({2}DA2d,SC:U),B,1,-6
S:Lbh1750.Bh1750GetIlluminance$Illuminance$1_0$643({4}SL:U),R,0,0,[xl,xh,yl,yh]
S:Lbh1750.Bh1750GetIlluminance$sloc0$0_1$0({2}SI:U),B,1,-2
S:Lbh1750.Bh1750GetIlluminance$sloc1$0_1$0({4}SL:U),B,1,-4
T:Fbh1750$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fbh1750$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fbh1750$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fbh1750$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cInterruptSysTick$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cRead$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWrite$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWriteRead$0_0$0({2}DF,SC:U),C,0,0
M:stm8l15x_it
F:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,255,0
F:G$FLASH_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,1,0
F:G$DMA1_CHANNEL0_1_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,2,0
F:G$DMA1_CHANNEL2_3_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,3,0
F:G$EXTIE_F_PVD_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,5,0
F:G$EXTIB_G_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,6,0
F:G$EXTID_H_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,7,0
F:G$EXTI1_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,9,0
F:G$EXTI2_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,10,0
F:G$EXTI3_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,11,0
F:G$EXTI4_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,12,0
F:G$EXTI5_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,13,0
F:G$EXTI6_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,14,0
F:G$EXTI7_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,15,0
F:G$LCD_AES_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,16,0
F:G$SWITCH_CSS_BREAK_DAC_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,17,0
F:G$TIM2_UPD_OVF_TRG_BRK_USART2_TX_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,19,0
F:G$TIM2_CC_USART2_RX_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,20,0
F:G$TIM3_UPD_OVF_TRG_BRK_USART3_TX_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,21,0
F:G$TIM3_CC_USART3_RX_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,22,0
F:G$TIM1_UPD_OVF_TRG_COM_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,23,0
F:G$TIM1_CC_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,24,0
F:G$SPI1_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,26,0
F:G$USART1_TX_TIM5_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,27,0
F:G$USART1_RX_TIM5_CC_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,28,0
T:Fstm8l15x_it$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fstm8l15x_it$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fstm8l15x_it$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8l15x_it$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CSSLSE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI0_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_COMP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_TRG_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C1_SPI2_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
M:application
F:G$AppInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lapplication.AppInit$Res$1_0$685({1}SC:U),R,0,0,[a]
F:G$AppLoop$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lapplication.AppLoop$Len$1_0$688({1}SC:U),R,0,0,[]
S:Lapplication.AppLoop$sloc0$0_1$0({1}SC:U),B,1,-1
F:G$AppInterruptRTC$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$AppInterruptSysTick$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$AppInterruptTransmit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$AppInterruptReceive$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$AppInterruptSyncWord$0_0$0({2}DF,SV:S),C,0,0,0,0,0
F:Fapplication$PrintUInt16$0_0$0({2}DF,SV:S),Z,0,8,0,0,0
S:Lapplication.PrintUInt16$Name$1_0$712({2}DG,SC:U),B,1,2
S:Lapplication.PrintUInt16$Value$1_0$712({2}SI:U),B,1,4
S:Lapplication.PrintUInt16$Ptr$1_0$713({2}DG,SC:U),R,0,0,[xl,xh]
S:Lapplication.PrintUInt16$Text$1_0$713({8}DA8d,SC:U),B,1,-10
S:Lapplication.PrintUInt16$sloc0$0_1$0({2}SI:U),B,1,-2
F:Fapplication$LowPowerHalt$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fapplication$SetLowPowerTimer$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lapplication.SetLowPowerTimer$Interval$1_0$718({2}SI:U),B,1,2
F:Fapplication$SendAckToClient$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fapplication$CopySwap16$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Lapplication.CopySwap16$Dest_$1_0$723({2}DG,SV:S),B,1,2
S:Lapplication.CopySwap16$Source_$1_0$723({2}DG,SV:S),B,1,4
S:Lapplication.CopySwap16$Dest$1_0$724({2}DG,SC:U),R,0,0,[xl,xh]
S:Lapplication.CopySwap16$Source$1_0$724({2}DG,SC:U),R,0,0,[yl,yh]
S:Lapplication.CopySwap16$sloc0$0_1$0({2}DG,SC:U),B,1,-2
F:Fapplication$SendSensorData$0_0$0({2}DF,SV:S),Z,0,32,0,0,0
S:Lapplication.SendSensorData$Sensor$1_0$726({32}STTSensor:S),B,1,-32
T:Fapplication$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({18}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({20}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({21}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({29}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({30}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({31}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({32}S:S$OISR$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$DMAR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$BEEP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RSERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DER$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({8}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({9}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$COMP_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CSR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CSR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$CSR5$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$__00000000[({0}S:S$RTC_HourFormat$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_AsynchPrediv$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_SynchPrediv$0_0$0({2}SI:U),Z,0,0)]
T:Fapplication$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CONF1$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED$0_0$0({4}DA4d,SC:U),Z,0,0)({10}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({11}S:S$CONF2$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$__00000001[({0}S:S$RTC_Hours$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Minutes$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Seconds$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_H12$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$__00000002[({0}S:S$RTC_WeekDay$0_0$0({1}SC:U),Z,0,0)({1}S:S$RTC_Month$0_0$0({1}SC:U),Z,0,0)({2}S:S$RTC_Date$0_0$0({1}SC:U),Z,0,0)({3}S:S$RTC_Year$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$__00000003[({0}S:S$RTC_AlarmTime$0_0$0({4}ST__00000001:S),Z,0,0)({4}S:S$RTC_AlarmMask$0_0$0({1}SC:U),Z,0,0)({5}S:S$RTC_AlarmDateWeekDaySel$0_0$0({1}SC:U),Z,0,0)({6}S:S$RTC_AlarmDateWeekDay$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$__00000004[({0}S:S$Checksum$0_0$0({1}SC:U),Z,0,0)({1}S:S$Schema$0_0$0({1}SC:U),Z,0,0)({2}S:S$MyAddr$0_0$0({1}SC:U),Z,0,0)({3}S:S$GwAddr$0_0$0({1}SC:U),Z,0,0)({4}S:S$RfOsc$0_0$0({1}SC:U),Z,0,0)({5}S:S$RfPower$0_0$0({1}SC:U),Z,0,0)({6}S:S$RfChannel$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$TAck[({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)]
T:Fapplication$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$IRTIM_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$USART_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$THeader[({0}S:S$TxAddr$0_0$0({1}SC:U),Z,0,0)({1}S:S$RxAddr$0_0$0({1}SC:U),Z,0,0)({2}S:S$MsgId$0_0$0({1}SC:U),Z,0,0)({3}S:S$Flag$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$RI_struct[({0}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({1}S:S$ICR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IOIR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IOIR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IOIR3$0_0$0({1}SC:U),Z,0,0)({6}S:S$IOCMR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$IOCMR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$IOCMR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$IOSR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$IOSR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$IOSR3$0_0$0({1}SC:U),Z,0,0)({12}S:S$IOGCR$0_0$0({1}SC:U),Z,0,0)({13}S:S$ASCR1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ASCR2$0_0$0({1}SC:U),Z,0,0)({15}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({16}S:S$RESERVED1$0_0$0({16}DA16d,SC:U),Z,0,0)({32}S:S$CR$0_0$0({1}SC:U),Z,0,0)({33}S:S$IOMR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$IOMR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$IOMR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$IOMR4$0_0$0({1}SC:U),Z,0,0)({37}S:S$IOIR4$0_0$0({1}SC:U),Z,0,0)({38}S:S$IOCMR4$0_0$0({1}SC:U),Z,0,0)({39}S:S$IOSR4$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$TConfig[({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)({4}S:S$Power$0_0$0({1}SC:U),Z,0,0)({5}S:S$DataRate$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$OAR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$PECR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$DAC_struct[({0}S:S$CH1CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CH1CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CH2CR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$CH2CR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWTRIGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED0$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$CH1RDHRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CH1RDHRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$CH1LDHRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CH1LDHRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({2}DA2d,SC:U),Z,0,0)({16}S:S$CH1DHR8$0_0$0({1}SC:U),Z,0,0)({17}S:S$RESERVED3$0_0$0({3}DA3d,SC:U),Z,0,0)({20}S:S$CH2RDHRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$CH2RDHRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED4$0_0$0({2}DA2d,SC:U),Z,0,0)({24}S:S$CH2LDHRH$0_0$0({1}SC:U),Z,0,0)({25}S:S$CH2LDHRL$0_0$0({1}SC:U),Z,0,0)({26}S:S$RESERVED5$0_0$0({2}DA2d,SC:U),Z,0,0)({28}S:S$CH2DHR8$0_0$0({1}SC:U),Z,0,0)({29}S:S$RESERVED6$0_0$0({3}DA3d,SC:U),Z,0,0)({32}S:S$DCH1RDHRH$0_0$0({1}SC:U),Z,0,0)({33}S:S$DCH1RDHRL$0_0$0({1}SC:U),Z,0,0)({34}S:S$DCH2RDHRH$0_0$0({1}SC:U),Z,0,0)({35}S:S$DCH2RDHRL$0_0$0({1}SC:U),Z,0,0)({36}S:S$DCH1LDHRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DCH1LDHRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$DCH2LDHRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$DCH2LDHRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$DCH1DHR8$0_0$0({1}SC:U),Z,0,0)({41}S:S$DCH2DHR8$0_0$0({1}SC:U),Z,0,0)({42}S:S$RESERVED7$0_0$0({2}DA2d,SC:U),Z,0,0)({44}S:S$CH1DORH$0_0$0({1}SC:U),Z,0,0)({45}S:S$CH1DORL$0_0$0({1}SC:U),Z,0,0)({46}S:S$RESERVED8$0_0$0({2}DA2d,SC:U),Z,0,0)({48}S:S$CH2DORH$0_0$0({1}SC:U),Z,0,0)({49}S:S$CH2DORL$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$ADC_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({6}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({7}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({8}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$SQR$0_0$0({4}DA4d,SC:U),Z,0,0)({14}S:S$TRIGR$0_0$0({4}DA4d,SC:U),Z,0,0)]
T:Fapplication$TData[({0}S:S$Buffer$0_0$0({32}DA32d,SC:U),Z,0,0)({0}S:S$Ack$0_0$0({4}STTAck:S),Z,0,0)({0}S:S$Config$0_0$0({6}STTConfig:S),Z,0,0)({0}S:S$Sensor$0_0$0({32}STTSensor:S),Z,0,0)({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)]
T:Fapplication$TSensor[({0}S:S$Header$0_0$0({4}STTHeader:S),Z,0,0)({4}S:S$Temperature$0_0$0({2}SI:S),Z,0,0)({6}S:S$TemperatureEx$0_0$0({16}DA8d,SI:S),Z,0,0)({22}S:S$Flag$0_0$0({2}SI:U),Z,0,0)({24}S:S$Voltage$0_0$0({2}SI:U),Z,0,0)({26}S:S$Pressure$0_0$0({2}SI:U),Z,0,0)({28}S:S$Humidity$0_0$0({2}SI:U),Z,0,0)({30}S:S$Illuminance$0_0$0({2}SI:U),Z,0,0)]
T:Fapplication$CSSLSE_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$SYSCFG_struct[({0}S:S$RMPCR3$0_0$0({1}SC:U),Z,0,0)({1}S:S$RMPCR1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RMPCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$DMA_struct[({0}S:S$GCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$GIR1$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$LCD_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$FRQ$0_0$0({1}SC:U),Z,0,0)({4}S:S$PM$0_0$0({6}DA6d,SC:U),Z,0,0)({10}S:S$RESERVED1$0_0$0({2}DA2d,SC:U),Z,0,0)({12}S:S$RAM$0_0$0({22}DA22d,SC:U),Z,0,0)({34}S:S$RESERVED2$0_0$0({13}DA13d,SC:U),Z,0,0)({47}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$TStatus[({0}S:S$Mode1$0_0$0({1}SC:U),Z,0,0)({1}S:S$Mode2$0_0$0({1}SC:U),Z,0,0)({2}S:S$DevStatus$0_0$0({1}SC:U),Z,0,0)({3}S:S$IntStatus1$0_0$0({1}SC:U),Z,0,0)({4}S:S$IntStatus2$0_0$0({1}SC:U),Z,0,0)({5}S:S$IntEnable1$0_0$0({1}SC:U),Z,0,0)({6}S:S$IntEnable2$0_0$0({1}SC:U),Z,0,0)({7}S:S$Spare$0_0$0({1}DA1d,SC:U),Z,0,0)]
T:Fapplication$AES_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DINR$0_0$0({1}SC:U),Z,0,0)({3}S:S$DOUTR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$CLK_struct[({0}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CRTCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICKCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({6}S:S$ECKCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SCSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({9}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({10}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CBEEPR$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSICALR$0_0$0({1}SC:U),Z,0,0)({13}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({14}S:S$HSIUNLCKR$0_0$0({1}SC:U),Z,0,0)({15}S:S$REGCSR$0_0$0({1}SC:U),Z,0,0)({16}S:S$PCKENR3$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$WFE_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR4$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$RTC_struct[({0}S:S$TR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$TR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$TR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED0$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$DR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({12}S:S$ISR1$0_0$0({1}SC:U),Z,0,0)({13}S:S$ISR2$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({15}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({16}S:S$SPRERH$0_0$0({1}SC:U),Z,0,0)({17}S:S$SPRERL$0_0$0({1}SC:U),Z,0,0)({18}S:S$APRER$0_0$0({1}SC:U),Z,0,0)({19}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({20}S:S$WUTRH$0_0$0({1}SC:U),Z,0,0)({21}S:S$WUTRL$0_0$0({1}SC:U),Z,0,0)({22}S:S$RESERVED6$0_0$0({1}SC:U),Z,0,0)({23}S:S$SSRH$0_0$0({1}SC:U),Z,0,0)({24}S:S$SSRL$0_0$0({1}SC:U),Z,0,0)({25}S:S$WPR$0_0$0({1}SC:U),Z,0,0)({26}S:S$SHIFTRH$0_0$0({1}SC:U),Z,0,0)({27}S:S$SHIFTRL$0_0$0({1}SC:U),Z,0,0)({28}S:S$ALRMAR1$0_0$0({1}SC:U),Z,0,0)({29}S:S$ALRMAR2$0_0$0({1}SC:U),Z,0,0)({30}S:S$ALRMAR3$0_0$0({1}SC:U),Z,0,0)({31}S:S$ALRMAR4$0_0$0({1}SC:U),Z,0,0)({32}S:S$RESERVED7$0_0$0({4}DA4d,SC:U),Z,0,0)({36}S:S$ALRMASSRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$ALRMASSRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$ALRMASSMSKR$0_0$0({1}SC:U),Z,0,0)({39}S:S$RESERVED8$0_0$0({3}DA3d,SC:U),Z,0,0)({42}S:S$CALRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$CALRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$TCR1$0_0$0({1}SC:U),Z,0,0)({45}S:S$TCR2$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$DMA_Channel_struct[({0}S:S$CCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSPR$0_0$0({1}SC:U),Z,0,0)({2}S:S$CNBTR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CPARH$0_0$0({1}SC:U),Z,0,0)({4}S:S$CPARL$0_0$0({1}SC:U),Z,0,0)({5}S:S$CM0EAR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CM0ARH$0_0$0({1}SC:U),Z,0,0)({7}S:S$CM0ARL$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$TIM_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DER$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({22}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$OPT_struct[({0}S:S$ROP$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$UBC$0_0$0({1}SC:U),Z,0,0)({3}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({4}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED4$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED5$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCODESIZE$0_0$0({1}SC:U),Z,0,0)({8}S:S$WDG$0_0$0({1}SC:U),Z,0,0)({9}S:S$XTSTARTUP$0_0$0({1}SC:U),Z,0,0)({10}S:S$BOR$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$PWR_struct[({0}S:S$CSR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CSR2$0_0$0({1}SC:U),Z,0,0)]
T:Fapplication$RST_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
S:Fapplication$Rssi$0_0$0({1}SC:U),E,0,0
S:Fapplication$AckCount$0_0$0({1}SC:U),E,0,0
S:Fapplication$AckTimer$0_0$0({1}SC:U),E,0,0
S:Fapplication$Temperature$0_0$0({2}SI:S),E,0,0
S:Fapplication$Voltage$0_0$0({2}SI:U),E,0,0
S:Fapplication$Humidity$0_0$0({2}SI:U),E,0,0
S:Fapplication$Illuminance$0_0$0({2}SI:U),E,0,0
S:Fapplication$State$0_0$0({1}SC:U),E,0,0
S:Fapplication$Data$0_0$0({32}STTData:S),E,0,0
S:G$_print_format$0_0$0({2}DF,SI:S),C,0,0
S:G$printf_small$0_0$0({2}DF,SV:S),C,0,0
S:G$printf$0_0$0({2}DF,SI:S),C,0,0
S:G$vprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$sprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$vsprintf$0_0$0({2}DF,SI:S),C,0,0
S:G$puts$0_0$0({2}DF,SI:S),C,0,0
S:G$getchar$0_0$0({2}DF,SI:S),C,0,0
S:G$putchar$0_0$0({2}DF,SI:S),C,0,0
S:G$memccpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$memmove$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strcpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncpy$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strncat$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strdup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strndup$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strcmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strncmp$0_0$0({2}DF,SI:S),C,0,0
S:G$strxfrm$0_0$0({2}DF,SI:U),C,0,0
S:G$memchr$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strcspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strpbrk$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strrchr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strspn$0_0$0({2}DF,SI:U),C,0,0
S:G$strstr$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$strtok$0_0$0({2}DF,DG,SC:U),C,0,0
S:G$memset$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$strlen$0_0$0({2}DF,SI:U),C,0,0
S:G$__memcpy$0_0$0({2}DF,DG,SV:S),C,0,0
S:G$ADC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SoftwareStartConv$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ExternalTrigConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogChannelSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogThresholdsConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_AnalogWatchdogConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_TempSensorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_VrefintCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ChannelCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SamplingTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_OperationModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubData$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_WriteSubKey$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ReadSubData$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ReadSubKey$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$AES_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$AES_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSClockToTIMConnectCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySytemDeglitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_SYSCLKDivConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKSourceSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_BEEPClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSEClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_RTCCLKSwitchOnLSEFailureEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HaltConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_MainRegulatorCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintToCOMP1Connect$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_EdgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetOutputLevel$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_WindowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_VrefintOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_SchmittTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_TriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$COMP_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$COMP_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_DualSoftwareTriggerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_WaveGenerationCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetNoiseWaveLFSR$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetTriangleWaveAmplitude$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel1Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetChannel2Data$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_SetDualChannelData$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetDataOutputValue$0_0$0({2}DF,SI:U),C,0,0
S:G$DAC_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DAC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DAC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GlobalCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetTimeOut$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_SetCurrDataCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetCurrDataCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$DMA_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$DMA_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPinSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SelectPort$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetHalfPortSelection$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetPortSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetPinSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetPortSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_PowerWaitModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetCodeSize$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_GetReadOutProtectionStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_PowerRunModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetPowerStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteBit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_SetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ResetBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ToggleBits$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputDataBit$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ARPCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_OwnAddress2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DualAddressCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AckPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SMBusAlertConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_PECPositionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetPEC$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_TransmitPEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CalculatePEC$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DMALastTransferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReadRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_HighSinkODCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IRTIM_GetStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$IRTIM_GetHighSinkODStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PortMaskConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_HighDriveCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PulseOnDurationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_DeadTimeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_BlinkConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ContrastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_WriteRAM$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_PageSelect$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$LCD_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$LCD_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_FastWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_UltraLowPowerCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDGetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$PWR_PVDClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$PWR_PVDClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GPOutputEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_DeInit$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_StructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WriteProtectionCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_EnterInitMode$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ExitInitMode$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_WaitForSynchro$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_RatioCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_BypassShadowCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetTime$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_TimeStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetTime$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetSubSecond$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_SetDate$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DateStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetDate$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmStructInit$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetAlarm$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_AlarmCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_AlarmSubSecondConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_WakeUpClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SetWakeUpCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetWakeUpCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$RTC_WakeUpCmd$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_DayLightSavingConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetStoreOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_OutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_SynchroShiftConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_SmoothCalibConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_CalibOutputConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_CalibOutputCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperLevelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperFilterConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperSamplingFreqConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperPinsPrechargeDuration$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_TamperCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$RTC_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RTC_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RITIMInputCaptureConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIAnalogSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIIOSwitchConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_RIResistorConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPPinConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SYSCFG_REMAPDMAChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC1Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC2Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC3Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ClearOC4Ref$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCREFClear$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM3_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM3_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM3_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_BKRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM5_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM5_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectCCDMA$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM5_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ClockInit$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$USART_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_DMACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$USART_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$USART_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_WakeUpSourceEventCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$WFE_GetWakeUpSourceEventStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$HAL_MsDelay$0_0$0({2}DF,SV:S),C,0,0
S:G$AdcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AdcGetVoltage$0_0$0({2}DF,SI:U),C,0,0
S:G$NvDataInit$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataLock$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataUnlock$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataErase$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataUpdateChecksum$0_0$0({2}DF,SV:S),C,0,0
S:G$NvDataCheckChecksum$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cInterruptSysTick$0_0$0({2}DF,SV:S),C,0,0
S:G$I2cRead$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWrite$0_0$0({2}DF,SC:U),C,0,0
S:G$I2cWriteRead$0_0$0({2}DF,SC:U),C,0,0
S:G$Si7021Init$0_0$0({2}DF,SC:U),C,0,0
S:G$Si7021Kick$0_0$0({2}DF,SV:S),C,0,0
S:G$Si7021GetHumidity$0_0$0({2}DF,SI:U),C,0,0
S:G$Si7021GetTemperature$0_0$0({2}DF,SI:S),C,0,0
S:G$Bh1750Init$0_0$0({2}DF,SC:U),C,0,0
S:G$Bh1750Kick$0_0$0({2}DF,SV:S),C,0,0
S:G$Bh1750GetIlluminance$0_0$0({2}DF,SI:U),C,0,0
S:G$SpiInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteRead$0_0$0({2}DF,SC:U),C,0,0
S:G$SpiReadBuffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteBuffer$0_0$0({2}DF,SV:S),C,0,0
S:G$SpiWriteReadBufffer$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Interrupt$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Init$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432SetMode$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Idle$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Standby$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Receive$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ClearRxFifo$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ClearTxFifo$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432Transmit$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432SetChannel$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432SetDataRate$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ReadStatus$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432SetWakeUpTimer$0_0$0({2}DF,SV:S),C,0,0
S:G$WriteRegister$0_0$0({2}DF,SV:S),C,0,0
S:G$Si4432ReadRssi$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432GetChannel$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432ReadRxPacket$0_0$0({2}DF,SC:U),C,0,0
S:G$Si4432GetVoltage$0_0$0({2}DF,SI:U),C,0,0
S:G$Si4432GetTemperature$0_0$0({2}DF,SI:S),C,0,0
S:G$AppInterruptSyncWord$0_0$0({2}DF,SV:S),C,0,0
S:Fapplication$CopySwap16$0_0$0({2}DF,SV:S),C,0,0
S:Fapplication$__str_0$0_0$0({18}DA18d,SC:U),D,0,0
S:Fapplication$__str_1$0_0$0({9}DA9d,SC:U),D,0,0
S:Fapplication$__str_2$0_0$0({9}DA9d,SC:U),D,0,0
S:Fapplication$__str_3$0_0$0({8}DA8d,SC:U),D,0,0
S:Fapplication$__str_4$0_0$0({10}DA10d,SC:U),D,0,0
S:Fapplication$__str_5$0_0$0({12}DA12d,SC:U),D,0,0
S:Fapplication$__str_6$0_0$0({20}DA20d,SC:U),D,0,0
S:Fapplication$__str_7$0_0$0({3}DA3d,SC:U),D,0,0
S:Fapplication$__str_8$0_0$0({3}DA3d,SC:U),D,0,0
S:Fapplication$__str_9$0_0$0({3}DA3d,SC:U),D,0,0
S:Fapplication$__str_10$0_0$0({3}DA3d,SC:U),D,0,0
S:Fapplication$__str_11$0_0$0({3}DA3d,SC:U),D,0,0
S:Fapplication$__str_12$0_0$0({8}DA8d,SC:U),D,0,0
S:Fapplication$__str_13$0_0$0({19}DA19d,SC:U),D,0,0
S:Fapplication$__str_14$0_0$0({11}DA11d,SC:U),D,0,0
S:Fapplication$__str_15$0_0$0({8}DA8d,SC:U),D,0,0
L:G$SysTick$0_0$0:1
L:Fi2c$I2cTout$0_0$0:5
L:Fapplication$Rssi$0_0$0:7
L:Fapplication$AckCount$0_0$0:8
L:Fapplication$AckTimer$0_0$0:9
L:Fapplication$Temperature$0_0$0:A
L:Fapplication$Voltage$0_0$0:C
L:Fapplication$Humidity$0_0$0:E
L:Fapplication$Illuminance$0_0$0:10
L:Fapplication$State$0_0$0:12
L:Fapplication$Data$0_0$0:13
L:Fnvdata$__str_0$0_0$0:8090
L:Fsi4432$RxMask$0_0$0:809E
L:Fsi4432$RxHeader$0_0$0:80A2
L:Fsi4432$SyncWord$0_0$0:80A6
L:Fsi4432$FreqData$0_0$0:80AA
L:Fsi4432$RateData$0_0$0:8179
L:Fsi4432$__str_0$0_0$0:8251
L:Fapplication$__str_0$0_0$0:826E
L:G$SYSDivFactor$0_0$0:8301
L:C$main.c$17$0_0$680:8306
L:C$main.c$19$1_0$680:8306
L:G$main$0$0:8306
L:C$main.c$20$1_0$680:8309
L:C$main.c$21$1_0$680:830C
L:C$main.c$22$1_0$680:830F
L:C$main.c$23$1_0$680:8312
L:C$main.c$25$1_0$680:8315
L:C$main.c$26$1_0$680:8318
L:C$main.c$28$2_0$681:8318
L:C$main.c$30$1_0$680:831D
L:XG$main$0$0:831D
L:C$main.c$32$1_0$683:831E
L:C$main.c$34$1_0$683:831E
L:G$getchar$0$0:831E
L:C$main.c$38$1_0$683:832E
L:C$main.c$39$1_0$683:8338
L:XG$getchar$0$0:8338
L:C$main.c$41$1_0$686:8339
L:C$main.c$43$1_0$686:8339
L:G$putchar$0$0:8339
L:C$main.c$45$1_0$686:8345
L:C$main.c$48$1_0$686:8355
L:C$main.c$51$1_0$686:8365
L:C$main.c$52$1_0$686:8366
L:XG$putchar$0$0:8366
L:C$main.c$54$1_0$690:8367
L:G$HAL_MsDelay$0$0:8367
L:C$main.c$56$1_0$690:8369
L:C$main.c$57$1_0$690:8380
L:C$main.c$59$2_0$691:838D
L:C$main.c$61$1_0$690:8392
L:XG$HAL_MsDelay$0$0:8392
L:C$main.c$63$1_0$693:8393
L:G$RTC_CSSLSE_IRQHandler$0$0:8393
L:C$main.c$65$1_0$693:8394
L:C$main.c$66$1_0$693:8397
L:C$main.c$67$1_0$693:839F
L:XG$RTC_CSSLSE_IRQHandler$0$0:839F
L:C$main.c$69$1_0$695:83A0
L:G$EXTI0_IRQHandler$0$0:83A0
L:C$main.c$71$1_0$695:83A1
L:C$main.c$72$1_0$695:83A4
L:C$main.c$73$1_0$695:83AC
L:XG$EXTI0_IRQHandler$0$0:83AC
L:C$main.c$75$1_0$697:83AD
L:G$TIM4_UPD_OVF_TRG_IRQHandler$0$0:83AD
L:C$main.c$77$1_0$697:83AE
L:C$main.c$78$1_0$697:83C1
L:C$main.c$79$1_0$697:83C4
L:C$main.c$80$1_0$697:83C7
L:C$main.c$81$1_0$697:83CD
L:XG$TIM4_UPD_OVF_TRG_IRQHandler$0$0:83CD
L:C$main.c$83$1_0$699:83CE
L:C$main.c$85$1_0$699:83CE
L:Fmain$CLK_Config$0$0:83CE
L:C$main.c$86$1_0$699:83D4
L:XFmain$CLK_Config$0$0:83D4
L:C$main.c$88$1_0$701:83D5
L:C$main.c$90$1_0$701:83D5
L:Fmain$RTC_Config$0$0:83D5
L:C$main.c$91$1_0$701:83DD
L:C$main.c$95$1_0$701:83E7
L:C$main.c$97$1_0$701:83EF
L:C$main.c$98$1_0$701:83F5
L:C$main.c$99$1_0$701:8400
L:XFmain$RTC_Config$0$0:8400
L:C$main.c$101$1_0$704:8401
L:C$main.c$112$1_0$704:8401
L:Fmain$TIM4_Config$0$0:8401
L:C$main.c$114$1_0$704:8409
L:C$main.c$115$1_0$704:8411
L:C$main.c$116$1_0$704:8417
L:C$main.c$117$1_0$704:841F
L:C$main.c$118$1_0$704:8425
L:XFmain$TIM4_Config$0$0:8425
L:C$main.c$120$1_0$706:8426
L:C$main.c$122$1_0$706:8426
L:Fmain$UART_Config$0$0:8426
L:C$main.c$124$1_0$706:842E
L:C$main.c$125$1_0$706:843B
L:C$main.c$127$1_0$706:8448
L:C$main.c$129$1_0$706:8453
L:C$main.c$130$1_0$706:846C
L:C$main.c$131$1_0$706:8477
L:XFmain$UART_Config$0$0:8477
L:C$main.c$133$1_0$708:8478
L:C$main.c$135$1_0$708:8478
L:Fmain$GPIO_Config$0$0:8478
L:C$main.c$136$1_0$708:8485
L:C$main.c$137$1_0$708:8492
L:C$main.c$138$1_0$708:849F
L:XFmain$GPIO_Config$0$0:849F
L:C$i2c.c$14$0_0$636:84A0
L:C$i2c.c$16$1_0$636:84A0
L:G$I2cInit$0$0:84A0
L:C$i2c.c$18$1_0$636:84A8
L:C$i2c.c$19$1_0$636:84B5
L:C$i2c.c$21$1_0$636:84C2
L:C$i2c.c$22$1_0$636:84DF
L:C$i2c.c$23$1_0$636:84EE
L:C$i2c.c$24$1_0$636:84F9
L:XG$I2cInit$0$0:84F9
L:C$i2c.c$26$1_0$638:84FA
L:C$i2c.c$28$1_0$638:84FA
L:G$I2cWriteRead$0$0:84FA
L:C$i2c.c$29$1_0$638:850A
L:C$i2c.c$31$2_0$639:850D
L:C$i2c.c$34$1_0$638:851C
L:C$i2c.c$35$1_0$638:851D
L:XG$I2cWriteRead$0$0:851D
L:C$i2c.c$37$1_0$641:851E
L:G$I2cRead$0$0:851E
L:C$i2c.c$39$1_0$641:851F
L:C$i2c.c$42$1_0$641:8525
L:C$i2c.c$44$2_0$642:8531
L:C$i2c.c$45$2_0$642:8535
L:C$i2c.c$49$1_0$641:8543
L:C$i2c.c$52$1_0$641:8547
L:C$i2c.c$53$1_0$641:854B
L:C$i2c.c$58$1_0$641:8556
L:C$i2c.c$60$2_0$645:855B
L:C$i2c.c$62$1_0$641:8562
L:C$i2c.c$67$1_0$641:856E
L:C$i2c.c$69$2_0$647:8577
L:C$i2c.c$70$1_0$641:857A
L:C$i2c.c$72$3_0$648:858C
L:C$i2c.c$75$3_0$648:8599
L:C$i2c.c$76$3_0$648:859E
L:C$i2c.c$79$1_0$641:85A2
L:C$i2c.c$82$2_0$647:85B0
L:C$i2c.c$83$2_0$647:85B8
L:C$i2c.c$84$2_0$647:85B9
L:C$i2c.c$85$2_0$647:85C2
L:C$i2c.c$86$2_0$647:85C6
L:C$i2c.c$87$2_0$647:85CF
L:C$i2c.c$88$2_0$647:85D0
L:C$i2c.c$91$2_0$647:85DC
L:C$i2c.c$44$1_0$641:85E5
L:C$i2c.c$95$2_0$652:85E8
L:C$i2c.c$97$3_0$653:85F0
L:C$i2c.c$98$3_0$653:85F5
L:C$i2c.c$99$3_0$653:85F6
L:C$i2c.c$100$3_0$653:85F9
L:C$i2c.c$101$3_0$653:8601
L:C$i2c.c$102$3_0$653:8602
L:C$i2c.c$105$3_0$653:860E
L:C$i2c.c$106$3_0$653:860F
L:C$i2c.c$107$3_0$653:8613
L:C$i2c.c$108$3_0$653:861C
L:C$i2c.c$109$3_0$653:861D
L:C$i2c.c$113$3_0$655:8625
L:C$i2c.c$114$3_0$655:862A
L:C$i2c.c$115$3_0$655:862B
L:C$i2c.c$116$3_0$655:862E
L:C$i2c.c$117$3_0$655:8636
L:C$i2c.c$118$3_0$655:8637
L:C$i2c.c$121$3_0$655:8643
L:C$i2c.c$126$1_0$641:8649
L:C$i2c.c$129$1_0$641:8655
L:C$i2c.c$131$1_0$641:8659
L:C$i2c.c$132$1_0$641:8665
L:XG$I2cRead$0$0:8665
L:C$i2c.c$134$1_0$659:8666
L:G$I2cWrite$0$0:8666
L:C$i2c.c$138$1_0$659:8667
L:C$i2c.c$140$1_0$659:866D
L:C$i2c.c$142$2_0$660:8679
L:C$i2c.c$143$2_0$660:867D
L:C$i2c.c$148$1_0$659:868B
L:C$i2c.c$149$1_0$659:868F
L:C$i2c.c$152$1_0$659:869A
L:C$i2c.c$154$1_0$659:869C
L:C$i2c.c$156$2_0$663:86A1
L:C$i2c.c$158$1_0$659:86A7
L:C$i2c.c$161$1_0$659:86B3
L:C$i2c.c$162$1_0$659:86B5
L:C$i2c.c$164$1_0$659:86B8
L:C$i2c.c$166$3_0$666:86C0
L:C$i2c.c$169$3_0$666:86CA
L:C$i2c.c$164$2_0$665:86D5
L:C$i2c.c$172$1_0$659:86D9
L:C$i2c.c$175$1_0$659:86EB
L:C$i2c.c$177$1_0$659:86ED
L:C$i2c.c$178$1_0$659:86F1
L:C$i2c.c$182$1_0$659:86FD
L:C$i2c.c$183$1_0$659:8709
L:XG$I2cWrite$0$0:8709
L:C$i2c.c$185$1_0$671:870A
L:C$i2c.c$187$1_0$671:870A
L:G$I2C1_SPI2_IRQHandler$0$0:870A
L:C$i2c.c$188$1_0$671:870E
L:C$i2c.c$189$1_0$671:8712
L:C$i2c.c$190$1_0$671:8716
L:XG$I2C1_SPI2_IRQHandler$0$0:8716
L:C$i2c.c$192$1_0$673:8717
L:C$i2c.c$194$1_0$673:8717
L:G$I2cInterruptSysTick$0$0:8717
L:C$i2c.c$196$2_0$674:871C
L:C$i2c.c$198$1_0$673:8723
L:XG$I2cInterruptSysTick$0$0:8723
L:C$spi.c$4$0_0$636:8724
L:C$spi.c$6$1_0$636:8724
L:G$SpiInit$0$0:8724
L:C$spi.c$7$1_0$636:8731
L:C$spi.c$8$1_0$636:873E
L:C$spi.c$10$1_0$636:874B
L:C$spi.c$12$1_0$636:8753
L:C$spi.c$16$1_0$636:876C
L:C$spi.c$17$1_0$636:8777
L:XG$SpiInit$0$0:8777
L:C$spi.c$19$1_0$638:8778
L:C$spi.c$23$1_0$638:8778
L:G$SpiWriteRead$0$0:8778
L:C$spi.c$25$1_0$638:8786
L:C$spi.c$26$1_0$638:8792
L:C$spi.c$28$1_0$638:87A0
L:C$spi.c$42$1_0$638:87A8
L:XG$SpiWriteRead$0$0:87A8
L:C$spi.c$44$1_0$641:87A9
L:G$SpiReadBuffer$0$0:87A9
L:C$spi.c$49$3_0$642:87B2
L:C$spi.c$47$2_0$641:87C3
L:C$spi.c$51$2_0$641:87C8
L:XG$SpiReadBuffer$0$0:87C8
L:C$spi.c$53$2_0$645:87C9
L:G$SpiWriteBuffer$0$0:87C9
L:C$spi.c$58$3_0$646:87D2
L:C$spi.c$56$2_0$645:87DF
L:C$spi.c$60$2_0$645:87E4
L:XG$SpiWriteBuffer$0$0:87E4
L:C$spi.c$62$2_0$649:87E5
L:G$SpiWriteReadBuffer$0$0:87E5
L:C$spi.c$67$3_0$650:87EE
L:C$spi.c$65$2_0$649:87FF
L:C$spi.c$69$2_0$649:8804
L:XG$SpiWriteReadBuffer$0$0:8804
L:C$adc.c$4$0_0$633:8805
L:C$adc.c$6$1_0$633:8805
L:G$AdcInit$0$0:8805
L:C$adc.c$8$1_0$633:880D
L:C$adc.c$9$1_0$633:881C
L:C$adc.c$10$1_0$633:8829
L:XG$AdcInit$0$0:8829
L:C$adc.c$12$1_0$635:882A
L:G$AdcGetVoltage$0$0:882A
L:C$adc.c$16$1_0$635:882B
L:C$adc.c$17$1_0$635:8836
L:C$adc.c$18$1_0$635:883C
L:C$adc.c$19$1_0$635:8844
L:C$adc.c$20$1_0$635:8853
L:C$adc.c$21$1_0$635:885B
L:C$adc.c$24$1_0$635:8869
L:C$adc.c$25$1_0$635:8874
L:C$adc.c$26$1_0$635:8883
L:C$adc.c$27$1_0$635:8889
L:C$adc.c$29$1_0$635:8894
L:C$adc.c$30$1_0$635:88B3
L:XG$AdcGetVoltage$0$0:88B3
L:C$nvdata.c$5$0_0$637:88B4
L:C$nvdata.c$7$1_0$637:88B4
L:G$NvDataInit$0$0:88B4
L:C$nvdata.c$9$1_0$637:88B7
L:C$nvdata.c$11$2_0$638:88C0
L:C$nvdata.c$13$2_0$638:88C8
L:C$nvdata.c$14$2_0$638:88CB
L:C$nvdata.c$16$2_0$638:88CE
L:C$nvdata.c$17$2_0$638:88D2
L:C$nvdata.c$18$2_0$638:88D6
L:C$nvdata.c$19$2_0$638:88DA
L:C$nvdata.c$20$2_0$638:88DE
L:C$nvdata.c$21$2_0$638:88E2
L:C$nvdata.c$22$2_0$638:88E6
L:C$nvdata.c$23$2_0$638:88E9
L:C$nvdata.c$25$1_0$637:88EC
L:XG$NvDataInit$0$0:88EC
L:C$nvdata.c$27$1_0$640:88ED
L:C$nvdata.c$29$1_0$640:88ED
L:G$NvDataLock$0$0:88ED
L:C$nvdata.c$30$1_0$640:88F3
L:XG$NvDataLock$0$0:88F3
L:C$nvdata.c$32$1_0$642:88F4
L:C$nvdata.c$34$1_0$642:88F4
L:G$NvDataUnlock$0$0:88F4
L:C$nvdata.c$35$1_0$642:88FA
L:XG$NvDataUnlock$0$0:88FA
L:C$nvdata.c$37$1_0$645:88FB
L:G$NvDataErase$0$0:88FB
L:C$nvdata.c$44$3_0$646:88FC
L:C$nvdata.c$42$2_0$645:8902
L:C$nvdata.c$46$2_0$645:8907
L:XG$NvDataErase$0$0:8907
L:C$nvdata.c$48$2_0$648:8908
L:G$NvDataUpdateChecksum$0$0:8908
L:C$nvdata.c$50$2_0$648:8909
L:C$nvdata.c$54$1_0$648:890B
L:C$nvdata.c$56$3_0$650:890C
L:C$nvdata.c$54$2_0$649:8919
L:C$nvdata.c$58$1_0$648:891E
L:C$nvdata.c$59$1_0$648:8925
L:XG$NvDataUpdateChecksum$0$0:8925
L:C$nvdata.c$61$1_0$652:8926
L:G$NvDataCheckChecksum$0$0:8926
L:C$nvdata.c$63$2_0$652:8927
L:C$nvdata.c$67$1_0$652:8929
L:C$nvdata.c$69$3_0$654:892A
L:C$nvdata.c$67$2_0$653:8937
L:C$nvdata.c$71$1_0$652:893C
L:C$nvdata.c$72$1_0$652:8948
L:XG$NvDataCheckChecksum$0$0:8948
L:C$si4432.c$156$0_0$667:8949
L:C$si4432.c$161$1_0$667:8949
L:G$Si4432Init$0$0:8949
L:C$si4432.c$162$1_0$667:8951
L:C$si4432.c$163$1_0$667:895E
L:C$si4432.c$164$1_0$667:896B
L:C$si4432.c$166$1_0$667:8978
L:C$si4432.c$167$1_0$667:8980
L:C$si4432.c$168$1_0$667:8988
L:C$si4432.c$170$1_0$667:8990
L:C$si4432.c$171$1_0$667:8997
L:C$si4432.c$172$1_0$667:89A1
L:C$si4432.c$174$2_0$668:89AA
L:C$si4432.c$177$1_0$667:89AE
L:C$si4432.c$178$1_0$667:89B6
L:C$si4432.c$179$1_0$667:89BE
L:C$si4432.c$181$1_0$667:89C6
L:C$si4432.c$182$1_0$667:89CE
L:C$si4432.c$183$1_0$667:89D6
L:C$si4432.c$184$1_0$667:89DE
L:C$si4432.c$185$1_0$667:89E6
L:C$si4432.c$187$1_0$667:89EE
L:C$si4432.c$188$1_0$667:89FB
L:C$si4432.c$189$1_0$667:8A08
L:C$si4432.c$191$1_0$667:8A15
L:C$si4432.c$203$1_0$667:8A1F
L:C$si4432.c$205$1_0$667:8A25
L:C$si4432.c$219$1_0$667:8A2F
L:C$si4432.c$221$1_0$667:8A35
L:C$si4432.c$222$1_0$667:8A38
L:C$si4432.c$224$1_0$667:8A3B
L:C$si4432.c$227$1_0$667:8A43
L:C$si4432.c$231$1_0$667:8A4B
L:C$si4432.c$232$1_0$667:8A53
L:C$si4432.c$233$1_0$667:8A55
L:XG$Si4432Init$0$0:8A55
L:C$si4432.c$238$1_0$673:8A56
L:G$Si4432Interrupt$0$0:8A56
L:C$si4432.c$242$1_0$673:8A58
L:C$si4432.c$244$1_0$673:8A5F
L:C$si4432.c$246$2_0$674:8A68
L:C$si4432.c$247$2_0$674:8A72
L:C$si4432.c$250$1_0$673:8A77
L:C$si4432.c$252$2_0$675:8A7C
L:C$si4432.c$255$1_0$673:8A7F
L:C$si4432.c$257$2_0$676:8A87
L:C$si4432.c$260$1_0$673:8A91
L:C$si4432.c$262$2_0$677:8A96
L:C$si4432.c$265$1_0$673:8AA0
L:C$si4432.c$267$2_0$678:8AA3
L:C$si4432.c$269$1_0$673:8AA8
L:XG$Si4432Interrupt$0$0:8AA8
L:C$si4432.c$271$1_0$680:8AA9
L:C$si4432.c$273$1_0$680:8AA9
L:G$Si4432GetVoltage$0$0:8AA9
L:C$si4432.c$274$1_0$680:8ABD
L:XG$Si4432GetVoltage$0$0:8ABD
L:C$si4432.c$282$1_0$682:8ABE
L:C$si4432.c$286$1_0$682:8ABE
L:G$Si4432GetTemperature$0$0:8ABE
L:C$si4432.c$287$1_0$682:8AC6
L:C$si4432.c$288$1_0$682:8ACE
L:C$si4432.c$289$1_0$682:8AD6
L:C$si4432.c$290$1_0$682:8AED
L:XG$Si4432GetTemperature$0$0:8AED
L:C$si4432.c$292$1_0$684:8AEE
L:C$si4432.c$295$1_0$684:8AEE
L:C$si4432.c$297$2_0$685:8AEE
L:G$Si4432ReadRssi$0$0:8AEE
L:C$si4432.c$299$1_0$684:8AF6
L:C$si4432.c$301$1_0$684:8AF9
L:C$si4432.c$302$1_0$684:8AFA
L:XG$Si4432ReadRssi$0$0:8AFA
L:C$si4432.c$304$1_0$687:8AFB
L:G$Si4432SetWakeUpTimer$0$0:8AFB
L:C$si4432.c$309$1_0$687:8AFD
L:C$si4432.c$312$1_0$687:8B05
L:C$si4432.c$314$2_0$688:8B26
L:C$si4432.c$315$1_0$687:8B2E
L:C$si4432.c$316$2_0$688:8B38
L:C$si4432.c$321$1_0$687:8B43
L:XG$Si4432SetWakeUpTimer$0$0:8B43
L:C$si4432.c$323$1_0$690:8B44
L:G$Si4432SetDataRate$0$0:8B44
L:C$si4432.c$325$1_0$690:8B45
L:C$si4432.c$326$1_0$690:8B58
L:C$si4432.c$327$1_0$690:8B63
L:C$si4432.c$328$1_0$690:8B6E
L:C$si4432.c$329$1_0$690:8B79
L:C$si4432.c$330$1_0$690:8B84
L:C$si4432.c$331$1_0$690:8B8F
L:C$si4432.c$332$1_0$690:8B9A
L:C$si4432.c$333$1_0$690:8BA5
L:C$si4432.c$334$1_0$690:8BB0
L:C$si4432.c$335$1_0$690:8BBB
L:C$si4432.c$336$1_0$690:8BC6
L:C$si4432.c$337$1_0$690:8BD1
L:C$si4432.c$338$1_0$690:8BDC
L:C$si4432.c$339$1_0$690:8BE7
L:C$si4432.c$340$1_0$690:8BF2
L:C$si4432.c$341$1_0$690:8BFD
L:C$si4432.c$342$1_0$690:8C08
L:C$si4432.c$343$1_0$690:8C14
L:XG$Si4432SetDataRate$0$0:8C14
L:C$si4432.c$345$1_0$692:8C15
L:C$si4432.c$347$1_0$692:8C15
L:G$Si4432SetChannel$0$0:8C15
L:C$si4432.c$348$1_0$692:8C2E
L:XG$Si4432SetChannel$0$0:8C2E
L:C$si4432.c$350$1_0$694:8C2F
L:G$Si4432ReadStatus$0$0:8C2F
L:C$si4432.c$352$1_0$694:8C30
L:C$si4432.c$354$1_0$694:8C34
L:C$si4432.c$355$1_0$694:8C3A
L:C$si4432.c$356$1_0$694:8C4B
L:C$si4432.c$357$1_0$694:8C5A
L:C$si4432.c$358$1_0$694:8C69
L:C$si4432.c$359$1_0$694:8C78
L:C$si4432.c$360$1_0$694:8C87
L:C$si4432.c$361$1_0$694:8C91
L:C$si4432.c$363$1_0$694:8C9E
L:C$si4432.c$364$1_0$694:8CA3
L:XG$Si4432ReadStatus$0$0:8CA3
L:C$si4432.c$366$1_0$696:8CA4
L:C$si4432.c$368$1_0$696:8CA4
L:G$Si4432SetMode$0$0:8CA4
L:C$si4432.c$370$1_0$696:8CAD
L:XG$Si4432SetMode$0$0:8CAD
L:C$si4432.c$372$1_0$698:8CAE
L:C$si4432.c$374$1_0$698:8CAE
L:G$Si4432Idle$0$0:8CAE
L:C$si4432.c$375$1_0$698:8CB6
L:C$si4432.c$376$1_0$698:8CBE
L:XG$Si4432Idle$0$0:8CBE
L:C$si4432.c$378$1_0$700:8CBF
L:C$si4432.c$380$1_0$700:8CBF
L:G$Si4432Standby$0$0:8CBF
L:C$si4432.c$381$1_0$700:8CC7
L:C$si4432.c$382$1_0$700:8CCF
L:XG$Si4432Standby$0$0:8CCF
L:C$si4432.c$384$1_0$702:8CD0
L:C$si4432.c$386$1_0$702:8CD0
L:G$Si4432Receive$0$0:8CD0
L:C$si4432.c$387$1_0$702:8CD8
L:C$si4432.c$388$1_0$702:8CE0
L:XG$Si4432Receive$0$0:8CE0
L:C$si4432.c$390$1_0$704:8CE1
L:G$Si4432Transmit$0$0:8CE1
L:C$si4432.c$394$1_0$704:8CE2
L:C$si4432.c$396$1_0$704:8CEE
L:C$si4432.c$398$2_0$705:8CF4
L:C$si4432.c$399$1_0$704:8CFF
L:C$si4432.c$401$4_0$707:8D09
L:C$si4432.c$399$3_0$706:8D18
L:C$si4432.c$405$1_0$704:8D1C
L:C$si4432.c$406$1_0$704:8D24
L:C$si4432.c$407$1_0$704:8D2D
L:XG$Si4432Transmit$0$0:8D2D
L:C$si4432.c$409$1_0$709:8D2E
L:G$Si4432ReadRxPacket$0$0:8D2E
L:C$si4432.c$414$1_0$709:8D2F
L:C$si4432.c$415$1_0$709:8D38
L:C$si4432.c$417$2_0$710:8D3E
L:C$si4432.c$418$2_0$710:8D41
L:C$si4432.c$421$1_0$709:8D44
L:C$si4432.c$423$1_0$709:8D48
L:C$si4432.c$424$1_0$709:8D4E
L:C$si4432.c$426$3_0$712:8D56
L:C$si4432.c$424$2_0$711:8D67
L:C$si4432.c$429$1_0$709:8D6B
L:C$si4432.c$430$1_0$709:8D6F
L:C$si4432.c$431$1_0$709:8D72
L:XG$Si4432ReadRxPacket$0$0:8D72
L:C$si4432.c$433$1_0$714:8D73
L:G$Si4432ClearRxFifo$0$0:8D73
L:C$si4432.c$437$1_0$714:8D74
L:C$si4432.c$438$1_0$714:8D7D
L:C$si4432.c$439$1_0$714:8D88
L:C$si4432.c$440$1_0$714:8D92
L:XG$Si4432ClearRxFifo$0$0:8D92
L:C$si4432.c$442$1_0$716:8D93
L:G$Si4432ClearTxFifo$0$0:8D93
L:C$si4432.c$446$1_0$716:8D94
L:C$si4432.c$447$1_0$716:8D9D
L:C$si4432.c$448$1_0$716:8DA8
L:C$si4432.c$449$1_0$716:8DB2
L:XG$Si4432ClearTxFifo$0$0:8DB2
L:C$si4432.c$454$1_0$718:8DB3
L:C$si4432.c$458$1_0$718:8DB3
L:Fsi4432$ReadRegister$0$0:8DB3
L:C$si4432.c$460$1_0$718:8DB7
L:C$si4432.c$461$1_0$718:8DBE
L:C$si4432.c$463$1_0$718:8DC6
L:C$si4432.c$464$1_0$718:8DCA
L:C$si4432.c$465$1_0$718:8DCB
L:XFsi4432$ReadRegister$0$0:8DCB
L:C$si4432.c$467$1_0$720:8DCC
L:C$si4432.c$469$1_0$720:8DCC
L:G$WriteRegister$0$0:8DCC
L:C$si4432.c$471$1_0$720:8DD0
L:C$si4432.c$472$1_0$720:8DD9
L:C$si4432.c$474$1_0$720:8DE0
L:C$si4432.c$475$1_0$720:8DE4
L:XG$WriteRegister$0$0:8DE4
L:C$si4432.c$477$1_0$722:8DE5
L:Fsi4432$SetClearRegister$0$0:8DE5
L:C$si4432.c$479$1_0$722:8DE6
L:C$si4432.c$480$1_0$722:8DF0
L:C$si4432.c$481$1_0$722:8DF5
L:C$si4432.c$482$1_0$722:8DF7
L:C$si4432.c$483$1_0$722:8E00
L:XFsi4432$SetClearRegister$0$0:8E00
L:C$si4432.c$485$1_0$724:8E01
L:C$si4432.c$487$1_0$724:8E01
L:Fsi4432$ReadRegisters$0$0:8E01
L:C$si4432.c$489$1_0$724:8E05
L:C$si4432.c$490$1_0$724:8E0C
L:C$si4432.c$492$1_0$724:8E17
L:C$si4432.c$493$1_0$724:8E1B
L:XFsi4432$ReadRegisters$0$0:8E1B
L:C$si4432.c$495$1_0$726:8E1C
L:C$si4432.c$497$1_0$726:8E1C
L:Fsi4432$WriteRegisters$0$0:8E1C
L:C$si4432.c$499$1_0$726:8E20
L:C$si4432.c$500$1_0$726:8E29
L:C$si4432.c$502$1_0$726:8E34
L:C$si4432.c$503$1_0$726:8E38
L:XFsi4432$WriteRegisters$0$0:8E38
L:C$si4432.c$505$1_0$728:8E39
L:C$si4432.c$507$1_0$728:8E39
L:Fsi4432$EnableInterrupt$0$0:8E39
L:C$si4432.c$508$1_0$728:8E49
L:C$si4432.c$509$1_0$728:8E59
L:XFsi4432$EnableInterrupt$0$0:8E59
L:C$si4432.c$511$1_0$730:8E5A
L:Fsi4432$DisableInterrupt$0$0:8E5A
L:C$si4432.c$513$1_0$730:8E5B
L:C$si4432.c$514$1_0$730:8E70
L:C$si4432.c$515$1_0$730:8E86
L:XFsi4432$DisableInterrupt$0$0:8E86
L:C$si7021.c$6$0_0$640:8E87
L:Fsi4432$__str_1$0_0$0:8E87
L:G$Si7021Init$0$0:8E87
L:C$si7021.c$10$1_0$640:8E88
L:C$si7021.c$11$1_0$640:8E8C
L:C$si7021.c$12$1_0$640:8E9B
L:XG$Si7021Init$0$0:8E9B
L:C$si7021.c$14$1_0$642:8E9C
L:G$Si7021Kick$0$0:8E9C
L:C$si7021.c$18$1_0$642:8E9D
L:C$si7021.c$19$1_0$642:8EA2
L:C$si7021.c$20$1_0$642:8EAD
L:XG$Si7021Kick$0$0:8EAD
L:C$si7021.c$22$1_0$644:8EAE
L:G$Si7021GetHumidity$0$0:8EAE
L:C$si7021.c$27$1_0$644:8EB0
L:C$si7021.c$28$1_0$644:8EBD
L:C$si7021.c$30$1_0$644:8ECC
L:C$si7021.c$31$1_0$644:8EE0
L:XG$Si7021GetHumidity$0$0:8EE0
L:C$si7021.c$33$1_0$646:8EE1
L:G$Si7021GetTemperature$0$0:8EE1
L:C$si7021.c$38$1_0$646:8EE3
L:C$si7021.c$39$1_0$646:8EF2
L:C$si7021.c$41$1_0$646:8F01
L:C$si7021.c$42$1_0$646:8F24
L:XG$Si7021GetTemperature$0$0:8F24
L:C$bh1750.c$11$0_0$639:8F25
L:G$Bh1750Init$0$0:8F25
L:C$bh1750.c$14$1_0$639:8F26
L:C$bh1750.c$15$1_0$639:8F28
L:C$bh1750.c$16$1_0$639:8F37
L:XG$Bh1750Init$0$0:8F37
L:C$bh1750.c$19$1_0$641:8F38
L:G$Bh1750Kick$0$0:8F38
L:C$bh1750.c$22$1_0$641:8F39
L:C$bh1750.c$23$1_0$641:8F3E
L:C$bh1750.c$24$1_0$641:8F49
L:XG$Bh1750Kick$0$0:8F49
L:C$bh1750.c$26$1_0$643:8F4A
L:G$Bh1750GetIlluminance$0$0:8F4A
L:C$bh1750.c$32$1_0$643:8F4C
L:C$bh1750.c$33$1_0$643:8F59
L:C$bh1750.c$35$2_0$644:8F5C
L:C$bh1750.c$36$1_0$643:8F6B
L:C$bh1750.c$37$1_0$643:8F79
L:C$bh1750.c$41$2_0$645:8F8D
L:C$bh1750.c$44$1_0$643:8F92
L:C$bh1750.c$45$1_0$643:8F94
L:XG$Bh1750GetIlluminance$0$0:8F94
L:C$stm8l15x_it.c$67$0_0$627:8F95
L:C$stm8l15x_it.c$72$0_0$627:8F95
L:G$TRAP_IRQHandler$0$0:8F95
L:XG$TRAP_IRQHandler$0$0:8F95
L:C$stm8l15x_it.c$78$0_0$630:8F96
L:C$stm8l15x_it.c$83$0_0$630:8F96
L:G$FLASH_IRQHandler$0$0:8F96
L:XG$FLASH_IRQHandler$0$0:8F96
L:C$stm8l15x_it.c$89$0_0$633:8F97
L:C$stm8l15x_it.c$94$0_0$633:8F97
L:G$DMA1_CHANNEL0_1_IRQHandler$0$0:8F97
L:XG$DMA1_CHANNEL0_1_IRQHandler$0$0:8F97
L:C$stm8l15x_it.c$100$0_0$636:8F98
L:C$stm8l15x_it.c$105$0_0$636:8F98
L:G$DMA1_CHANNEL2_3_IRQHandler$0$0:8F98
L:XG$DMA1_CHANNEL2_3_IRQHandler$0$0:8F98
L:C$stm8l15x_it.c$122$0_0$639:8F99
L:C$stm8l15x_it.c$127$0_0$639:8F99
L:G$EXTIE_F_PVD_IRQHandler$0$0:8F99
L:XG$EXTIE_F_PVD_IRQHandler$0$0:8F99
L:C$stm8l15x_it.c$134$0_0$642:8F9A
L:C$stm8l15x_it.c$139$0_0$642:8F9A
L:G$EXTIB_G_IRQHandler$0$0:8F9A
L:XG$EXTIB_G_IRQHandler$0$0:8F9A
L:C$stm8l15x_it.c$146$0_0$645:8F9B
L:C$stm8l15x_it.c$151$0_0$645:8F9B
L:G$EXTID_H_IRQHandler$0$0:8F9B
L:XG$EXTID_H_IRQHandler$0$0:8F9B
L:C$stm8l15x_it.c$170$0_0$648:8F9C
L:C$stm8l15x_it.c$175$0_0$648:8F9C
L:G$EXTI1_IRQHandler$0$0:8F9C
L:XG$EXTI1_IRQHandler$0$0:8F9C
L:C$stm8l15x_it.c$182$0_0$651:8F9D
L:C$stm8l15x_it.c$187$0_0$651:8F9D
L:G$EXTI2_IRQHandler$0$0:8F9D
L:XG$EXTI2_IRQHandler$0$0:8F9D
L:C$stm8l15x_it.c$194$0_0$654:8F9E
L:C$stm8l15x_it.c$199$0_0$654:8F9E
L:G$EXTI3_IRQHandler$0$0:8F9E
L:XG$EXTI3_IRQHandler$0$0:8F9E
L:C$stm8l15x_it.c$206$0_0$657:8F9F
L:C$stm8l15x_it.c$211$0_0$657:8F9F
L:G$EXTI4_IRQHandler$0$0:8F9F
L:XG$EXTI4_IRQHandler$0$0:8F9F
L:C$stm8l15x_it.c$218$0_0$660:8FA0
L:C$stm8l15x_it.c$223$0_0$660:8FA0
L:G$EXTI5_IRQHandler$0$0:8FA0
L:XG$EXTI5_IRQHandler$0$0:8FA0
L:C$stm8l15x_it.c$230$0_0$663:8FA1
L:C$stm8l15x_it.c$235$0_0$663:8FA1
L:G$EXTI6_IRQHandler$0$0:8FA1
L:XG$EXTI6_IRQHandler$0$0:8FA1
L:C$stm8l15x_it.c$242$0_0$666:8FA2
L:C$stm8l15x_it.c$247$0_0$666:8FA2
L:G$EXTI7_IRQHandler$0$0:8FA2
L:XG$EXTI7_IRQHandler$0$0:8FA2
L:C$stm8l15x_it.c$253$0_0$669:8FA3
L:C$stm8l15x_it.c$258$0_0$669:8FA3
L:G$LCD_AES_IRQHandler$0$0:8FA3
L:XG$LCD_AES_IRQHandler$0$0:8FA3
L:C$stm8l15x_it.c$264$0_0$672:8FA4
L:C$stm8l15x_it.c$269$0_0$672:8FA4
L:G$SWITCH_CSS_BREAK_DAC_IRQHandler$0$0:8FA4
L:XG$SWITCH_CSS_BREAK_DAC_IRQHandler$0$0:8FA4
L:C$stm8l15x_it.c$288$0_0$675:8FA5
L:C$stm8l15x_it.c$293$0_0$675:8FA5
L:G$TIM2_UPD_OVF_TRG_BRK_USART2_TX_IRQHandler$0$0:8FA5
L:XG$TIM2_UPD_OVF_TRG_BRK_USART2_TX_IRQHandler$0$0:8FA5
L:C$stm8l15x_it.c$300$0_0$678:8FA6
L:C$stm8l15x_it.c$305$0_0$678:8FA6
L:G$TIM2_CC_USART2_RX_IRQHandler$0$0:8FA6
L:XG$TIM2_CC_USART2_RX_IRQHandler$0$0:8FA6
L:C$stm8l15x_it.c$313$0_0$681:8FA7
L:C$stm8l15x_it.c$318$0_0$681:8FA7
L:G$TIM3_UPD_OVF_TRG_BRK_USART3_TX_IRQHandler$0$0:8FA7
L:XG$TIM3_UPD_OVF_TRG_BRK_USART3_TX_IRQHandler$0$0:8FA7
L:C$stm8l15x_it.c$324$0_0$684:8FA8
L:C$stm8l15x_it.c$329$0_0$684:8FA8
L:G$TIM3_CC_USART3_RX_IRQHandler$0$0:8FA8
L:XG$TIM3_CC_USART3_RX_IRQHandler$0$0:8FA8
L:C$stm8l15x_it.c$335$0_0$687:8FA9
L:C$stm8l15x_it.c$340$0_0$687:8FA9
L:G$TIM1_UPD_OVF_TRG_COM_IRQHandler$0$0:8FA9
L:XG$TIM1_UPD_OVF_TRG_COM_IRQHandler$0$0:8FA9
L:C$stm8l15x_it.c$346$0_0$690:8FAA
L:C$stm8l15x_it.c$351$0_0$690:8FAA
L:G$TIM1_CC_IRQHandler$0$0:8FAA
L:XG$TIM1_CC_IRQHandler$0$0:8FAA
L:C$stm8l15x_it.c$369$0_0$693:8FAB
L:C$stm8l15x_it.c$374$0_0$693:8FAB
L:G$SPI1_IRQHandler$0$0:8FAB
L:XG$SPI1_IRQHandler$0$0:8FAB
L:C$stm8l15x_it.c$381$0_0$696:8FAC
L:C$stm8l15x_it.c$386$0_0$696:8FAC
L:G$USART1_TX_TIM5_UPD_OVF_TRG_BRK_IRQHandler$0$0:8FAC
L:XG$USART1_TX_TIM5_UPD_OVF_TRG_BRK_IRQHandler$0$0:8FAC
L:C$stm8l15x_it.c$393$0_0$699:8FAD
L:C$stm8l15x_it.c$398$0_0$699:8FAD
L:G$USART1_RX_TIM5_CC_IRQHandler$0$0:8FAD
L:XG$USART1_RX_TIM5_CC_IRQHandler$0$0:8FAD
L:C$application.c$32$0_0$685:8FAE
L:C$application.c$36$1_0$685:8FAE
L:G$AppInit$0$0:8FAE
L:C$application.c$37$1_0$685:8FB6
L:C$application.c$38$1_0$685:8FC6
L:C$application.c$39$1_0$685:8FCE
L:C$application.c$40$1_0$685:8FDE
L:C$application.c$41$1_0$685:8FE6
L:C$application.c$43$1_0$685:8FF6
L:C$application.c$44$1_0$685:8FF9
L:C$application.c$45$1_0$685:8FFC
L:C$application.c$46$1_0$685:8FFF
L:C$application.c$48$1_0$685:9002
L:C$application.c$49$1_0$685:9011
L:C$application.c$50$1_0$685:9020
L:C$application.c$51$1_0$685:902F
L:C$application.c$52$1_0$685:903E
L:C$application.c$54$1_0$685:904D
L:C$application.c$55$1_0$685:9050
L:C$application.c$57$2_0$686:9053
L:C$application.c$58$2_0$686:9057
L:C$application.c$62$1_0$685:905F
L:C$application.c$68$1_0$685:9063
L:XG$AppInit$0$0:9063
L:C$application.c$70$1_0$688:9064
L:G$AppLoop$0$0:9064
L:C$application.c$74$1_0$688:9065
L:C$application.c$76$2_0$689:9095
L:C$application.c$77$2_0$689:9095
L:C$application.c$78$2_0$689:9099
L:C$application.c$80$2_0$689:909C
L:C$application.c$81$2_0$689:909C
L:C$application.c$83$2_0$689:90A0
L:C$application.c$84$2_0$689:90A8
L:C$application.c$85$2_0$689:90AC
L:C$application.c$86$2_0$689:90B0
L:C$application.c$91$2_0$689:90B3
L:C$application.c$92$2_0$689:90B3
L:C$application.c$93$2_0$689:90B7
L:C$application.c$94$2_0$689:90BB
L:C$application.c$96$2_0$689:90C3
L:C$application.c$99$2_0$689:90C9
L:C$application.c$100$2_0$689:90D8
L:C$application.c$101$2_0$689:90E5
L:C$application.c$102$2_0$689:90F2
L:C$application.c$103$2_0$689:90FF
L:C$application.c$106$2_0$689:910C
L:C$application.c$107$2_0$689:9110
L:C$application.c$108$2_0$689:9114
L:C$application.c$113$2_0$689:9117
L:C$application.c$115$2_0$689:9117
L:C$application.c$116$2_0$689:911F
L:C$application.c$117$2_0$689:9122
L:C$application.c$118$2_0$689:9126
L:C$application.c$124$2_0$689:912A
L:C$application.c$129$2_0$689:912D
L:C$application.c$130$2_0$689:912D
L:C$application.c$131$2_0$689:9135
L:C$application.c$132$2_0$689:9139
L:C$application.c$133$2_0$689:9144
L:C$application.c$134$2_0$689:9147
L:C$application.c$135$2_0$689:914B
L:C$application.c$136$2_0$689:914F
L:C$application.c$138$2_0$689:9152
L:C$application.c$139$2_0$689:9152
L:C$application.c$140$2_0$689:9162
L:C$application.c$142$3_0$690:9168
L:C$application.c$143$3_0$690:9170
L:C$application.c$144$3_0$690:9174
L:C$application.c$145$3_0$690:9178
L:C$application.c$149$3_0$691:917C
L:C$application.c$150$3_0$691:9184
L:C$application.c$151$3_0$691:9187
L:C$application.c$152$3_0$691:918B
L:C$application.c$154$2_0$689:918F
L:C$application.c$156$2_0$689:9192
L:C$application.c$157$2_0$689:9192
L:C$application.c$158$2_0$689:9196
L:C$application.c$159$2_0$689:9199
L:C$application.c$160$2_0$689:919D
L:C$application.c$165$2_0$689:91A0
L:C$application.c$166$2_0$689:91A0
L:C$application.c$167$2_0$689:91AB
L:C$application.c$169$3_0$692:91B7
L:C$application.c$170$3_0$692:91BB
L:C$application.c$174$3_0$693:91BF
L:C$application.c$176$2_0$689:91C3
L:C$application.c$181$2_0$689:91C5
L:C$application.c$182$2_0$689:91C5
L:C$application.c$183$2_0$689:91CD
L:C$application.c$184$2_0$689:91D1
L:C$application.c$186$2_0$689:91D3
L:C$application.c$187$2_0$689:91D3
L:C$application.c$189$1_0$688:91D7
L:C$application.c$190$1_0$688:91D8
L:XG$AppLoop$0$0:91D8
L:C$application.c$192$1_0$695:91D9
L:C$application.c$194$1_0$695:91D9
L:G$AppInterruptRTC$0$0:91D9
L:C$application.c$196$2_0$696:91DF
L:C$application.c$198$1_0$695:91E5
L:C$application.c$200$2_0$697:91EC
L:C$application.c$202$1_0$695:91F0
L:XG$AppInterruptRTC$0$0:91F0
L:C$application.c$204$1_0$699:91F1
L:C$application.c$206$1_0$699:91F1
L:G$AppInterruptSysTick$0$0:91F1
L:C$application.c$208$2_0$700:91F7
L:C$application.c$209$2_0$700:91FB
L:C$application.c$211$3_0$701:9201
L:C$application.c$214$1_0$699:9205
L:XG$AppInterruptSysTick$0$0:9205
L:C$application.c$216$1_0$703:9206
L:C$application.c$218$1_0$703:9206
L:G$AppInterruptTransmit$0$0:9206
L:C$application.c$220$2_0$704:920D
L:C$application.c$222$1_0$703:9213
L:C$application.c$224$2_0$705:921A
L:C$application.c$226$1_0$703:921E
L:XG$AppInterruptTransmit$0$0:921E
L:C$application.c$228$1_0$707:921F
L:C$application.c$230$1_0$707:921F
L:G$AppInterruptReceive$0$0:921F
L:C$application.c$232$2_0$708:9226
L:C$application.c$234$1_0$707:922C
L:C$application.c$236$2_0$709:9233
L:C$application.c$238$1_0$707:9237
L:XG$AppInterruptReceive$0$0:9237
L:C$application.c$240$1_0$711:9238
L:C$application.c$242$1_0$711:9238
L:G$AppInterruptSyncWord$0$0:9238
L:C$application.c$243$1_0$711:923E
L:XG$AppInterruptSyncWord$0$0:923E
L:C$application.c$245$1_0$713:923F
L:Fapplication$PrintUInt16$0$0:923F
L:C$application.c$250$1_0$713:9241
L:C$application.c$252$2_0$714:9246
L:C$application.c$255$1_0$713:9255
L:C$application.c$256$1_0$713:9259
L:C$application.c$257$1_0$713:925A
L:C$application.c$259$2_0$715:925A
L:C$application.c$260$2_0$715:926D
L:C$application.c$262$1_0$713:9279
L:C$application.c$263$1_0$713:927D
L:C$application.c$264$1_0$713:9284
L:XFapplication$PrintUInt16$0$0:9284
L:C$application.c$266$1_0$717:9285
L:C$application.c$268$1_0$717:9285
L:Fapplication$LowPowerHalt$0$0:9285
L:C$application.c$269$1_0$717:928B
L:C$application.c$270$1_0$717:928C
L:XFapplication$LowPowerHalt$0$0:928C
L:C$application.c$272$1_0$719:928D
L:C$application.c$274$1_0$719:928D
L:Fapplication$SetLowPowerTimer$0$0:928D
L:C$application.c$275$1_0$719:9293
L:C$application.c$276$1_0$719:929A
L:C$application.c$277$1_0$719:92A0
L:XFapplication$SetLowPowerTimer$0$0:92A0
L:C$application.c$281$1_0$722:92A1
L:C$application.c$301$1_0$722:92A1
L:Fapplication$SendAckToClient$0$0:92A1
L:XFapplication$SendAckToClient$0$0:92A1
L:C$application.c$303$1_0$724:92A2
L:Fapplication$CopySwap16$0$0:92A2
L:C$application.c$305$2_0$724:92A3
L:C$application.c$306$2_0$724:92A5
L:C$application.c$307$1_0$724:92A7
L:C$application.c$308$1_0$724:92B0
L:C$application.c$309$1_0$724:92B5
L:XFapplication$CopySwap16$0$0:92B5
L:C$application.c$312$1_0$726:92B6
L:Fapplication$SendSensorData$0$0:92B6
L:C$application.c$316$1_0$726:92B8
L:C$application.c$317$1_0$726:92C8
L:C$application.c$318$1_0$726:92D0
L:C$application.c$319$1_0$726:92D5
L:C$application.c$320$1_0$726:92DA
L:C$application.c$322$1_0$726:92DD
L:C$application.c$323$1_0$726:92EB
L:C$application.c$324$1_0$726:92F9
L:C$application.c$325$1_0$726:9307
L:C$application.c$327$1_0$726:9315
L:C$application.c$328$1_0$726:9321
L:XFapplication$SendSensorData$0$0:9321
L:C$stm8l15x_rtc.c$1433$0_0$598:9322
L:C$stm8l15x_rtc.c$1436$1_0$598:9322
L:Fapplication$__str_1$0_0$0:9322
L:Fapplication$__str_10$0_0$0:9322
L:Fapplication$__str_11$0_0$0:9322
L:Fapplication$__str_12$0_0$0:9322
L:Fapplication$__str_13$0_0$0:9322
L:Fapplication$__str_14$0_0$0:9322
L:Fapplication$__str_15$0_0$0:9322
L:Fapplication$__str_2$0_0$0:9322
L:Fapplication$__str_3$0_0$0:9322
L:Fapplication$__str_4$0_0$0:9322
L:Fapplication$__str_5$0_0$0:9322
L:Fapplication$__str_6$0_0$0:9322
L:Fapplication$__str_7$0_0$0:9322
L:Fapplication$__str_8$0_0$0:9322
L:Fapplication$__str_9$0_0$0:9322
L:G$RTC_SetWakeUpCounter$0$0:9322
L:C$stm8l15x_rtc.c$1437$1_0$598:9326
L:C$stm8l15x_rtc.c$1441$1_0$598:932A
L:C$stm8l15x_rtc.c$1442$1_0$598:932F
L:C$stm8l15x_rtc.c$1445$1_0$598:9334
L:C$stm8l15x_rtc.c$1446$1_0$598:9338
L:XG$RTC_SetWakeUpCounter$0$0:9338
L:C$stm8l15x_gpio.c$134$0_0$596:9339
L:G$GPIO_Init$0$0:9339
L:C$stm8l15x_gpio.c$160$1_0$596:9350
L:C$stm8l15x_gpio.c$150$1_0$596:9355
L:C$stm8l15x_gpio.c$154$1_0$596:9359
L:C$stm8l15x_gpio.c$152$2_0$597:935B
L:C$stm8l15x_gpio.c$154$3_0$598:9363
L:C$stm8l15x_gpio.c$157$3_0$599:9369
L:C$stm8l15x_gpio.c$160$2_0$597:936D
L:C$stm8l15x_gpio.c$164$2_0$600:9377
L:C$stm8l15x_gpio.c$173$1_0$596:937F
L:C$stm8l15x_gpio.c$171$1_0$596:9384
L:C$stm8l15x_gpio.c$173$2_0$601:938C
L:C$stm8l15x_gpio.c$176$2_0$602:9391
L:C$stm8l15x_gpio.c$144$1_0$596:9394
L:C$stm8l15x_gpio.c$183$1_0$596:9397
L:C$stm8l15x_gpio.c$185$2_0$603:939F
L:C$stm8l15x_gpio.c$188$2_0$604:93A6
L:C$stm8l15x_gpio.c$190$1_0$596:93AD
L:XG$GPIO_Init$0$0:93AD
L:C$stm8l15x_usart.c$389$0_0$596:93AE
L:C$stm8l15x_usart.c$391$1_0$596:93AE
L:G$USART_ReceiveData8$0$0:93AE
L:C$stm8l15x_usart.c$392$1_0$596:93B2
L:XG$USART_ReceiveData8$0$0:93B2
L:C$stm8l15x_clk.c$634$0_0$596:93B3
L:C$stm8l15x_clk.c$641$1_0$596:93B3
L:G$CLK_RTCClockConfig$0$0:93B3
L:C$stm8l15x_clk.c$642$1_0$596:93BA
L:XG$CLK_RTCClockConfig$0$0:93BA
L:C$stm8l15x_tim4.c$567$0_0$596:93BB
L:C$stm8l15x_tim4.c$573$1_0$596:93BB
L:G$TIM4_ClearITPendingBit$0$0:93BB
L:C$stm8l15x_tim4.c$574$1_0$596:93C1
L:XG$TIM4_ClearITPendingBit$0$0:93C1
L:C$stm8l15x_rtc.c$1475$0_0$598:93C2
L:C$stm8l15x_rtc.c$1484$1_0$598:93C2
L:G$RTC_WakeUpCmd$0$0:93C2
L:C$stm8l15x_rtc.c$1485$1_0$598:93C6
L:C$stm8l15x_rtc.c$1490$1_0$598:93CA
L:C$stm8l15x_rtc.c$1487$1_0$598:93CD
L:C$stm8l15x_rtc.c$1490$2_0$599:93D1
L:C$stm8l15x_rtc.c$1492$2_0$599:93D6
L:C$stm8l15x_rtc.c$1497$2_0$600:93DA
L:C$stm8l15x_rtc.c$1500$1_0$598:93DF
L:C$stm8l15x_rtc.c$1502$3_0$601:93EC
L:C$stm8l15x_rtc.c$1506$2_0$600:93EF
L:C$stm8l15x_rtc.c$1508$3_0$602:93F6
L:C$stm8l15x_rtc.c$1512$3_0$603:93F9
L:C$stm8l15x_rtc.c$1517$1_0$598:93FB
L:C$stm8l15x_rtc.c$1520$1_0$598:93FF
L:C$stm8l15x_rtc.c$1521$1_0$598:93FF
L:XG$RTC_WakeUpCmd$0$0:93FF
L:C$stm8l15x_spi.c$676$0_0$596:9400
L:C$stm8l15x_spi.c$683$1_0$596:9400
L:G$SPI_GetFlagStatus$0$0:9400
L:C$stm8l15x_spi.c$685$2_0$597:9408
L:C$stm8l15x_spi.c$689$2_0$598:940C
L:C$stm8l15x_spi.c$693$1_0$596:940D
L:C$stm8l15x_spi.c$694$1_0$596:940D
L:XG$SPI_GetFlagStatus$0$0:940D
L:C$stm8l15x_adc.c$731$0_0$596:940E
L:G$ADC_GetConversionValue$0$0:940E
L:C$stm8l15x_adc.c$736$1_0$596:9410
L:C$stm8l15x_adc.c$737$1_0$596:9415
L:C$stm8l15x_adc.c$740$1_0$596:9422
L:C$stm8l15x_adc.c$741$1_0$596:9425
L:XG$ADC_GetConversionValue$0$0:9425
L:C$stm8l15x_usart.c$414$0_0$596:9426
L:C$stm8l15x_usart.c$417$1_0$596:9426
L:G$USART_SendData8$0$0:9426
L:C$stm8l15x_usart.c$418$1_0$596:942C
L:XG$USART_SendData8$0$0:942C
L:C$stm8l15x_tim4.c$443$0_0$596:942D
L:G$TIM4_ITConfig$0$0:942D
L:C$stm8l15x_tim4.c$452$1_0$596:942E
L:C$stm8l15x_tim4.c$449$1_0$596:9431
L:C$stm8l15x_tim4.c$452$2_0$597:9435
L:C$stm8l15x_tim4.c$457$2_0$598:943C
L:C$stm8l15x_tim4.c$459$1_0$596:9449
L:XG$TIM4_ITConfig$0$0:9449
L:C$stm8l15x_rtc.c$2225$0_0$598:944A
L:C$stm8l15x_rtc.c$2231$1_0$598:944A
L:G$RTC_ClearITPendingBit$0$0:944A
L:C$stm8l15x_rtc.c$2232$1_0$598:9454
L:XG$RTC_ClearITPendingBit$0$0:9454
L:C$stm8l15x_i2c.c$298$0_0$596:9455
L:C$stm8l15x_i2c.c$307$1_0$596:9455
L:G$I2C_Cmd$0$0:9455
L:C$stm8l15x_i2c.c$304$1_0$596:9458
L:C$stm8l15x_i2c.c$307$2_0$597:945C
L:C$stm8l15x_i2c.c$312$2_0$598:9461
L:C$stm8l15x_i2c.c$314$1_0$596:9464
L:XG$I2C_Cmd$0$0:9464
L:C$stm8l15x_i2c.c$186$0_0$596:9465
L:G$I2C_Init$0$0:9465
L:C$stm8l15x_i2c.c$192$2_0$596:9467
L:C$stm8l15x_i2c.c$205$1_0$596:9469
L:C$stm8l15x_i2c.c$209$1_0$596:947F
L:C$stm8l15x_i2c.c$211$1_0$596:948A
L:C$stm8l15x_i2c.c$215$1_0$596:9490
L:C$stm8l15x_i2c.c$218$1_0$596:9498
L:C$stm8l15x_i2c.c$219$1_0$596:94A5
L:C$stm8l15x_i2c.c$251$1_0$596:94B5
L:C$stm8l15x_i2c.c$222$1_0$596:94D3
L:C$stm8l15x_i2c.c$225$2_0$597:94E4
L:C$stm8l15x_i2c.c$227$2_0$597:94E8
L:C$stm8l15x_i2c.c$230$1_0$596:94EC
L:C$stm8l15x_i2c.c$235$1_0$596:9511
L:C$stm8l15x_i2c.c$237$3_0$599:9537
L:C$stm8l15x_i2c.c$241$2_0$597:953B
L:C$stm8l15x_i2c.c$244$3_0$600:954A
L:C$stm8l15x_i2c.c$250$2_0$597:9552
L:C$stm8l15x_i2c.c$251$2_0$597:9569
L:C$stm8l15x_i2c.c$258$2_0$601:956E
L:C$stm8l15x_i2c.c$261$2_0$601:9589
L:C$stm8l15x_i2c.c$264$3_0$602:9598
L:C$stm8l15x_i2c.c$270$2_0$601:95A0
L:C$stm8l15x_i2c.c$275$1_0$596:95A6
L:C$stm8l15x_i2c.c$276$1_0$596:95AB
L:C$stm8l15x_i2c.c$279$1_0$596:95B5
L:C$stm8l15x_i2c.c$282$1_0$596:95C3
L:C$stm8l15x_i2c.c$285$1_0$596:95CA
L:C$stm8l15x_i2c.c$286$1_0$596:95D0
L:C$stm8l15x_i2c.c$288$1_0$596:95ED
L:XG$I2C_Init$0$0:95ED
L:C$stm8l15x_pwr.c$198$0_0$596:95EE
L:C$stm8l15x_pwr.c$206$1_0$596:95EE
L:G$PWR_UltraLowPowerCmd$0$0:95EE
L:C$stm8l15x_pwr.c$203$1_0$596:95F1
L:C$stm8l15x_pwr.c$206$2_0$597:95F5
L:C$stm8l15x_pwr.c$211$2_0$598:95FC
L:C$stm8l15x_pwr.c$213$1_0$596:9601
L:XG$PWR_UltraLowPowerCmd$0$0:9601
L:C$stm8l15x_adc.c$594$0_0$596:9602
L:G$ADC_ChannelCmd$0$0:9602
L:C$stm8l15x_adc.c$600$1_0$596:9603
L:C$stm8l15x_adc.c$605$1_0$596:9605
L:C$stm8l15x_adc.c$602$1_0$596:961B
L:C$stm8l15x_adc.c$605$2_0$597:961F
L:C$stm8l15x_adc.c$610$2_0$598:9624
L:C$stm8l15x_adc.c$612$1_0$596:9629
L:XG$ADC_ChannelCmd$0$0:9629
L:C$stm8l15x_flash.c$280$0_0$596:962A
L:C$stm8l15x_flash.c$286$1_0$596:962A
L:G$FLASH_Unlock$0$0:962A
L:C$stm8l15x_flash.c$288$2_0$597:9630
L:C$stm8l15x_flash.c$289$2_0$597:9634
L:C$stm8l15x_flash.c$293$1_0$596:9638
L:C$stm8l15x_flash.c$295$2_0$598:963E
L:C$stm8l15x_flash.c$296$2_0$598:9642
L:C$stm8l15x_flash.c$298$1_0$596:9646
L:XG$FLASH_Unlock$0$0:9646
L:C$stm8l15x_adc.c$219$0_0$596:9647
L:C$stm8l15x_adc.c$228$1_0$596:9647
L:G$ADC_Cmd$0$0:9647
L:C$stm8l15x_adc.c$225$1_0$596:964A
L:C$stm8l15x_adc.c$228$2_0$597:964E
L:C$stm8l15x_adc.c$233$2_0$598:9653
L:C$stm8l15x_adc.c$235$1_0$596:9656
L:XG$ADC_Cmd$0$0:9656
L:C$stm8l15x_adc.c$188$0_0$596:9657
L:G$ADC_Init$0$0:9657
L:C$stm8l15x_adc.c$199$1_0$596:9658
L:C$stm8l15x_adc.c$202$1_0$596:9660
L:C$stm8l15x_adc.c$205$1_0$596:9668
L:C$stm8l15x_adc.c$208$1_0$596:966D
L:C$stm8l15x_adc.c$209$1_0$596:9674
L:XG$ADC_Init$0$0:9674
L:C$stm8l15x_rtc.c$2106$0_0$598:9675
L:G$RTC_ITConfig$0$0:9675
L:C$stm8l15x_rtc.c$2113$1_0$598:9676
L:C$stm8l15x_rtc.c$2114$1_0$598:967A
L:C$stm8l15x_rtc.c$2119$1_0$598:967E
L:C$stm8l15x_rtc.c$2120$1_0$598:9688
L:C$stm8l15x_rtc.c$2116$1_0$598:968F
L:C$stm8l15x_rtc.c$2119$2_0$599:9693
L:C$stm8l15x_rtc.c$2120$2_0$599:9698
L:C$stm8l15x_rtc.c$2125$2_0$600:96A2
L:C$stm8l15x_rtc.c$2126$2_0$600:96A8
L:C$stm8l15x_rtc.c$2130$1_0$598:96B5
L:C$stm8l15x_rtc.c$2131$1_0$598:96BA
L:XG$RTC_ITConfig$0$0:96BA
L:C$stm8l15x_exti.c$533$0_0$596:96BB
L:C$stm8l15x_exti.c$540$1_0$596:96BB
L:G$EXTI_ClearITPendingBit$0$0:96BB
L:C$stm8l15x_exti.c$542$1_0$596:96BE
L:C$stm8l15x_exti.c$544$2_0$597:96C4
L:C$stm8l15x_exti.c$548$2_0$598:96CB
L:C$stm8l15x_exti.c$550$1_0$596:96D0
L:XG$EXTI_ClearITPendingBit$0$0:96D0
L:C$stm8l15x_usart.c$300$0_0$596:96D1
L:C$stm8l15x_usart.c$304$1_0$596:96D1
L:G$USART_Cmd$0$0:96D1
L:C$stm8l15x_usart.c$302$1_0$596:96D7
L:C$stm8l15x_usart.c$304$2_0$597:96DB
L:C$stm8l15x_usart.c$308$2_0$598:96E0
L:C$stm8l15x_usart.c$310$1_0$596:96E3
L:XG$USART_Cmd$0$0:96E3
L:C$stm8l15x_usart.c$194$0_0$596:96E4
L:G$USART_Init$0$0:96E4
L:C$stm8l15x_usart.c$212$1_0$596:96E6
L:C$stm8l15x_usart.c$215$1_0$596:96F4
L:C$stm8l15x_usart.c$218$1_0$596:96FC
L:C$stm8l15x_usart.c$220$1_0$596:9705
L:C$stm8l15x_usart.c$223$1_0$596:970B
L:C$stm8l15x_usart.c$225$1_0$596:9715
L:C$stm8l15x_usart.c$227$1_0$596:9722
L:C$stm8l15x_usart.c$229$1_0$596:972C
L:C$stm8l15x_usart.c$231$1_0$596:9745
L:C$stm8l15x_usart.c$233$1_0$596:9752
L:C$stm8l15x_usart.c$235$1_0$596:975E
L:C$stm8l15x_usart.c$238$1_0$596:9766
L:C$stm8l15x_usart.c$240$1_0$596:976F
L:C$stm8l15x_usart.c$241$1_0$596:9777
L:XG$USART_Init$0$0:9777
L:C$stm8l15x_adc.c$876$0_0$596:979F
L:C$stm8l15x_adc.c$884$1_0$596:979F
L:G$ADC_GetFlagStatus$0$0:979F
L:C$stm8l15x_adc.c$887$2_0$597:97A7
L:C$stm8l15x_adc.c$892$2_0$598:97AB
L:C$stm8l15x_adc.c$896$1_0$596:97AC
L:C$stm8l15x_adc.c$897$1_0$596:97AC
L:XG$ADC_GetFlagStatus$0$0:97AC
L:C$stm8l15x_adc.c$637$0_0$596:97AD
L:G$ADC_SamplingTimeConfig$0$0:97AD
L:C$stm8l15x_adc.c$648$1_0$596:97AE
L:C$stm8l15x_adc.c$645$1_0$596:97B0
L:C$stm8l15x_adc.c$648$2_0$597:97B4
L:C$stm8l15x_adc.c$649$2_0$597:97BC
L:C$stm8l15x_adc.c$654$2_0$598:97C8
L:C$stm8l15x_adc.c$655$2_0$598:97CD
L:C$stm8l15x_adc.c$657$1_0$596:97D4
L:XG$ADC_SamplingTimeConfig$0$0:97D4
L:C$stm8l15x_clk.c$696$0_0$596:982F
L:G$CLK_PeripheralClockConfig$0$0:982F
L:C$stm8l15x_clk.c$705$1_0$596:9830
L:C$stm8l15x_clk.c$717$1_0$596:9849
L:C$stm8l15x_clk.c$707$1_0$596:984E
L:C$stm8l15x_clk.c$712$1_0$596:9852
L:C$stm8l15x_clk.c$709$2_0$597:9855
L:C$stm8l15x_clk.c$712$3_0$598:9859
L:C$stm8l15x_clk.c$717$3_0$599:9860
L:C$stm8l15x_clk.c$720$1_0$596:9867
L:C$stm8l15x_clk.c$725$1_0$596:986D
L:C$stm8l15x_clk.c$722$2_0$600:9870
L:C$stm8l15x_clk.c$725$3_0$601:9874
L:C$stm8l15x_clk.c$730$3_0$602:987B
L:C$stm8l15x_clk.c$738$1_0$596:9882
L:C$stm8l15x_clk.c$735$2_0$603:9885
L:C$stm8l15x_clk.c$738$3_0$604:9889
L:C$stm8l15x_clk.c$743$3_0$605:9890
L:C$stm8l15x_clk.c$746$1_0$596:9896
L:XG$CLK_PeripheralClockConfig$0$0:9896
L:C$stm8l15x_spi.c$336$0_0$596:9897
L:C$stm8l15x_spi.c$338$1_0$596:9897
L:G$SPI_ReceiveData$0$0:9897
L:C$stm8l15x_spi.c$339$1_0$596:989B
L:XG$SPI_ReceiveData$0$0:989B
L:C$stm8l15x_clk.c$544$0_0$596:98BB
L:C$stm8l15x_clk.c$549$1_0$596:98BB
L:G$CLK_SYSCLKDivConfig$0$0:98BB
L:C$stm8l15x_clk.c$550$1_0$596:98C1
L:XG$CLK_SYSCLKDivConfig$0$0:98C1
L:C$stm8l15x_usart.c$1026$0_0$596:98E6
L:G$USART_GetFlagStatus$0$0:98E6
L:C$stm8l15x_usart.c$1035$1_0$596:98E9
L:C$stm8l15x_usart.c$1033$1_0$596:98EF
L:C$stm8l15x_usart.c$1035$2_0$597:98F5
L:C$stm8l15x_usart.c$1038$3_0$598:98FB
L:C$stm8l15x_usart.c$1043$3_0$599:98FF
L:C$stm8l15x_usart.c$1048$2_0$600:9902
L:C$stm8l15x_usart.c$1051$3_0$601:9907
L:C$stm8l15x_usart.c$1056$3_0$602:990B
L:C$stm8l15x_usart.c$1060$1_0$596:990C
L:C$stm8l15x_usart.c$1061$1_0$596:990E
L:XG$USART_GetFlagStatus$0$0:990E
L:C$stm8l15x_spi.c$325$0_0$596:990F
L:C$stm8l15x_spi.c$327$1_0$596:990F
L:G$SPI_SendData$0$0:990F
L:C$stm8l15x_spi.c$328$1_0$596:9915
L:XG$SPI_SendData$0$0:9915
L:C$stm8l15x_i2c.c$979$0_0$596:9916
L:G$I2C_ITConfig$0$0:9916
L:C$stm8l15x_i2c.c$988$1_0$596:9917
L:C$stm8l15x_i2c.c$985$1_0$596:9923
L:C$stm8l15x_i2c.c$988$2_0$597:9927
L:C$stm8l15x_i2c.c$993$2_0$598:992C
L:C$stm8l15x_i2c.c$995$1_0$596:9931
L:XG$I2C_ITConfig$0$0:9931
L:C$stm8l15x_tim4.c$400$0_0$596:9932
L:C$stm8l15x_tim4.c$408$1_0$596:9932
L:G$TIM4_Cmd$0$0:9932
L:C$stm8l15x_tim4.c$406$1_0$596:9935
L:C$stm8l15x_tim4.c$408$2_0$597:9939
L:C$stm8l15x_tim4.c$412$2_0$598:9940
L:C$stm8l15x_tim4.c$414$1_0$596:9945
L:XG$TIM4_Cmd$0$0:9945
L:C$stm8l15x_clk.c$493$0_0$596:9946
L:G$CLK_GetClockFreq$0$0:9946
L:C$stm8l15x_clk.c$496$2_0$596:9948
L:C$stm8l15x_clk.c$501$1_0$596:994D
L:C$stm8l15x_clk.c$503$1_0$596:9950
L:C$stm8l15x_clk.c$505$2_0$597:9954
L:C$stm8l15x_clk.c$507$1_0$596:9960
L:C$stm8l15x_clk.c$509$2_0$598:9964
L:C$stm8l15x_clk.c$511$1_0$596:996E
L:C$stm8l15x_clk.c$513$2_0$599:9972
L:C$stm8l15x_clk.c$517$1_0$596:997C
L:C$stm8l15x_clk.c$521$1_0$596:997C
L:C$stm8l15x_clk.c$522$1_0$596:9981
L:C$stm8l15x_clk.c$525$1_0$596:9987
L:C$stm8l15x_clk.c$527$1_0$596:9999
L:C$stm8l15x_clk.c$528$1_0$596:999B
L:XG$CLK_GetClockFreq$0$0:999B
L:C$stm8l15x_flash.c$309$0_0$596:999C
L:C$stm8l15x_flash.c$315$1_0$596:999C
L:G$FLASH_Lock$0$0:999C
L:C$stm8l15x_flash.c$316$1_0$596:99A4
L:XG$FLASH_Lock$0$0:99A4
L:C$stm8l15x_adc.c$243$0_0$596:99A5
L:C$stm8l15x_adc.c$246$1_0$596:99A5
L:G$ADC_SoftwareStartConv$0$0:99A5
L:C$stm8l15x_adc.c$247$1_0$596:99AB
L:XG$ADC_SoftwareStartConv$0$0:99AB
L:C$stm8l15x_exti.c$162$0_0$596:99AC
L:G$EXTI_SetPinSensitivity$0$0:99AC
L:C$stm8l15x_exti.c$174$1_0$596:99AD
L:C$stm8l15x_exti.c$190$1_0$596:99DD
L:C$stm8l15x_exti.c$170$1_0$596:99F1
L:C$stm8l15x_exti.c$172$2_0$597:9A18
L:C$stm8l15x_exti.c$173$2_0$597:9A18
L:C$stm8l15x_exti.c$174$2_0$597:9A20
L:C$stm8l15x_exti.c$175$2_0$597:9A28
L:C$stm8l15x_exti.c$176$2_0$597:9A2B
L:C$stm8l15x_exti.c$177$2_0$597:9A2B
L:C$stm8l15x_exti.c$178$2_0$597:9A33
L:C$stm8l15x_exti.c$179$2_0$597:9A3B
L:C$stm8l15x_exti.c$180$2_0$597:9A3E
L:C$stm8l15x_exti.c$181$2_0$597:9A3E
L:C$stm8l15x_exti.c$182$2_0$597:9A46
L:C$stm8l15x_exti.c$183$2_0$597:9A4E
L:C$stm8l15x_exti.c$184$2_0$597:9A51
L:C$stm8l15x_exti.c$185$2_0$597:9A51
L:C$stm8l15x_exti.c$186$2_0$597:9A59
L:C$stm8l15x_exti.c$187$2_0$597:9A61
L:C$stm8l15x_exti.c$188$2_0$597:9A64
L:C$stm8l15x_exti.c$189$2_0$597:9A64
L:C$stm8l15x_exti.c$190$2_0$597:9A6C
L:C$stm8l15x_exti.c$191$2_0$597:9A74
L:C$stm8l15x_exti.c$192$2_0$597:9A76
L:C$stm8l15x_exti.c$193$2_0$597:9A76
L:C$stm8l15x_exti.c$194$2_0$597:9A7E
L:C$stm8l15x_exti.c$195$2_0$597:9A86
L:C$stm8l15x_exti.c$196$2_0$597:9A88
L:C$stm8l15x_exti.c$197$2_0$597:9A88
L:C$stm8l15x_exti.c$198$2_0$597:9A90
L:C$stm8l15x_exti.c$199$2_0$597:9A98
L:C$stm8l15x_exti.c$200$2_0$597:9A9A
L:C$stm8l15x_exti.c$201$2_0$597:9A9A
L:C$stm8l15x_exti.c$202$2_0$597:9AA2
L:C$stm8l15x_exti.c$206$1_0$596:9AAA
L:C$stm8l15x_exti.c$207$1_0$596:9AAB
L:XG$EXTI_SetPinSensitivity$0$0:9AAB
L:C$stm8l15x_rtc.c$1394$0_0$598:9AAC
L:C$stm8l15x_rtc.c$1402$1_0$598:9AAC
L:G$RTC_WakeUpClockConfig$0$0:9AAC
L:C$stm8l15x_rtc.c$1403$1_0$598:9AB0
L:C$stm8l15x_rtc.c$1406$1_0$598:9AB4
L:C$stm8l15x_rtc.c$1409$1_0$598:9AB8
L:C$stm8l15x_rtc.c$1411$2_0$599:9AC5
L:C$stm8l15x_rtc.c$1415$1_0$598:9AC8
L:C$stm8l15x_rtc.c$1418$1_0$598:9AD0
L:C$stm8l15x_rtc.c$1421$1_0$598:9AD8
L:C$stm8l15x_rtc.c$1422$1_0$598:9ADC
L:XG$RTC_WakeUpClockConfig$0$0:9ADC
L:C$stm8l15x_clk.c$970$0_0$596:9ADD
L:G$CLK_GetFlagStatus$0$0:9ADD
L:C$stm8l15x_clk.c$980$1_0$596:9ADE
L:C$stm8l15x_clk.c$983$1_0$596:9AE2
L:C$stm8l15x_clk.c$985$1_0$596:9AE9
L:C$stm8l15x_clk.c$987$2_0$597:9AEC
L:C$stm8l15x_clk.c$989$1_0$596:9AF2
L:C$stm8l15x_clk.c$991$2_0$598:9AF6
L:C$stm8l15x_clk.c$993$1_0$596:9AFB
L:C$stm8l15x_clk.c$995$2_0$599:9AFF
L:C$stm8l15x_clk.c$997$1_0$596:9B04
L:C$stm8l15x_clk.c$999$2_0$600:9B08
L:C$stm8l15x_clk.c$1001$1_0$596:9B0D
L:C$stm8l15x_clk.c$1003$2_0$601:9B11
L:C$stm8l15x_clk.c$1005$1_0$596:9B16
L:C$stm8l15x_clk.c$1007$2_0$602:9B1A
L:C$stm8l15x_clk.c$1009$1_0$596:9B1F
L:C$stm8l15x_clk.c$1011$2_0$603:9B23
L:C$stm8l15x_clk.c$1013$1_0$596:9B28
L:C$stm8l15x_clk.c$1015$2_0$604:9B2C
L:C$stm8l15x_clk.c$1019$2_0$605:9B31
L:C$stm8l15x_clk.c$1023$1_0$596:9B34
L:C$stm8l15x_clk.c$1025$2_0$606:9B47
L:C$stm8l15x_clk.c$1029$2_0$607:9B4B
L:C$stm8l15x_clk.c$1033$1_0$596:9B4C
L:C$stm8l15x_clk.c$1034$1_0$596:9B4E
L:XG$CLK_GetFlagStatus$0$0:9B4E
L:C$stm8l15x_adc.c$507$0_0$596:9B4F
L:C$stm8l15x_adc.c$512$1_0$596:9B4F
L:G$ADC_VrefintCmd$0$0:9B4F
L:C$stm8l15x_adc.c$515$2_0$597:9B53
L:C$stm8l15x_adc.c$520$2_0$598:9B61
L:C$stm8l15x_adc.c$522$1_0$596:9B6D
L:XG$ADC_VrefintCmd$0$0:9B6D
L:C$stm8l15x_tim4.c$167$0_0$596:9B6E
L:C$stm8l15x_tim4.c$173$1_0$596:9B6E
L:G$TIM4_TimeBaseInit$0$0:9B6E
L:C$stm8l15x_tim4.c$175$1_0$596:9B74
L:C$stm8l15x_tim4.c$178$1_0$596:9B7A
L:C$stm8l15x_tim4.c$179$1_0$596:9B7E
L:XG$TIM4_TimeBaseInit$0$0:9B7E
L:C$stm8l15x_tim4.c$516$0_0$596:9BFB
L:C$stm8l15x_tim4.c$521$1_0$596:9BFB
L:G$TIM4_ClearFlag$0$0:9BFB
L:C$stm8l15x_tim4.c$522$1_0$596:9C01
L:XG$TIM4_ClearFlag$0$0:9C01
L:C$stm8l15x_spi.c$228$0_0$596:9C02
L:C$stm8l15x_spi.c$235$1_0$596:9C02
L:G$SPI_Cmd$0$0:9C02
L:C$stm8l15x_spi.c$233$1_0$596:9C05
L:C$stm8l15x_spi.c$235$2_0$597:9C09
L:C$stm8l15x_spi.c$239$2_0$598:9C0E
L:C$stm8l15x_spi.c$241$1_0$596:9C11
L:XG$SPI_Cmd$0$0:9C11
L:C$stm8l15x_spi.c$179$0_0$596:9C12
L:G$SPI_Init$0$0:9C12
L:C$stm8l15x_spi.c$196$1_0$596:9C13
L:C$stm8l15x_spi.c$197$1_0$596:9C15
L:C$stm8l15x_spi.c$198$1_0$596:9C1B
L:C$stm8l15x_spi.c$202$1_0$596:9C23
L:C$stm8l15x_spi.c$206$1_0$596:9C2A
L:C$stm8l15x_spi.c$204$1_0$596:9C2B
L:C$stm8l15x_spi.c$206$2_0$597:9C33
L:C$stm8l15x_spi.c$210$2_0$598:9C38
L:C$stm8l15x_spi.c$214$1_0$596:9C3B
L:C$stm8l15x_spi.c$217$1_0$596:9C41
L:C$stm8l15x_spi.c$218$1_0$596:9C47
L:XG$SPI_Init$0$0:9C47
L:C$stm8l15x_syscfg.c$418$0_0$596:9C5C
L:G$SYSCFG_REMAPPinConfig$0$0:9C5C
L:C$stm8l15x_syscfg.c$426$1_0$596:9C5D
L:C$stm8l15x_syscfg.c$431$1_0$596:9C64
L:C$stm8l15x_syscfg.c$429$1_0$596:9C68
L:C$stm8l15x_syscfg.c$431$2_0$597:9C6C
L:C$stm8l15x_syscfg.c$432$2_0$597:9C7C
L:C$stm8l15x_syscfg.c$434$3_0$598:9C83
L:C$stm8l15x_syscfg.c$446$1_0$596:9C93
L:C$stm8l15x_syscfg.c$438$1_0$596:9C9B
L:C$stm8l15x_syscfg.c$442$1_0$596:9C9F
L:C$stm8l15x_syscfg.c$440$2_0$599:9CA2
L:C$stm8l15x_syscfg.c$442$3_0$600:9CA6
L:C$stm8l15x_syscfg.c$446$3_0$601:9CAF
L:C$stm8l15x_syscfg.c$454$1_0$596:9CB6
L:C$stm8l15x_syscfg.c$452$2_0$602:9CB9
L:C$stm8l15x_syscfg.c$454$3_0$603:9CBD
L:C$stm8l15x_syscfg.c$458$3_0$604:9CC6
L:C$stm8l15x_syscfg.c$461$1_0$596:9CCC
L:XG$SYSCFG_REMAPPinConfig$0$0:9CCC
