// Seed: 1996588790
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10,
    input tri0 id_11,
    input wor id_12
);
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6,
    output uwire id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri id_10,
    input wire id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input supply1 id_15
);
  assign id_9 = id_12;
  module_0(
      id_15, id_10, id_2, id_5, id_1, id_2, id_11, id_4, id_14, id_15, id_12, id_8, id_15
  );
  wire id_17;
  wire id_18;
endmodule
