

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 10:39:14 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |   40|   40|        36|          1|          1|     6|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     25|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    180|   12528|  25596|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     48|
|Register         |        0|      -|    5550|   1056|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    180|   18078|  26725|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     81|      16|     50|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |mmult_hw_fadd_32nbkb_U1   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U2   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U3   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U4   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U5   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U6   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U7   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U8   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U9   |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U10  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U11  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U12  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U13  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U14  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U15  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U16  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U17  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U18  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U19  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U20  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U21  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U22  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U23  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U24  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U25  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U26  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U27  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U28  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U29  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U30  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U31  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U32  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U33  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U34  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U35  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fadd_32nbkb_U36  |mmult_hw_fadd_32nbkb  |        0|      2|  205|  390|
    |mmult_hw_fmul_32ncud_U37  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U38  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U39  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U40  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U41  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U42  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U43  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U44  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U45  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U46  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U47  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U48  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U49  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U50  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U51  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U52  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U53  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U54  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U55  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U56  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U57  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U58  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U59  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U60  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U61  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U62  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U63  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U64  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U65  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U66  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U67  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U68  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U69  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U70  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U71  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    |mmult_hw_fmul_32ncud_U72  |mmult_hw_fmul_32ncud  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|    180|12528|25596|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |ia_1_fu_853_p2           |     +    |      0|  0|  12|           3|           1|
    |exitcond2_fu_847_p2      |   icmp   |      0|  0|   9|           3|           3|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  25|           9|           7|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter35  |   9|          2|    1|          2|
    |ia_reg_506                |   9|          2|    3|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  48|         10|    6|         14|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |b_0_0_read_reg_893        |  32|   0|   32|          0|
    |b_0_1_read_reg_923        |  32|   0|   32|          0|
    |b_0_2_read_reg_953        |  32|   0|   32|          0|
    |b_0_3_read_reg_983        |  32|   0|   32|          0|
    |b_0_4_read_reg_1013       |  32|   0|   32|          0|
    |b_0_5_read_reg_1043       |  32|   0|   32|          0|
    |b_1_0_read_reg_898        |  32|   0|   32|          0|
    |b_1_1_read_reg_928        |  32|   0|   32|          0|
    |b_1_2_read_reg_958        |  32|   0|   32|          0|
    |b_1_3_read_reg_988        |  32|   0|   32|          0|
    |b_1_4_read_reg_1018       |  32|   0|   32|          0|
    |b_1_5_read_reg_1048       |  32|   0|   32|          0|
    |b_2_0_read_reg_903        |  32|   0|   32|          0|
    |b_2_1_read_reg_933        |  32|   0|   32|          0|
    |b_2_2_read_reg_963        |  32|   0|   32|          0|
    |b_2_3_read_reg_993        |  32|   0|   32|          0|
    |b_2_4_read_reg_1023       |  32|   0|   32|          0|
    |b_2_5_read_reg_1053       |  32|   0|   32|          0|
    |b_3_0_read_reg_908        |  32|   0|   32|          0|
    |b_3_1_read_reg_938        |  32|   0|   32|          0|
    |b_3_2_read_reg_968        |  32|   0|   32|          0|
    |b_3_3_read_reg_998        |  32|   0|   32|          0|
    |b_3_4_read_reg_1028       |  32|   0|   32|          0|
    |b_3_5_read_reg_1058       |  32|   0|   32|          0|
    |b_4_0_read_reg_913        |  32|   0|   32|          0|
    |b_4_1_read_reg_943        |  32|   0|   32|          0|
    |b_4_2_read_reg_973        |  32|   0|   32|          0|
    |b_4_3_read_reg_1003       |  32|   0|   32|          0|
    |b_4_4_read_reg_1033       |  32|   0|   32|          0|
    |b_4_5_read_reg_1063       |  32|   0|   32|          0|
    |b_5_0_read_reg_918        |  32|   0|   32|          0|
    |b_5_1_read_reg_948        |  32|   0|   32|          0|
    |b_5_2_read_reg_978        |  32|   0|   32|          0|
    |b_5_3_read_reg_1008       |  32|   0|   32|          0|
    |b_5_4_read_reg_1038       |  32|   0|   32|          0|
    |b_5_5_read_reg_1068       |  32|   0|   32|          0|
    |exitcond2_reg_864         |   1|   0|    1|          0|
    |ia_reg_506                |   3|   0|    3|          0|
    |sum_1_0_1_reg_1203        |  32|   0|   32|          0|
    |sum_1_0_2_reg_1278        |  32|   0|   32|          0|
    |sum_1_0_3_reg_1353        |  32|   0|   32|          0|
    |sum_1_0_4_reg_1428        |  32|   0|   32|          0|
    |sum_1_0_5_reg_1488        |  32|   0|   32|          0|
    |sum_1_1_1_reg_1213        |  32|   0|   32|          0|
    |sum_1_1_2_reg_1288        |  32|   0|   32|          0|
    |sum_1_1_3_reg_1363        |  32|   0|   32|          0|
    |sum_1_1_4_reg_1438        |  32|   0|   32|          0|
    |sum_1_1_5_reg_1493        |  32|   0|   32|          0|
    |sum_1_1_reg_1138          |  32|   0|   32|          0|
    |sum_1_2_1_reg_1223        |  32|   0|   32|          0|
    |sum_1_2_2_reg_1298        |  32|   0|   32|          0|
    |sum_1_2_3_reg_1373        |  32|   0|   32|          0|
    |sum_1_2_4_reg_1448        |  32|   0|   32|          0|
    |sum_1_2_5_reg_1498        |  32|   0|   32|          0|
    |sum_1_2_reg_1148          |  32|   0|   32|          0|
    |sum_1_3_1_reg_1233        |  32|   0|   32|          0|
    |sum_1_3_2_reg_1308        |  32|   0|   32|          0|
    |sum_1_3_3_reg_1383        |  32|   0|   32|          0|
    |sum_1_3_4_reg_1458        |  32|   0|   32|          0|
    |sum_1_3_5_reg_1503        |  32|   0|   32|          0|
    |sum_1_3_reg_1158          |  32|   0|   32|          0|
    |sum_1_4_1_reg_1243        |  32|   0|   32|          0|
    |sum_1_4_2_reg_1318        |  32|   0|   32|          0|
    |sum_1_4_3_reg_1393        |  32|   0|   32|          0|
    |sum_1_4_4_reg_1468        |  32|   0|   32|          0|
    |sum_1_4_5_reg_1508        |  32|   0|   32|          0|
    |sum_1_4_reg_1168          |  32|   0|   32|          0|
    |sum_1_5_1_reg_1253        |  32|   0|   32|          0|
    |sum_1_5_2_reg_1328        |  32|   0|   32|          0|
    |sum_1_5_3_reg_1403        |  32|   0|   32|          0|
    |sum_1_5_4_reg_1478        |  32|   0|   32|          0|
    |sum_1_5_5_reg_1513        |  32|   0|   32|          0|
    |sum_1_5_reg_1178          |  32|   0|   32|          0|
    |sum_1_reg_1128            |  32|   0|   32|          0|
    |tmp_5_0_1_reg_1133        |  32|   0|   32|          0|
    |tmp_5_0_2_reg_1208        |  32|   0|   32|          0|
    |tmp_5_0_3_reg_1283        |  32|   0|   32|          0|
    |tmp_5_0_4_reg_1358        |  32|   0|   32|          0|
    |tmp_5_0_5_reg_1433        |  32|   0|   32|          0|
    |tmp_5_1_1_reg_1143        |  32|   0|   32|          0|
    |tmp_5_1_2_reg_1218        |  32|   0|   32|          0|
    |tmp_5_1_3_reg_1293        |  32|   0|   32|          0|
    |tmp_5_1_4_reg_1368        |  32|   0|   32|          0|
    |tmp_5_1_5_reg_1443        |  32|   0|   32|          0|
    |tmp_5_1_reg_1088          |  32|   0|   32|          0|
    |tmp_5_2_1_reg_1153        |  32|   0|   32|          0|
    |tmp_5_2_2_reg_1228        |  32|   0|   32|          0|
    |tmp_5_2_3_reg_1303        |  32|   0|   32|          0|
    |tmp_5_2_4_reg_1378        |  32|   0|   32|          0|
    |tmp_5_2_5_reg_1453        |  32|   0|   32|          0|
    |tmp_5_2_reg_1093          |  32|   0|   32|          0|
    |tmp_5_3_1_reg_1163        |  32|   0|   32|          0|
    |tmp_5_3_2_reg_1238        |  32|   0|   32|          0|
    |tmp_5_3_3_reg_1313        |  32|   0|   32|          0|
    |tmp_5_3_4_reg_1388        |  32|   0|   32|          0|
    |tmp_5_3_5_reg_1463        |  32|   0|   32|          0|
    |tmp_5_3_reg_1098          |  32|   0|   32|          0|
    |tmp_5_4_1_reg_1173        |  32|   0|   32|          0|
    |tmp_5_4_2_reg_1248        |  32|   0|   32|          0|
    |tmp_5_4_3_reg_1323        |  32|   0|   32|          0|
    |tmp_5_4_4_reg_1398        |  32|   0|   32|          0|
    |tmp_5_4_5_reg_1473        |  32|   0|   32|          0|
    |tmp_5_4_reg_1103          |  32|   0|   32|          0|
    |tmp_5_5_1_reg_1183        |  32|   0|   32|          0|
    |tmp_5_5_2_reg_1258        |  32|   0|   32|          0|
    |tmp_5_5_3_reg_1333        |  32|   0|   32|          0|
    |tmp_5_5_4_reg_1408        |  32|   0|   32|          0|
    |tmp_5_5_5_reg_1483        |  32|   0|   32|          0|
    |tmp_5_5_reg_1108          |  32|   0|   32|          0|
    |tmp_5_reg_1083            |  32|   0|   32|          0|
    |tmp_reg_873               |   3|   0|   64|         61|
    |b_1_0_read_reg_898        |  64|  32|   32|          0|
    |b_1_1_read_reg_928        |  64|  32|   32|          0|
    |b_1_2_read_reg_958        |  64|  32|   32|          0|
    |b_1_3_read_reg_988        |  64|  32|   32|          0|
    |b_1_4_read_reg_1018       |  64|  32|   32|          0|
    |b_1_5_read_reg_1048       |  64|  32|   32|          0|
    |b_2_0_read_reg_903        |  64|  32|   32|          0|
    |b_2_1_read_reg_933        |  64|  32|   32|          0|
    |b_2_2_read_reg_963        |  64|  32|   32|          0|
    |b_2_3_read_reg_993        |  64|  32|   32|          0|
    |b_2_4_read_reg_1023       |  64|  32|   32|          0|
    |b_2_5_read_reg_1053       |  64|  32|   32|          0|
    |b_3_0_read_reg_908        |  64|  32|   32|          0|
    |b_3_1_read_reg_938        |  64|  32|   32|          0|
    |b_3_2_read_reg_968        |  64|  32|   32|          0|
    |b_3_3_read_reg_998        |  64|  32|   32|          0|
    |b_3_4_read_reg_1028       |  64|  32|   32|          0|
    |b_3_5_read_reg_1058       |  64|  32|   32|          0|
    |b_4_0_read_reg_913        |  64|  32|   32|          0|
    |b_4_1_read_reg_943        |  64|  32|   32|          0|
    |b_4_2_read_reg_973        |  64|  32|   32|          0|
    |b_4_3_read_reg_1003       |  64|  32|   32|          0|
    |b_4_4_read_reg_1033       |  64|  32|   32|          0|
    |b_4_5_read_reg_1063       |  64|  32|   32|          0|
    |b_5_0_read_reg_918        |  64|  32|   32|          0|
    |b_5_1_read_reg_948        |  64|  32|   32|          0|
    |b_5_2_read_reg_978        |  64|  32|   32|          0|
    |b_5_3_read_reg_1008       |  64|  32|   32|          0|
    |b_5_4_read_reg_1038       |  64|  32|   32|          0|
    |b_5_5_read_reg_1068       |  64|  32|   32|          0|
    |exitcond2_reg_864         |  64|  48|    1|          0|
    |tmp_reg_873               |  64|  48|   64|         61|
    +--------------------------+----+----+-----+-----------+
    |Total                     |5550|1056| 4588|        122|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mmult_hw   | return value |
|a_0_address0    | out |    3|  ap_memory |      a_0     |     array    |
|a_0_ce0         | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0          |  in |   32|  ap_memory |      a_0     |     array    |
|a_1_address0    | out |    3|  ap_memory |      a_1     |     array    |
|a_1_ce0         | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0          |  in |   32|  ap_memory |      a_1     |     array    |
|a_2_address0    | out |    3|  ap_memory |      a_2     |     array    |
|a_2_ce0         | out |    1|  ap_memory |      a_2     |     array    |
|a_2_q0          |  in |   32|  ap_memory |      a_2     |     array    |
|a_3_address0    | out |    3|  ap_memory |      a_3     |     array    |
|a_3_ce0         | out |    1|  ap_memory |      a_3     |     array    |
|a_3_q0          |  in |   32|  ap_memory |      a_3     |     array    |
|a_4_address0    | out |    3|  ap_memory |      a_4     |     array    |
|a_4_ce0         | out |    1|  ap_memory |      a_4     |     array    |
|a_4_q0          |  in |   32|  ap_memory |      a_4     |     array    |
|a_5_address0    | out |    3|  ap_memory |      a_5     |     array    |
|a_5_ce0         | out |    1|  ap_memory |      a_5     |     array    |
|a_5_q0          |  in |   32|  ap_memory |      a_5     |     array    |
|b_0_0           |  in |   32|   ap_none  |     b_0_0    |    pointer   |
|b_0_1           |  in |   32|   ap_none  |     b_0_1    |    pointer   |
|b_0_2           |  in |   32|   ap_none  |     b_0_2    |    pointer   |
|b_0_3           |  in |   32|   ap_none  |     b_0_3    |    pointer   |
|b_0_4           |  in |   32|   ap_none  |     b_0_4    |    pointer   |
|b_0_5           |  in |   32|   ap_none  |     b_0_5    |    pointer   |
|b_1_0           |  in |   32|   ap_none  |     b_1_0    |    pointer   |
|b_1_1           |  in |   32|   ap_none  |     b_1_1    |    pointer   |
|b_1_2           |  in |   32|   ap_none  |     b_1_2    |    pointer   |
|b_1_3           |  in |   32|   ap_none  |     b_1_3    |    pointer   |
|b_1_4           |  in |   32|   ap_none  |     b_1_4    |    pointer   |
|b_1_5           |  in |   32|   ap_none  |     b_1_5    |    pointer   |
|b_2_0           |  in |   32|   ap_none  |     b_2_0    |    pointer   |
|b_2_1           |  in |   32|   ap_none  |     b_2_1    |    pointer   |
|b_2_2           |  in |   32|   ap_none  |     b_2_2    |    pointer   |
|b_2_3           |  in |   32|   ap_none  |     b_2_3    |    pointer   |
|b_2_4           |  in |   32|   ap_none  |     b_2_4    |    pointer   |
|b_2_5           |  in |   32|   ap_none  |     b_2_5    |    pointer   |
|b_3_0           |  in |   32|   ap_none  |     b_3_0    |    pointer   |
|b_3_1           |  in |   32|   ap_none  |     b_3_1    |    pointer   |
|b_3_2           |  in |   32|   ap_none  |     b_3_2    |    pointer   |
|b_3_3           |  in |   32|   ap_none  |     b_3_3    |    pointer   |
|b_3_4           |  in |   32|   ap_none  |     b_3_4    |    pointer   |
|b_3_5           |  in |   32|   ap_none  |     b_3_5    |    pointer   |
|b_4_0           |  in |   32|   ap_none  |     b_4_0    |    pointer   |
|b_4_1           |  in |   32|   ap_none  |     b_4_1    |    pointer   |
|b_4_2           |  in |   32|   ap_none  |     b_4_2    |    pointer   |
|b_4_3           |  in |   32|   ap_none  |     b_4_3    |    pointer   |
|b_4_4           |  in |   32|   ap_none  |     b_4_4    |    pointer   |
|b_4_5           |  in |   32|   ap_none  |     b_4_5    |    pointer   |
|b_5_0           |  in |   32|   ap_none  |     b_5_0    |    pointer   |
|b_5_1           |  in |   32|   ap_none  |     b_5_1    |    pointer   |
|b_5_2           |  in |   32|   ap_none  |     b_5_2    |    pointer   |
|b_5_3           |  in |   32|   ap_none  |     b_5_3    |    pointer   |
|b_5_4           |  in |   32|   ap_none  |     b_5_4    |    pointer   |
|b_5_5           |  in |   32|   ap_none  |     b_5_5    |    pointer   |
|out_0_address0  | out |    3|  ap_memory |     out_0    |     array    |
|out_0_ce0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0        | out |   32|  ap_memory |     out_0    |     array    |
|out_1_address0  | out |    3|  ap_memory |     out_1    |     array    |
|out_1_ce0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_we0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_d0        | out |   32|  ap_memory |     out_1    |     array    |
|out_2_address0  | out |    3|  ap_memory |     out_2    |     array    |
|out_2_ce0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_we0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_d0        | out |   32|  ap_memory |     out_2    |     array    |
|out_3_address0  | out |    3|  ap_memory |     out_3    |     array    |
|out_3_ce0       | out |    1|  ap_memory |     out_3    |     array    |
|out_3_we0       | out |    1|  ap_memory |     out_3    |     array    |
|out_3_d0        | out |   32|  ap_memory |     out_3    |     array    |
|out_4_address0  | out |    3|  ap_memory |     out_4    |     array    |
|out_4_ce0       | out |    1|  ap_memory |     out_4    |     array    |
|out_4_we0       | out |    1|  ap_memory |     out_4    |     array    |
|out_4_d0        | out |   32|  ap_memory |     out_4    |     array    |
|out_5_address0  | out |    3|  ap_memory |     out_5    |     array    |
|out_5_ce0       | out |    1|  ap_memory |     out_5    |     array    |
|out_5_we0       | out |    1|  ap_memory |     out_5    |     array    |
|out_5_d0        | out |   32|  ap_memory |     out_5    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

