PPA Report for parity_generator_top.v (Module: parity_generator_top)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 12
IO Count: 11
Cell Count: 52

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1062.70 MHz
Reg-to-Reg Critical Path Delay: 0.796 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
