
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032966                       # Number of seconds simulated
sim_ticks                                 32966200000                       # Number of ticks simulated
final_tick                                32966200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107806                       # Simulator instruction rate (inst/s)
host_op_rate                                   166208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              246811251                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661896                       # Number of bytes of host memory used
host_seconds                                   133.57                       # Real time elapsed on the host
sim_insts                                    14399456                       # Number of instructions simulated
sim_ops                                      22200087                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          55936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2172544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2228480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       847808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          847808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13247                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13247                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1696768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65902166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67598935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1696768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1696768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25717492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25717492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25717492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1696768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65902166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93316427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     11224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     27762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000911476500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          640                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          640                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10866                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       34820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13375                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34820                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1832512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  395968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  716928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2228480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               856000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1210                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   32966100000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34820                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   28260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.434698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.420382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.808421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1041     15.50%     15.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1508     22.46%     37.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          739     11.01%     48.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1301     19.37%     68.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1056     15.73%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          254      3.78%     87.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          206      3.07%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          223      3.32%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          387      5.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6715                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.712500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.169274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.115968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            556     86.88%     86.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           53      8.28%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      1.88%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      1.09%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.47%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      1.25%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.503125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.479613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              163     25.47%     25.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.47%     25.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              463     72.34%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           640                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        55744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1776768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       716928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1690944.057853195118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 53896657.788886800408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21747365.483434546739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25947750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1251120250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 822494367000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29688.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36856.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61494905.94                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    740199250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1277068000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  143165000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25851.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44601.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        55.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     684014.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 20613180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 10944780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                99403080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6926940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1051649040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            501125760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             57076320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4364360040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       996250560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4866732300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11975416770                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            363.263487                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          31717489750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     99371000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     444860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  19552496750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2594326500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     704192000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   9570953750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 27389040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 14538645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               105036540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               51547500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1427194080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1157376450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             79882080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5167289400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1588932960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       3805734540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13425170775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            407.240470                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          30219520750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    149108750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     603720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  14749889000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4137872250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1993805750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11331804250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      70                       # Number of BP lookups
system.cpu.branchPred.condPredicted                70                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5038275                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2107157                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           198                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2155544                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         32966200                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    14399456                       # Number of instructions committed
system.cpu.committedOps                      22200087                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       1319026                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.289406                       # CPI: cycles per instruction
system.cpu.ipc                               0.436795                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass               34178      0.15%      0.15% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7157225     32.24%     32.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     32.39% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.00%     32.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               4194322     18.89%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     51.29% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     51.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           2097152      9.45%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          2097152      9.45%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.19% # Class of committed instruction
system.cpu.op_class_0::MemRead                  52962      0.24%     70.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9463      0.04%     70.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           4457110     20.08%     90.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          2097488      9.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 22200087                       # Class of committed instruction
system.cpu.tickCycles                        30842621                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         2123579                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 74                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.339049                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7144716                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.472987                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.339049                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14323976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14323976                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5004557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5004557                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106213                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7110770                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7110770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7110770                       # number of overall hits
system.cpu.dcache.overall_hits::total         7110770                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33507                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33507                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          738                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        34245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34245                       # number of overall misses
system.cpu.dcache.overall_misses::total         34245                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2322421000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2322421000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46878000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46878000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2369299000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2369299000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2369299000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2369299000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5038064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5038064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106951                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7145015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7145015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7145015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7145015                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006651                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000350                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004793                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004793                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004793                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69311.516996                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69311.516996                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63520.325203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63520.325203                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69186.713389                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69186.713389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69186.713389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69186.713389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13247                       # number of writebacks
system.cpu.dcache.writebacks::total             13247                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          299                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33487                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          459                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        33946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33946                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2253930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2253930000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2283961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2283961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2283961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2283961000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006647                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004751                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67307.611909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67307.611909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65427.015251                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65427.015251                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67282.183468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67282.183468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67282.183468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67282.183468                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32922                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           715.253017                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2155544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               874                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2466.297483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   715.253017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.698489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.698489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          746                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          694                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4311962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4311962                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2154670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2154670                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2154670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2154670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2154670                       # number of overall hits
system.cpu.icache.overall_hits::total         2154670                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55975000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55975000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     55975000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55975000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55975000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55975000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2155544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2155544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2155544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2155544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2155544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2155544                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000405                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000405                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64044.622426                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64044.622426                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64044.622426                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64044.622426                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64044.622426                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64044.622426                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          874                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          874                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54227000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54227000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54227000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54227000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54227000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62044.622426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62044.622426                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62044.622426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62044.622426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62044.622426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62044.622426                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.membus.snoop_filter.tot_requests         67870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        33051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  32966200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34361                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13247                       # Transaction distribution
system.membus.trans_dist::WritebackClean          128                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19675                       # Transaction distribution
system.membus.trans_dist::ReadExReq               459                       # Transaction distribution
system.membus.trans_dist::ReadExResp              459                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33487                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       100814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        64128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        64128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3020352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3020352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3084480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34820                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010718                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34816     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34820                       # Request fanout histogram
system.membus.reqLayer2.occupancy           121370000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4633250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          177901499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
