--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
ML605.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_tx_fifo_rd_to_wr = MAXDELAY FROM 
   TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_tx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "emac_single_clk_ref_gtx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X4Y28.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y33.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X90Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y80.AQ      Tcko                  0.337   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X90Y80.BX      net (fanout=1)        1.052   E2M/delayCtrl0Reset<0>
    SLICE_X90Y80.CLK     Tdick                 0.034   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      1.423ns (0.371ns logic, 1.052ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X90Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 5.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y80.AQ      Tcko                  0.098   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X90Y80.BX      net (fanout=1)        0.472   E2M/delayCtrl0Reset<0>
    SLICE_X90Y80.CLK     Tckdi       (-Th)     0.076   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.022ns logic, 0.472ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 5.000ns (200.000MHz) (Tdlycper_REFCLK)
  Physical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Logical resource: E2M/delayCtrl0_MapLib_replicate6/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: clkBPLL/CLKIN1
  Logical resource: clkBPLL/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y33.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1/RDCLK
  Location pin: RAMB18_X4Y26.RDCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1/WRCLK
  Location pin: RAMB18_X4Y14.WRCLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.368ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.200ns
  High pulse: 15.100ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: E2M/EC/sysACE_MPADD<5>/SR
  Logical resource: E2M/EC/sysACE_MPADD_2/SR
  Location pin: SLICE_X94Y55.SR
  Clock network: E2M/EC/sysACEreset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.978ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.462ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.978ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y55.AQ      Tcko                  0.337   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        2.401   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 2.240   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (2.577ns logic, 2.401ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (AL14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.398ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y55.AQ      Tcko                  0.098   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    AL14.O               net (fanout=2)        1.139   E2M/EC/sysACE_MPWE
    AL14.PAD             Tioop                 1.161   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (1.259ns logic, 1.139ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.707ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  18.733ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y55.AQ      Tcko                  0.337   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        2.128   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 2.242   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (2.579ns logic, 2.128ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (AL15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.055ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      2.055ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y55.AQ      Tcko                  0.098   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    AL15.O               net (fanout=3)        0.794   E2M/EC/sysACE_MPOE
    AL15.PAD             Tioop                 1.163   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (1.261ns logic, 0.794ns route)
                                                       (61.4% logic, 38.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   3.184ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.024ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.184ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP19.I               Tiopi                 0.786   sysACE_MPDATA<9>
                                                       sysACE_MPDATA<9>
                                                       E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB18_X4Y14.DIADI9  net (fanout=1)        1.691   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB18_X4Y14.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (1.493ns logic, 1.691ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.003ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.163ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL18.I               Tiopi                 0.809   sysACE_MPDATA<12>
                                                       sysACE_MPDATA<12>
                                                       E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB18_X4Y14.DIADI12 net (fanout=1)        1.647   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB18_X4Y14.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (1.516ns logic, 1.647ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.046ns (requirement - data path)
  Source:               sysACE_MPDATA<8> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          3.160ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path at Slow Process Corner: sysACE_MPDATA<8> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH22.I               Tiopi                 0.709   sysACE_MPDATA<8>
                                                       sysACE_MPDATA<8>
                                                       E2M/EC/sysACEIO/IOBUF_B8/IBUF
    RAMB18_X4Y14.DIADI8  net (fanout=1)        1.698   E2M/EC/sysACE_MPDATA_Out<8>
    RAMB18_X4Y14.WRCLK   Trdck_DIA             0.707   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.416ns logic, 1.698ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI5), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.642ns (data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.642ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH15.I               Tiopi                 0.323   sysACE_MPDATA<5>
                                                       sysACE_MPDATA<5>
                                                       E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB18_X4Y14.DIADI5  net (fanout=1)        0.517   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB18_X4Y14.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.642ns (0.125ns logic, 0.517ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI10), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.656ns (data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ15.I               Tiopi                 0.331   sysACE_MPDATA<10>
                                                       sysACE_MPDATA<10>
                                                       E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB18_X4Y14.DIADI10 net (fanout=1)        0.523   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB18_X4Y14.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.133ns logic, 0.523ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y14.DIADI4), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.663ns (data path)
  Source:               sysACE_MPDATA<4> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path at Fast Process Corner: sysACE_MPDATA<4> to E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG16.I               Tiopi                 0.319   sysACE_MPDATA<4>
                                                       sysACE_MPDATA<4>
                                                       E2M/EC/sysACEIO/IOBUF_B4/IBUF
    RAMB18_X4Y14.DIADI4  net (fanout=1)        0.542   E2M/EC/sysACE_MPDATA_Out<4>
    RAMB18_X4Y14.WRCLK   Trckd_DIA   (-Th)     0.198   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.121ns logic, 0.542ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP 
"emac_single_clk_ref_gtx" 8 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP 
"emac_single_clk_phy_rx" 7.5 ns         HIGH 50%;

 1833 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.825ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (SLICE_X118Y102.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.724ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X119Y102.C1    net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.D3    net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X118Y100.B4    net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X118Y100.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (1.141ns logic, 1.583ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.617ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X119Y102.C2    net (fanout=3)        0.603   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.D3    net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X118Y100.B4    net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X118Y100.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.141ns logic, 1.476ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X119Y102.C1    net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.A3    net (fanout=9)        0.359   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X118Y100.A5    net (fanout=2)        0.319   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X118Y100.COUT  Topcya                0.410   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.140   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (1.145ns logic, 1.388ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (SLICE_X118Y102.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.684ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X119Y102.C1    net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.D3    net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X118Y100.B4    net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X118Y100.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (1.101ns logic, 1.583ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X119Y102.C2    net (fanout=3)        0.603   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.D3    net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X118Y100.B4    net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X118Y100.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.101ns logic, 1.476ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.493ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X119Y102.C1    net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.A3    net (fanout=9)        0.359   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X118Y100.A5    net (fanout=2)        0.319   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X118Y100.COUT  Topcya                0.410   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.100   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.105ns logic, 1.388ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (SLICE_X118Y102.CIN), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.659ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X119Y102.C1    net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.D3    net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X118Y100.B4    net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X118Y100.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.076ns logic, 1.583ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.552ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    SLICE_X119Y102.C2    net (fanout=3)        0.603   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.D3    net (fanout=9)        0.349   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.D     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>1
    SLICE_X118Y100.B4    net (fanout=2)        0.524   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
    SLICE_X118Y100.COUT  Topcyb                0.406   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.076ns logic, 1.476ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.468ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (0.945 - 1.011)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y103.CQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6
    SLICE_X119Y102.C1    net (fanout=1)        0.710   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<6>
    SLICE_X119Y102.C     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>61
    SLICE_X119Y102.A3    net (fanout=9)        0.359   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>_bdd10
    SLICE_X119Y102.A     Tilo                  0.068   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X118Y100.A5    net (fanout=2)        0.319   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr<0>
    SLICE_X118Y100.COUT  Topcya                0.410   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<3>
    SLICE_X118Y101.COUT  Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CIN   net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_cy<7>
    SLICE_X118Y102.CLK   Tcinck                0.075   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/Msub_wr_addr_diff[11]_wr_rd_addr[11]_mux_169_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (1.080ns logic, 1.388ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X6Y19.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.565 - 0.421)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X124Y95.AQ        Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    RAMB36_X6Y19.DIPADIP0   net (fanout=3)        0.281   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    RAMB36_X6Y19.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    ----------------------------------------------------  ---------------------------
    Total                                         0.198ns (-0.083ns logic, 0.281ns route)
                                                          (-41.9% logic, 141.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAMB36_X6Y19.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.132ns (0.565 - 0.433)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X136Y95.BQ        Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<5>
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6
    RAMB36_X6Y19.DIADI6     net (fanout=1)        0.276   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram<6>
    RAMB36_X6Y19.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen
    ----------------------------------------------------  ---------------------------
    Total                                         0.193ns (-0.083ns logic, 0.276ns route)
                                                          (-43.0% logic, 143.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (SLICE_X124Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y95.BQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe<1>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0
    SLICE_X124Y95.A6     net (fanout=2)        0.049   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe<0>
    SLICE_X124Y95.CLK    Tah         (-Th)     0.076   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0_rstpot
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen/CLKARDCLKL
  Location pin: RAMB36_X6Y19.CLKARDCLKL
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.500ns
  Low pulse: 3.750ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X132Y93.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------
Slack: 5.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe<1>/CLK
  Logical resource: E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1/CLK
  Location pin: SLICE_X132Y93.CLK
  Clock network: GMII_RX_CLK_0_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;

 146 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.196ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (SLICE_X151Y78.C2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y78.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X151Y78.D2     net (fanout=1)        0.959   E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo
    SLICE_X151Y78.DMUX   Tilo                  0.191   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X151Y78.C2     net (fanout=1)        0.592   N2
    SLICE_X151Y78.CLK    Tas                   0.073   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9-In
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.645ns logic, 1.551ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X136Y73.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.663ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y68.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X136Y71.B4     net (fanout=2)        0.658   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X136Y71.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.663ns (1.005ns logic, 0.658ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y68.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    SLICE_X136Y71.D4     net (fanout=2)        0.659   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
    SLICE_X136Y71.COUT   Topcyd                0.319   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.918ns logic, 0.659ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.575ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y68.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X136Y71.A5     net (fanout=2)        0.566   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X136Y71.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CLK    Tcinck                0.140   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (1.009ns logic, 0.566ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X136Y73.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y68.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X136Y71.B4     net (fanout=2)        0.658   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X136Y71.COUT   Topcyb                0.406   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<1>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.965ns logic, 0.658ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y68.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3
    SLICE_X136Y71.D4     net (fanout=2)        0.659   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
    SLICE_X136Y71.COUT   Topcyd                0.319   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.878ns logic, 0.659ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y68.AQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X136Y71.A5     net (fanout=2)        0.566   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X136Y71.COUT   Topcya                0.410   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_lut<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<3>
    SLICE_X136Y72.COUT   Tbyp                  0.078   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CIN    net (fanout=1)        0.000   E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
    SLICE_X136Y73.CLK    Tcinck                0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_xor<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.969ns logic, 0.566ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (SLICE_X130Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y77.BQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
    SLICE_X130Y78.BX     net (fanout=1)        0.095   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog
    SLICE_X130Y78.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.026ns logic, 0.095ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5 (SLICE_X136Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.152ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y72.AQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4
    SLICE_X136Y72.AX     net (fanout=2)        0.099   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<4>
    SLICE_X136Y72.CLK    Tckdi       (-Th)     0.045   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.152ns (0.053ns logic, 0.099ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7 (SLICE_X136Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y72.CQ     Tcko                  0.098   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6
    SLICE_X136Y72.CX     net (fanout=2)        0.100   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<6>
    SLICE_X136Y72.CLK    Tckdi       (-Th)     0.042   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_269_OUT_cy<7>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.056ns logic, 0.100ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.072ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (SLICE_X141Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.966 - 1.039)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y71.BQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9
    SLICE_X141Y72.BX     net (fanout=1)        0.520   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X141Y72.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.415ns logic, 0.520ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X141Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.935ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.966 - 1.039)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y71.CQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10
    SLICE_X141Y72.CX     net (fanout=1)        0.520   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X141Y72.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.935ns (0.415ns logic, 0.520ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X141Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.966 - 1.039)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y71.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11
    SLICE_X141Y72.DX     net (fanout=1)        0.519   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X141Y72.CLK    Tdick                 0.034   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.415ns logic, 0.519ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X140Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.475 - 0.444)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y68.BQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1
    SLICE_X140Y68.BX     net (fanout=1)        0.155   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X140Y68.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.026ns logic, 0.155ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (SLICE_X140Y68.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.475 - 0.444)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y68.CQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2
    SLICE_X140Y68.CX     net (fanout=1)        0.156   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X140Y68.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.026ns logic, 0.156ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (SLICE_X140Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.475 - 0.444)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y68.AQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0
    SLICE_X140Y68.AX     net (fanout=1)        0.197   E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X140Y68.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.223ns (0.026ns logic, 0.197ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "emac_single_clk_ref_gtx" 8 ns 
DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns 
DATAPATHONLY;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.974ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X114Y103.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y98.DMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6
    SLICE_X114Y103.CX    net (fanout=1)        0.537   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<6>
    SLICE_X114Y103.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.437ns logic, 0.537ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X114Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y98.AMUX   Tshcko                0.422   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1
    SLICE_X114Y102.BX    net (fanout=1)        0.529   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<1>
    SLICE_X114Y102.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.437ns logic, 0.529ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (SLICE_X114Y102.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y98.BQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<5>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2
    SLICE_X114Y102.CX    net (fanout=1)        0.589   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<2>
    SLICE_X114Y102.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.352ns logic, 0.589ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "emac_single_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (SLICE_X114Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y100.BQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9
    SLICE_X114Y101.BX    net (fanout=1)        0.095   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<9>
    SLICE_X114Y101.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.026ns logic, 0.095ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X114Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y100.AMUX  Tshcko                0.146   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8
    SLICE_X114Y101.AX    net (fanout=1)        0.092   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<8>
    SLICE_X114Y101.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.057ns logic, 0.092ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (SLICE_X114Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y100.CQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11
    SLICE_X114Y101.DX    net (fanout=1)        0.148   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray<11>
    SLICE_X114Y101.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11
    -------------------------------------------------  ---------------------------
    Total                                      0.174ns (0.026ns logic, 0.148ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 
ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.809ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X116Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.948 - 1.029)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y102.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X116Y102.DX    net (fanout=1)        0.297   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X116Y102.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.396ns logic, 0.297ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (SLICE_X116Y103.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.950 - 1.031)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y103.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7
    SLICE_X116Y103.DX    net (fanout=1)        0.297   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<7>
    SLICE_X116Y103.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.396ns logic, 0.297ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X116Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.947 - 1.027)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y101.DQ    Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X116Y101.DX    net (fanout=1)        0.297   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X116Y101.CLK   Tdick                 0.015   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.396ns logic, 0.297ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (SLICE_X126Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y97.AQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
    SLICE_X126Y97.DX     net (fanout=1)        0.092   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog
    SLICE_X126Y97.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.026ns logic, 0.092ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X116Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.023ns (0.460 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y101.AQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X116Y101.AX    net (fanout=1)        0.135   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X116Y101.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.026ns logic, 0.135ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X116Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.023ns (0.460 - 0.437)
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y101.CQ    Tcko                  0.115   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X116Y101.CX    net (fanout=1)        0.135   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X116Y101.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.026ns logic, 0.135ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 42500 paths analyzed, 569 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.149ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_45 (SLICE_X91Y71.C6), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.149ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_packet_payload_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y100.CQ     Tcko                  0.337   E2M/EC/tx_curr_bytes_left<11>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X67Y97.B2      net (fanout=5)        0.874   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y99.C6      net (fanout=70)       0.684   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y99.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11
    SLICE_X91Y71.C6      net (fanout=1)        1.795   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
    SLICE_X91Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_45
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18
                                                       E2M/EC/tx_packet_payload_45
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (0.879ns logic, 6.270ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_packet_payload_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.134ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_packet_payload_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y99.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<9>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X67Y97.B1      net (fanout=5)        0.859   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y99.C6      net (fanout=70)       0.684   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y99.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11
    SLICE_X91Y71.C6      net (fanout=1)        1.795   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
    SLICE_X91Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_45
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18
                                                       E2M/EC/tx_packet_payload_45
    -------------------------------------------------  ---------------------------
    Total                                      7.134ns (0.879ns logic, 6.255ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.870ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_packet_payload_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y99.AQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<9>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X67Y97.B3      net (fanout=5)        0.595   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y99.C6      net (fanout=70)       0.684   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y99.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11
    SLICE_X91Y71.C6      net (fanout=1)        1.795   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
    SLICE_X91Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_45
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18
                                                       E2M/EC/tx_packet_payload_45
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (0.879ns logic, 5.991ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X92Y67.A1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.075ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y100.CQ     Tcko                  0.337   E2M/EC/tx_curr_bytes_left<11>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X67Y97.B2      net (fanout=5)        0.874   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y91.D3      net (fanout=70)       0.493   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X92Y67.A1      net (fanout=1)        1.955   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (0.836ns logic, 6.239ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y99.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<9>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X67Y97.B1      net (fanout=5)        0.859   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y91.D3      net (fanout=70)       0.493   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X92Y67.A1      net (fanout=1)        1.955   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (0.836ns logic, 6.224ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.796ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y99.AQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<9>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X67Y97.B3      net (fanout=5)        0.595   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y91.D3      net (fanout=70)       0.493   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X92Y67.A1      net (fanout=1)        1.955   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.836ns logic, 5.960ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_47 (SLICE_X91Y65.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.902ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_11 to E2M/EC/tx_header_buffer_src_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y100.CQ     Tcko                  0.337   E2M/EC/tx_curr_bytes_left<11>
                                                       E2M/EC/tx_curr_bytes_left_11
    SLICE_X67Y97.B2      net (fanout=5)        0.874   E2M/EC/tx_curr_bytes_left<11>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X91Y65.C1      net (fanout=70)       2.300   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X91Y65.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_src_add<47>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1
                                                       E2M/EC/tx_header_buffer_src_add_47
    -------------------------------------------------  ---------------------------
    Total                                      6.902ns (0.811ns logic, 6.091ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_header_buffer_src_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y99.CQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<9>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X67Y97.B1      net (fanout=5)        0.859   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X91Y65.C1      net (fanout=70)       2.300   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X91Y65.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_src_add<47>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1
                                                       E2M/EC/tx_header_buffer_src_add_47
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (0.811ns logic, 6.076ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_src_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y99.AQ      Tcko                  0.337   E2M/EC/tx_curr_bytes_left<9>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X67Y97.B3      net (fanout=5)        0.595   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X67Y97.B       Tilo                  0.068   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>2
    SLICE_X84Y97.A4      net (fanout=1)        0.910   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>1
    SLICE_X84Y97.A       Tilo                  0.068   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>5
                                                       E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o<31>7
    SLICE_X91Y88.C2      net (fanout=6)        1.145   E2M/EC/tx_curr_bytes_left[31]_GND_20_o_equal_594_o
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X91Y65.C1      net (fanout=70)       2.300   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X91Y65.CLK     Tas                   0.073   E2M/EC/tx_header_buffer_src_add<47>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_669_OUT1
                                                       E2M/EC/tx_header_buffer_src_add_47
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.811ns logic, 5.812ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X89Y93.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_5 to E2M/EC/tx_header_buffer_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y93.AQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_5
    SLICE_X89Y93.A5      net (fanout=2)        0.067   E2M/EC/tx_header_buffer_len<5>
    SLICE_X89Y93.CLK     Tah         (-Th)     0.055   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT125
                                                       E2M/EC/tx_header_buffer_len_5
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.043ns logic, 0.067ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X91Y92.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_8 to E2M/EC/tx_header_buffer_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y92.DQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_8
    SLICE_X91Y92.D6      net (fanout=2)        0.091   E2M/EC/tx_header_buffer_len<8>
    SLICE_X91Y92.CLK     Tah         (-Th)     0.057   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT157
                                                       E2M/EC/tx_header_buffer_len_8
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.041ns logic, 0.091ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X89Y93.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_11 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/tx_header_buffer_len_11 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y93.DQ      Tcko                  0.098   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_11
    SLICE_X89Y93.D4      net (fanout=2)        0.095   E2M/EC/tx_header_buffer_len<11>
    SLICE_X89Y93.CLK     Tah         (-Th)     0.057   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_664_OUT35
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.041ns logic, 0.095ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.166ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X93Y106.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.AQ     Tcko                  0.381   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X93Y106.A1     net (fanout=3)        0.712   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X93Y106.CLK    Tas                   0.073   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.454ns logic, 0.712ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X93Y107.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.AQ     Tcko                  0.381   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X93Y107.A4     net (fanout=3)        0.518   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X93Y107.CLK    Tas                   0.073   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.454ns logic, 0.518ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X93Y107.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.AQ     Tcko                  0.115   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X93Y107.A4     net (fanout=3)        0.188   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X93Y107.CLK    Tah         (-Th)     0.055   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset_glue_rst
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.060ns logic, 0.188ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X93Y106.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y106.AQ     Tcko                  0.115   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X93Y106.A1     net (fanout=3)        0.260   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X93Y106.CLK    Tah         (-Th)     0.055   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide_glue_set
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.060ns logic, 0.260ns route)
                                                       (18.8% logic, 81.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 8975 paths analyzed, 3065 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.328ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_45 (SLICE_X91Y71.C6), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.328ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y79.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X103Y83.D4     net (fanout=35)       1.382   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X103Y83.DMUX   Tilo                  0.186   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X91Y88.C1      net (fanout=105)      1.632   E2M/tx_ll_dst_rdy_in
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y99.C6      net (fanout=70)       0.684   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y99.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11
    SLICE_X91Y71.C6      net (fanout=1)        1.795   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
    SLICE_X91Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_45
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18
                                                       E2M/EC/tx_packet_payload_45
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (0.973ns logic, 6.355ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y77.BQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X103Y83.D2     net (fanout=16)       1.334   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X103Y83.DMUX   Tilo                  0.191   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X91Y88.C1      net (fanout=105)      1.632   E2M/tx_ll_dst_rdy_in
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y99.C6      net (fanout=70)       0.684   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y99.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11
    SLICE_X91Y71.C6      net (fanout=1)        1.795   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
    SLICE_X91Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_45
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18
                                                       E2M/EC/tx_packet_payload_45
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (0.934ns logic, 6.307ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_packet_payload_45 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.132ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_packet_payload_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y79.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X103Y83.D1     net (fanout=15)       1.180   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X103Y83.DMUX   Tilo                  0.192   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X91Y88.C1      net (fanout=105)      1.632   E2M/tx_ll_dst_rdy_in
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y99.C6      net (fanout=70)       0.684   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y99.C       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]11
    SLICE_X91Y71.C6      net (fanout=1)        1.795   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]1
    SLICE_X91Y71.CLK     Tas                   0.073   E2M/EC/tx_packet_payload_45
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[45]18
                                                       E2M/EC/tx_packet_payload_45
    -------------------------------------------------  ---------------------------
    Total                                      7.132ns (0.979ns logic, 6.153ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X92Y67.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.254ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y79.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X103Y83.D4     net (fanout=35)       1.382   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2
    SLICE_X103Y83.DMUX   Tilo                  0.186   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X91Y88.C1      net (fanout=105)      1.632   E2M/tx_ll_dst_rdy_in
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y91.D3      net (fanout=70)       0.493   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X92Y67.A1      net (fanout=1)        1.955   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (0.930ns logic, 6.324ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y77.BQ     Tcko                  0.337   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X103Y83.D2     net (fanout=16)       1.334   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full
    SLICE_X103Y83.DMUX   Tilo                  0.191   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X91Y88.C1      net (fanout=105)      1.632   E2M/tx_ll_dst_rdy_in
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y91.D3      net (fanout=70)       0.493   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X92Y67.A1      net (fanout=1)        1.955   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (0.891ns logic, 6.276ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.058ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y79.DQ     Tcko                  0.381   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X103Y83.D1     net (fanout=15)       1.180   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X103Y83.DMUX   Tilo                  0.192   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe<0>
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/Mmux_wr_dst_rdy_int_n11
    SLICE_X91Y88.C1      net (fanout=105)      1.632   E2M/tx_ll_dst_rdy_in
    SLICE_X91Y88.C       Tilo                  0.068   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
                                                       E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT311
    SLICE_X89Y91.B1      net (fanout=75)       0.862   E2M/EC/Mmux_rx_state[4]_rx_state[4]_mux_637_OUT31
    SLICE_X89Y91.BMUX    Tilo                  0.197   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[63]12
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[65]121
    SLICE_X90Y91.D3      net (fanout=70)       0.493   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[32]121
    SLICE_X90Y91.D       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]11
    SLICE_X92Y67.A1      net (fanout=1)        1.955   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]1
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.058ns (0.936ns logic, 6.122ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X92Y67.A2), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 (RAM)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X4Y14.EMPTY   Trcko_EMPTY           0.833   E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1
    SLICE_X92Y88.B3      net (fanout=16)       2.862   E2M/EC/fromSysACEFifoEmpty
    SLICE_X92Y88.BMUX    Tilo                  0.198   E2M/EC/tx_header_counter<4>
                                                       E2M/EC/GND_20_o_GND_20_o_AND_50_o1_1
    SLICE_X93Y93.A1      net (fanout=2)        0.730   E2M/EC/GND_20_o_GND_20_o_AND_50_o1
    SLICE_X93Y93.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[35]11
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>22
    SLICE_X92Y67.A2      net (fanout=16)       2.414   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>2
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (1.129ns logic, 6.006ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.532ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y90.BQ      Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y101.B1     net (fanout=79)       1.384   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y101.B      Tilo                  0.068   E2M/EC/rx_state_FSM_FFd9
                                                       E2M/EC/_n4139<1>11
    SLICE_X93Y92.A6      net (fanout=7)        0.814   E2M/EC/_n4139<1>1
    SLICE_X93Y92.A       Tilo                  0.068   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>22
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>231
    SLICE_X93Y93.A5      net (fanout=3)        0.305   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>23
    SLICE_X93Y93.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[35]11
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>22
    SLICE_X92Y67.A2      net (fanout=16)       2.414   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>2
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (0.615ns logic, 4.917ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.204ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y90.BQ      Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                       E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y96.B4      net (fanout=79)       0.988   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X92Y96.BMUX    Tilo                  0.201   N403
                                                       E2M/EC/rx_state_FSM_FFd12-In11
    SLICE_X93Y92.A2      net (fanout=9)        0.749   E2M/EC/rx_state_FSM_FFd12-In1
    SLICE_X93Y92.A       Tilo                  0.068   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>22
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>231
    SLICE_X93Y93.A5      net (fanout=3)        0.305   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>23
    SLICE_X93Y93.A       Tilo                  0.068   E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[35]11
                                                       E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>22
    SLICE_X92Y67.A2      net (fanout=16)       2.414   E2M/EC/rx_state_rx_state[4]_tx_packet_payload[71]_wide_mux_528_OUT<40>2
    SLICE_X92Y67.CLK     Tas                   0.030   E2M/EC/tx_packet_payload_40
                                                       E2M/EC/Mmux_tx_state[2]_rx_state[4]_wide_mux_666_OUT[40]18
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      5.204ns (0.748ns logic, 4.456ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay (SLICE_X138Y72.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync to E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y72.AQ     Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X138Y72.A5     net (fanout=2)        0.072   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X138Y72.CLK    Tah         (-Th)     0.101   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync_rt
                                                       E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_i_4 (SLICE_X110Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_i_3 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/rx_pre_reset_i_3 to E2M/emac_ll/rx_pre_reset_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y101.DQ    Tcko                  0.098   E2M/emac_ll/rx_pre_reset_i<3>
                                                       E2M/emac_ll/rx_pre_reset_i_3
    SLICE_X110Y101.AX    net (fanout=1)        0.094   E2M/emac_ll/rx_pre_reset_i<3>
    SLICE_X110Y101.CLK   Tckdi       (-Th)     0.089   E2M/emac_ll/rx_pre_reset_i<5>
                                                       E2M/emac_ll/rx_pre_reset_i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_i_4 (SLICE_X142Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_i_3 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/tx_pre_reset_i_3 to E2M/emac_ll/tx_pre_reset_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y72.DQ     Tcko                  0.098   E2M/emac_ll/tx_pre_reset_i<3>
                                                       E2M/emac_ll/tx_pre_reset_i_3
    SLICE_X142Y72.AX     net (fanout=1)        0.094   E2M/emac_ll/tx_pre_reset_i<3>
    SLICE_X142Y72.CLK    Tckdi       (-Th)     0.089   E2M/emac_ll/tx_pre_reset_i<5>
                                                       E2M/emac_ll/tx_pre_reset_i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "RAMS" 8 ns         DATAPATHONLY;

 577 paths analyzed, 395 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.169ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y90.BQ         Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X84Y122.D4        net (fanout=79)       1.686   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X84Y122.DMUX      Tilo                  0.191   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU0      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.169ns (1.087ns logic, 6.082ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y90.BQ         Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X84Y122.D4        net (fanout=79)       1.686   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X84Y122.DMUX      Tilo                  0.191   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU1      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.169ns (1.087ns logic, 6.082ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X88Y90.BQ         Tcko                  0.381   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
                                                          E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X84Y122.D4        net (fanout=79)       1.686   E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int
    SLICE_X84Y122.DMUX      Tilo                  0.191   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU2      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.169ns (1.087ns logic, 6.082ns route)
                                                          (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "RAMS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1 (RAMB18_X4Y26.RDEN), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y63.AQ      Tcko                  0.115   E2M/EC/fifoToSysACERead
                                                       E2M/EC/fifoToSysACERead
    RAMB18_X4Y26.RDEN    net (fanout=2)        0.313   E2M/EC/fifoToSysACERead
    RAMB18_X4Y26.RDCLK   Trckc_RDEN  (-Th)     0.192   E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1
                                                       E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (-0.077ns logic, 0.313ns route)
                                                       (-32.6% logic, 132.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y14.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.253ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X140Y71.CQ            Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10
    RAMB36_X7Y14.ADDRARDADDRU13 net (fanout=4)        0.235   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<10>
    RAMB36_X7Y14.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.253ns (0.018ns logic, 0.235ns route)
                                                              (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAMB36_X7Y14.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10 to E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X140Y71.CQ            Tcko                  0.115   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<11>
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10
    RAMB36_X7Y14.ADDRARDADDRL13 net (fanout=4)        0.236   E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr<10>
    RAMB36_X7Y14.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
                                                              E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen
    --------------------------------------------------------  ---------------------------
    Total                                             0.254ns (0.018ns logic, 0.236ns route)
                                                              (7.1% logic, 92.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "CPUS" 8 ns         DATAPATHONLY;

 12 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXDV), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y48.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXDV  net (fanout=1)        4.051   E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_VALID         0.156   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.885ns (0.834ns logic, 4.051ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y50.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1
    TEMAC_X0Y0.PHYEMACRXD1  net (fanout=1)        3.321   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<1>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.831ns (1.510ns logic, 3.321ns route)
                                                          (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 0.000ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y49.Q1         Tickq                 0.678   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<0>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMACRXD0  net (fanout=1)        3.234   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacdck_RXD           0.832   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         4.744ns (1.510ns logic, 3.234ns route)
                                                          (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "CPUS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.RESET), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X111Y78.AQ         Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                           E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET         net (fanout=92)       1.150   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                           E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          0.936ns (-0.214ns logic, 1.150ns route)
                                                           (-22.9% logic, 122.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.936ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_12 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_200 rising at 15.000ns
  Destination Clock:    clk_125_eth rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/delayCtrl0Reset_12 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X111Y78.AQ                   Tcko                  0.098   E2M/delayCtrl0Reset<12>
                                                                     E2M/delayCtrl0Reset_12
    TEMAC_X0Y0.RESET                   net (fanout=92)       1.150   E2M/delayCtrl0Reset<12>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacrem_RESET(-Th)     0.312   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.936ns (-0.214ns logic, 1.150ns route)
                                                                     (-22.9% logic, 122.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.584ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y60.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMACRXD6  net (fanout=1)        1.626   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.584ns (-0.042ns logic, 1.626ns route)
                                                          (-2.7% logic, 102.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.PHYEMACRXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Destination Clock:    GMII_RX_CLK_0_BUFGP rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X2Y61.Q1         Tickq                 0.208   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
                                                          E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMACRXD7  net (fanout=1)        1.628   E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMACRXCLK Tmacckd_RXD (-Th)     0.250   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         1.586ns (-0.042ns logic, 1.628ns route)
                                                          (-2.6% logic, 102.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 
/ 0.625 HIGH 50%;

 93192 paths analyzed, 5159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.433ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunClearToggleControllerSide_0 (SLICE_X94Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunClearToggle (FF)
  Destination:          E2M/EC/userRunClearToggleControllerSide_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.165ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (3.084 - 3.288)
  Source Clock:         clk_user_interface rising at 6.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunClearToggle to E2M/EC/userRunClearToggleControllerSide_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y109.DQ     Tcko                  0.337   E2M/EC/userRunClearToggle
                                                       E2M/EC/userRunClearToggle
    SLICE_X94Y106.AX     net (fanout=2)        0.794   E2M/EC/userRunClearToggle
    SLICE_X94Y106.CLK    Tdick                 0.034   E2M/EC/userRunClearToggleControllerSide<1>
                                                       E2M/EC/userRunClearToggleControllerSide_0
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.371ns logic, 0.794ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU0), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_FSM_FFd9 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (1.728 - 1.616)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_state_FSM_FFd9 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y101.AQ        Tcko                  0.381   E2M/EC/rx_state_FSM_FFd9
                                                          E2M/EC/rx_state_FSM_FFd9
    SLICE_X84Y122.D2        net (fanout=31)       1.993   E2M/EC/rx_state_FSM_FFd9
    SLICE_X84Y122.DMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU0      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.481ns (1.092ns logic, 6.389ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterControllerSide (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (1.728 - 1.622)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterControllerSide to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X94Y105.CQ        Tcko                  0.337   E2M/EC/userRunRegisterControllerSide
                                                          E2M/EC/userRunRegisterControllerSide
    SLICE_X84Y122.D1        net (fanout=72)       1.691   E2M/EC/userRunRegisterControllerSide
    SLICE_X84Y122.DMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU0      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.135ns (1.048ns logic, 6.087ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAMB36_X3Y38.WEAU1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_FSM_FFd9 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (1.728 - 1.616)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/rx_state_FSM_FFd9 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y101.AQ        Tcko                  0.381   E2M/EC/rx_state_FSM_FFd9
                                                          E2M/EC/rx_state_FSM_FFd9
    SLICE_X84Y122.D2        net (fanout=31)       1.993   E2M/EC/rx_state_FSM_FFd9
    SLICE_X84Y122.DMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU1      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.481ns (1.092ns logic, 6.389ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterControllerSide (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (1.728 - 1.622)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.064ns

  Clock Uncertainty:          0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/userRunRegisterControllerSide to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X94Y105.CQ        Tcko                  0.337   E2M/EC/userRunRegisterControllerSide
                                                          E2M/EC/userRunRegisterControllerSide
    SLICE_X84Y122.D1        net (fanout=72)       1.691   E2M/EC/userRunRegisterControllerSide
    SLICE_X84Y122.DMUX      Tilo                  0.196   E2M/EC/Mmux_rx_state[4]_tx_curr_mem_address[31]_wide_mux_540_OUT1013
                                                          E2M/EC/rx_state_GND_20_o_GND_20_o_AND_58_o1
    RAMB36_X3Y38.WEAU1      net (fanout=256)      4.396   E2M/EC/GND_20_o_GND_20_o_AND_58_o
    RAMB36_X3Y38.CLKARDCLKU Trcck_WEA             0.515   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         7.135ns (1.048ns logic, 6.087ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.002ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (1.594 - 1.604)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X149Y79.AMUX                 Tshcko                0.338   E2M/emac_ll/tx_data_i<5>
                                                                     E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0
    TEMAC_X0Y0.CLIENTEMACTXD0          net (fanout=1)        0.652   E2M/emac_ll/tx_data_i<0>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.002ns (-0.650ns logic, 0.652ns route)
                                                                     (-32500.0% logic, 32600.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.DIADI27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_27 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.625 - 0.475)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: E2M/EC/rx_reg_value_27 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y81.DQ         Tcko                  0.098   E2M/EC/rx_reg_value<27>
                                                          E2M/EC/rx_reg_value_27
    RAMB36_X4Y16.DIADI27    net (fanout=2)        0.282   E2M/EC/rx_reg_value<27>
    RAMB36_X4Y16.CLKARDCLKL Trckd_DIA   (-Th)     0.198   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.182ns (-0.100ns logic, 0.282ns route)
                                                          (-54.9% logic, 154.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (TEMAC_X0Y0.CLIENTEMACTXD4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4 (FF)
  Destination:          E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.030ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (1.594 - 1.604)
  Source Clock:         clk_125_eth rising at 8.000ns
  Destination Clock:    clk_125_eth rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4 to E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X149Y79.CMUX                 Tshcko                0.338   E2M/emac_ll/tx_data_i<5>
                                                                     E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4
    TEMAC_X0Y0.CLIENTEMACTXD4          net (fanout=1)        0.680   E2M/emac_ll/tx_data_i<4>
    TEMAC_X0Y0.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
                                                                     E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.030ns (-0.650ns logic, 0.680ns route)
                                                                     (-2166.7% logic, 2266.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X4Y28.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X3Y33.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_user_interface_i = PERIOD TIMEGRP 
"clk_user_interface_i" TS_CLK_200 /         0.833333333 HIGH 50%;

 11782 paths analyzed, 3292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.807ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (SLICE_X59Y153.B6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Clock Path Skew:      -0.226ns (1.514 - 1.740)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X4Y31.CASCADEOUTB Trcko_CASCOUT         2.500   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
                                                           E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B
    RAMB36_X4Y32.CASCADEINB  net (fanout=1)        0.165   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/cascadelatb_tmp
    RAMB36_X4Y32.DOBDO0      Trdo_CASCINDO         0.799   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                           E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    SLICE_X59Y153.B6         net (fanout=1)        1.985   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X59Y153.CLK        Tas                   0.070   E2M/EC/inputMemoryExternalReadData<0>
                                                           E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
                                                           E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    -----------------------------------------------------  ---------------------------
    Total                                          5.519ns (3.369ns logic, 2.150ns route)
                                                           (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T (RAM)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.128ns (Levels of Logic = 1)
  Clock Path Skew:      -0.342ns (1.514 - 1.856)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.062ns

  Clock Uncertainty:          0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.101ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y32.DOBDO0  Trcko_DOB             2.073   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T
    SLICE_X59Y153.B6     net (fanout=1)        1.985   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X59Y153.CLK    Tas                   0.070   E2M/EC/inputMemoryExternalReadData<0>
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
                                                       E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      4.128ns (2.143ns logic, 1.985ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_4 (SLICE_X78Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (3.213 - 3.293)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y82.AQ      Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X78Y79.SR      net (fanout=5)        0.820   E2M/EC/resetMaxOutputAddress
    SLICE_X78Y79.CLK     Trck                  0.295   E2M/EC/tx_max_output_address<7>
                                                       E2M/EC/tx_max_output_address_4
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.632ns logic, 0.820ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_max_output_address_5 (SLICE_X78Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetMaxOutputAddress (FF)
  Destination:          E2M/EC/tx_max_output_address_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (3.213 - 3.293)
  Source Clock:         clk_125_eth rising at 16.000ns
  Destination Clock:    clk_user_interface rising at 18.000ns
  Clock Uncertainty:    0.184ns

  Clock Uncertainty:          0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.107ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: E2M/EC/resetMaxOutputAddress to E2M/EC/tx_max_output_address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y82.AQ      Tcko                  0.337   E2M/EC/resetMaxOutputAddress
                                                       E2M/EC/resetMaxOutputAddress
    SLICE_X78Y79.SR      net (fanout=5)        0.820   E2M/EC/resetMaxOutputAddress
    SLICE_X78Y79.CLK     Trck                  0.295   E2M/EC/tx_max_output_address<7>
                                                       E2M/EC/tx_max_output_address_5
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.632ns logic, 0.820ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.ADDRBWRADDRU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_5 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.625 - 0.472)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/register32Address_5 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X99Y84.BQ             Tcko                  0.098   tm/register32Address<7>
                                                              tm/register32Address_5
    RAMB36_X4Y16.ADDRBWRADDRU10 net (fanout=4)        0.197   tm/register32Address<5>
    RAMB36_X4Y16.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.198ns (0.001ns logic, 0.197ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_5 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.625 - 0.472)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/register32Address_5 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X99Y84.BQ             Tcko                  0.098   tm/register32Address<7>
                                                              tm/register32Address_5
    RAMB36_X4Y16.ADDRBWRADDRL10 net (fanout=4)        0.199   tm/register32Address<5>
    RAMB36_X4Y16.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                              E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.200ns (0.001ns logic, 0.199ns route)
                                                              (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAMB36_X4Y16.ADDRBWRADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/register32Address_0 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.625 - 0.473)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tm/register32Address_0 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X99Y83.AQ            Tcko                  0.098   tm/register32Address<3>
                                                             tm/register32Address_0
    RAMB36_X4Y16.ADDRBWRADDRL5 net (fanout=4)        0.205   tm/register32Address<0>
    RAMB36_X4Y16.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
                                                             E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.206ns (0.001ns logic, 0.205ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X4Y28.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y24.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.500ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B/CLKBWRCLKL
  Location pin: RAMB36_X3Y33.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_200                     |      5.000ns|      5.000ns|      4.839ns|            0|            0|            1|       104974|
| TS_clk_125_eth_i              |      8.000ns|      7.433ns|          N/A|            0|            0|        93192|            0|
| TS_clk_user_interface_i       |      6.000ns|      5.807ns|          N/A|            0|            0|        11782|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+------------+------------+-------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
-----------------+------------+------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -0.731(R)|      FAST  |    3.742(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -0.625(R)|      FAST  |    3.626(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -0.695(R)|      FAST  |    3.689(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -0.604(R)|      FAST  |    3.576(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.832(R)|      FAST  |    3.873(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.857(R)|      FAST  |    3.914(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.737(R)|      FAST  |    3.747(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.738(R)|      FAST  |    3.749(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -0.499(R)|      FAST  |    3.404(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.388(R)|      FAST  |    3.296(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.839(R)|      FAST  |    3.895(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.478(R)|      FAST  |    3.408(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -0.388(R)|      FAST  |    3.346(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -0.742(R)|      FAST  |    3.804(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.417(R)|      FAST  |    3.365(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -0.509(R)|      FAST  |    3.445(R)|      SLOW  |E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
sysACE_MPOE |         9.627(R)|      SLOW  |         4.110(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |         9.898(R)|      SLOW  |         4.453(R)|      FAST  |E2M/EC/sysACE_clk_o|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.433|         |    4.208|         |
CLK_200P       |    7.433|         |    4.208|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    7.433|         |    4.208|         |
CLK_200P       |    7.433|         |    4.208|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    3.974|         |         |         |
CLK_200P       |    3.974|         |         |         |
GMII_RX_CLK_0  |    4.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200N       |    5.416|         |         |         |
CLK_200P       |    5.416|         |         |         |
sysACE_CLK     |    5.020|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 27  (Setup/Max: 27, Hold: 0)

Constraints cover 159077 paths, 0 nets, and 16306 connections

Design statistics:
   Minimum period:   7.433ns{1}   (Maximum frequency: 134.535MHz)
   Maximum path delay from/to any node:   7.328ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 17 17:32:01 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 673 MB



