$date
	Sat Oct 22 19:09:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#161722
b1001 &
b1001 %
1$
b1001 !
1"
#161723
0"
#161726
b11100 &
b11100 %
#161730
b1110 &
b1110 %
#161734
b111 &
b111 %
#161738
b10110 &
b10110 %
#161742
b1011 &
b1011 %
#161746
b100010 &
b100010 %
#161750
b10001 &
b10001 %
#161754
b110100 &
b110100 %
#161758
b11010 &
b11010 %
#161762
b1101 &
b1101 %
#161766
b101000 &
b101000 %
#161770
b10100 &
b10100 %
#161774
b1010 &
b1010 %
#161778
b101 &
b101 %
#161782
b10000 &
b10000 %
#161786
b1000 &
b1000 %
#161790
b100 &
b100 %
#161794
b10 &
b10 %
#161798
b1 &
1#
b1 %
#161802
b0 &
b0 %
0#
0$
#1167220
b1101 !
1"
#1167222
b1101 &
b1101 %
1$
#1167223
0"
#1167226
b101000 &
b101000 %
#1167230
b10100 &
b10100 %
#1167234
b1010 &
b1010 %
#1167238
b101 &
b101 %
#1167242
b10000 &
b10000 %
#1167246
b1000 &
b1000 %
#1167250
b100 &
b100 %
#1167254
b10 &
b10 %
#1167258
b1 &
b1 %
1#
#1167262
b0 &
0#
b0 %
0$
#2091858
b100 &
b100 %
1$
b100 !
1"
#2091859
0"
#2091862
b10 &
b10 %
#2091866
b1 &
b1 %
1#
#2091870
b0 &
0#
b0 %
0$
#4500012
