<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="input_1" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="Func/StatefulPartitionedCall/input/_0:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/input/_0" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="input_1" output_port_id="input_1:0" />
		<IR name="input_1" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/Add" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_43/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/Add" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_44/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/Conv2D" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/ReadVariableOp:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/ReadVariableOp" output_port_id="0" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Func/StatefulPartitionedCall/output/_7:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Func/StatefulPartitionedCall/output/_7" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="StatefulPartitionedCall/Identity" output_port_id="StatefulPartitionedCall/Identity:0" />
		<IR name="StatefulPartitionedCall/few_conv2d_stacked3/conv2d_45/BiasAdd/Add" output_port_id="2" />
	</map>
</mapping>
