Info: Generated by version: 23.3 build 104
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt0423_6521485001357460577.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/fifo_12b_128w_show_ahead.ip --synthesis=VERILOG --output-directory=/tmp/alt0423_6521485001357460577.dir/0001_intel_rtile_cxl_top_0_gen/hardware_test_design/common/fifo_12b_128w_show_ahead --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: fifo_0: Used fifo 19.2.3 (instead of 19.2.2)
: fifo_12b_128w_show_ahead.fifo_0: Targeting device family: Agilex 7.
: fifo_12b_128w_show_ahead.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_12b_128w_show_ahead.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_12b_128w_show_ahead: "Transforming system: fifo_12b_128w_show_ahead"
Info: fifo_12b_128w_show_ahead: "Naming system components in system: fifo_12b_128w_show_ahead"
Info: fifo_12b_128w_show_ahead: "Processing generation queue"
Info: fifo_12b_128w_show_ahead: "Generating: fifo_12b_128w_show_ahead"
Info: fifo_12b_128w_show_ahead: "Generating: fifo_12b_128w_show_ahead_fifo_1923_tp2xvja"
Info: fifo_12b_128w_show_ahead: Done "fifo_12b_128w_show_ahead" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
