============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 15 2025  08:19:34 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_SF_9_s_reg[23]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[19]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_9_s_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1680            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1780          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    1579                  
      Launch Clock:-     100                  
         Data Path:-    1478                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[19]/CK                    -       -     R     (arrival)    333    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[19]/Q                     -       CK->Q R     DFFRHQX4       4 12.4    91   294     394    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1072/Y       -       A->Y  F     CLKINVX4       1  5.8    60    75     469    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1036__5526/Y -       B->Y  R     NOR2X8         2  7.2    69    68     537    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1009/Y       -       A->Y  F     INVX3          1  4.4    56    66     602    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g940__7482/Y  -       A1->Y R     AOI21X4        1  4.5    84    88     690    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g913__2883/Y  -       A0->Y F     AOI21X4        1  5.1   124   137     827    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g911__9315/Y  -       B->Y  R     NOR2X6         1  4.5    70    91     918    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g908__7482/Y  -       A1->Y F     OAI21X4        1  5.8   132   121    1039    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__6131/Y  -       A->Y  R     NOR2X8         1  6.1    64   108    1147    (-,-) 
  g3344__6260/Y                                  -       B->Y  F     NOR2X8         3 12.7    78    66    1213    (-,-) 
  fopt9/Y                                        -       A->Y  R     CLKINVX6       1  3.3    32    49    1261    (-,-) 
  g2690__6783/Y                                  -       B->Y  F     NAND2X1        1  4.3   262   174    1436    (-,-) 
  g2622__5477/Y                                  -       B0->Y R     OAI21X4        1  3.2    77   143    1578    (-,-) 
  DATA_PATH_SF_9_s_reg[23]/D                     <<<     -     R     DFFRHQX4       1    -     -     0    1578    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

