# Reading F:/ModelSimAE/modelsim_ae/tcl/vsim/pref.tcl
# do ask_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work gate_work 
# Copying F:/ModelSimAE/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/ModelSimAE/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {ask.vo}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:16:25 on Nov 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ask.vo 
# -- Compiling module twoask
# 
# Top level modules:
# 	twoask
# End time: 16:16:25 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim {C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 16:16:25 on Nov 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim" C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt 
# -- Compiling module twoask_vlg_tst
# 
# Top level modules:
# 	twoask_vlg_tst
# End time: 16:16:25 on Nov 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  twoask_vlg_tst
# vsim -gui -l msim_transcript -do "ask_run_msim_gate_verilog.do" 
# Start time: 16:16:26 on Nov 24,2021
# //  ModelSim ALTERA 10.3d Oct  7 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.twoask_vlg_tst
# Loading work.twoask
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_jtag
# ** Warning: (vsim-3017) C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt(26): [TFMPC] - Too few port connections. Expected 19, found 15.
# 
#         Region: /twoask_vlg_tst/i1
# ** Warning: (vsim-3722) C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt(26): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt(26): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt(26): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) C:/Users/lenovo/Desktop/2ASK-master/simulation/modelsim/twoask.vt(26): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 us
# Running testbench
# End time: 16:30:08 on Nov 24,2021, Elapsed time: 0:13:42
# Errors: 0, Warnings: 5
