{
  "module_name": "nv04.c",
  "hash_id": "e05fdad3b683f9d19a97ebf08e6f1c1cf6d9b449616c2c1137498d0df1a4a727",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv04.c",
  "human_readable_source": " \n#include \"priv.h\"\n#include \"cgrp.h\"\n#include \"chan.h\"\n#include \"chid.h\"\n#include \"runl.h\"\n\n#include \"regsnv04.h\"\n\n#include <core/ramht.h>\n#include <subdev/instmem.h>\n#include <subdev/mc.h>\n#include <subdev/timer.h>\n#include <engine/sw.h>\n\n#include <nvif/class.h>\n\nvoid\nnv04_chan_stop(struct nvkm_chan *chan)\n{\n\tstruct nvkm_fifo *fifo = chan->cgrp->runl->fifo;\n\tstruct nvkm_device *device = fifo->engine.subdev.device;\n\tstruct nvkm_memory *fctx = device->imem->ramfc;\n\tconst struct nvkm_ramfc_layout *c;\n\tunsigned long flags;\n\tu32 data = chan->ramfc_offset;\n\tu32 chid;\n\n\t \n\tspin_lock_irqsave(&fifo->lock, flags);\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 0);\n\n\t \n\tchid = nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH1) & fifo->chid->mask;\n\tif (chid == chan->id) {\n\t\tnvkm_mask(device, NV04_PFIFO_CACHE1_DMA_PUSH, 0x00000001, 0);\n\t\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 0);\n\t\tnvkm_mask(device, NV04_PFIFO_CACHE1_PULL0, 0x00000001, 0);\n\n\t\tc = chan->func->ramfc->layout;\n\t\tnvkm_kmap(fctx);\n\t\tdo {\n\t\t\tu32 rm = ((1ULL << c->bits) - 1) << c->regs;\n\t\t\tu32 cm = ((1ULL << c->bits) - 1) << c->ctxs;\n\t\t\tu32 rv = (nvkm_rd32(device, c->regp) &  rm) >> c->regs;\n\t\t\tu32 cv = (nvkm_ro32(fctx, c->ctxp + data) & ~cm);\n\t\t\tnvkm_wo32(fctx, c->ctxp + data, cv | (rv << c->ctxs));\n\t\t} while ((++c)->bits);\n\t\tnvkm_done(fctx);\n\n\t\tc = chan->func->ramfc->layout;\n\t\tdo {\n\t\t\tnvkm_wr32(device, c->regp, 0x00000000);\n\t\t} while ((++c)->bits);\n\n\t\tnvkm_wr32(device, NV03_PFIFO_CACHE1_GET, 0);\n\t\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUT, 0);\n\t\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH1, fifo->chid->mask);\n\t\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1);\n\t\tnvkm_wr32(device, NV04_PFIFO_CACHE1_PULL0, 1);\n\t}\n\n\t \n\tnvkm_mask(device, NV04_PFIFO_MODE, BIT(chan->id), 0);\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 1);\n\tspin_unlock_irqrestore(&fifo->lock, flags);\n}\n\nvoid\nnv04_chan_start(struct nvkm_chan *chan)\n{\n\tstruct nvkm_fifo *fifo = chan->cgrp->runl->fifo;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&fifo->lock, flags);\n\tnvkm_mask(fifo->engine.subdev.device, NV04_PFIFO_MODE, BIT(chan->id), BIT(chan->id));\n\tspin_unlock_irqrestore(&fifo->lock, flags);\n}\n\nvoid\nnv04_chan_ramfc_clear(struct nvkm_chan *chan)\n{\n\tstruct nvkm_memory *ramfc = chan->cgrp->runl->fifo->engine.subdev.device->imem->ramfc;\n\tconst struct nvkm_ramfc_layout *c = chan->func->ramfc->layout;\n\n\tnvkm_kmap(ramfc);\n\tdo {\n\t\tnvkm_wo32(ramfc, chan->ramfc_offset + c->ctxp, 0x00000000);\n\t} while ((++c)->bits);\n\tnvkm_done(ramfc);\n}\n\nstatic int\nnv04_chan_ramfc_write(struct nvkm_chan *chan, u64 offset, u64 length, u32 devm, bool priv)\n{\n\tstruct nvkm_memory *ramfc = chan->cgrp->runl->fifo->engine.subdev.device->imem->ramfc;\n\tconst u32 base = chan->id * 32;\n\n\tchan->ramfc_offset = base;\n\n\tnvkm_kmap(ramfc);\n\tnvkm_wo32(ramfc, base + 0x00, offset);\n\tnvkm_wo32(ramfc, base + 0x04, offset);\n\tnvkm_wo32(ramfc, base + 0x08, chan->push->addr >> 4);\n\tnvkm_wo32(ramfc, base + 0x10, NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES |\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES |\n#ifdef __BIG_ENDIAN\n\t\t\t\t      NV_PFIFO_CACHE1_BIG_ENDIAN |\n#endif\n\t\t\t\t      NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8);\n\tnvkm_done(ramfc);\n\treturn 0;\n}\n\nstatic const struct nvkm_chan_func_ramfc\nnv04_chan_ramfc = {\n\t.layout = (const struct nvkm_ramfc_layout[]) {\n\t\t{ 32,  0, 0x00,  0, NV04_PFIFO_CACHE1_DMA_PUT },\n\t\t{ 32,  0, 0x04,  0, NV04_PFIFO_CACHE1_DMA_GET },\n\t\t{ 16,  0, 0x08,  0, NV04_PFIFO_CACHE1_DMA_INSTANCE },\n\t\t{ 16, 16, 0x08,  0, NV04_PFIFO_CACHE1_DMA_DCOUNT },\n\t\t{ 32,  0, 0x0c,  0, NV04_PFIFO_CACHE1_DMA_STATE },\n\t\t{ 32,  0, 0x10,  0, NV04_PFIFO_CACHE1_DMA_FETCH },\n\t\t{ 32,  0, 0x14,  0, NV04_PFIFO_CACHE1_ENGINE },\n\t\t{ 32,  0, 0x18,  0, NV04_PFIFO_CACHE1_PULL1 },\n\t\t{}\n\t},\n\t.write = nv04_chan_ramfc_write,\n\t.clear = nv04_chan_ramfc_clear,\n\t.ctxdma = true,\n};\n\nconst struct nvkm_chan_func_userd\nnv04_chan_userd = {\n\t.bar = 0,\n\t.base = 0x800000,\n\t.size = 0x010000,\n};\n\nconst struct nvkm_chan_func_inst\nnv04_chan_inst = {\n\t.size = 0x1000,\n};\n\nstatic const struct nvkm_chan_func\nnv04_chan = {\n\t.inst = &nv04_chan_inst,\n\t.userd = &nv04_chan_userd,\n\t.ramfc = &nv04_chan_ramfc,\n\t.start = nv04_chan_start,\n\t.stop = nv04_chan_stop,\n};\n\nconst struct nvkm_cgrp_func\nnv04_cgrp = {\n};\n\nvoid\nnv04_eobj_ramht_del(struct nvkm_chan *chan, int hash)\n{\n\tstruct nvkm_fifo *fifo = chan->cgrp->runl->fifo;\n\tstruct nvkm_instmem *imem = fifo->engine.subdev.device->imem;\n\n\tmutex_lock(&fifo->mutex);\n\tnvkm_ramht_remove(imem->ramht, hash);\n\tmutex_unlock(&fifo->mutex);\n}\n\nstatic int\nnv04_eobj_ramht_add(struct nvkm_engn *engn, struct nvkm_object *eobj, struct nvkm_chan *chan)\n{\n\tstruct nvkm_fifo *fifo = chan->cgrp->runl->fifo;\n\tstruct nvkm_instmem *imem = fifo->engine.subdev.device->imem;\n\tu32 context = 0x80000000 | chan->id << 24 | engn->id << 16;\n\tint hash;\n\n\tmutex_lock(&fifo->mutex);\n\thash = nvkm_ramht_insert(imem->ramht, eobj, chan->id, 4, eobj->handle, context);\n\tmutex_unlock(&fifo->mutex);\n\treturn hash;\n}\n\nconst struct nvkm_engn_func\nnv04_engn = {\n\t.ramht_add = nv04_eobj_ramht_add,\n\t.ramht_del = nv04_eobj_ramht_del,\n};\n\nvoid\nnv04_fifo_pause(struct nvkm_fifo *fifo, unsigned long *pflags)\n__acquires(fifo->lock)\n{\n\tstruct nvkm_device *device = fifo->engine.subdev.device;\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&fifo->lock, flags);\n\t*pflags = flags;\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 0x00000000);\n\tnvkm_mask(device, NV04_PFIFO_CACHE1_PULL0, 0x00000001, 0x00000000);\n\n\t \n\tnvkm_msec(device, 2000,\n\t\tu32 tmp = nvkm_rd32(device, NV04_PFIFO_CACHE1_PULL0);\n\t\tif (!(tmp & NV04_PFIFO_CACHE1_PULL0_HASH_BUSY))\n\t\t\tbreak;\n\t);\n\n\tif (nvkm_rd32(device, NV04_PFIFO_CACHE1_PULL0) &\n\t\t\t  NV04_PFIFO_CACHE1_PULL0_HASH_FAILED)\n\t\tnvkm_wr32(device, NV03_PFIFO_INTR_0, NV_PFIFO_INTR_CACHE_ERROR);\n\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_HASH, 0x00000000);\n}\n\nvoid\nnv04_fifo_start(struct nvkm_fifo *fifo, unsigned long *pflags)\n__releases(fifo->lock)\n{\n\tstruct nvkm_device *device = fifo->engine.subdev.device;\n\tunsigned long flags = *pflags;\n\n\tnvkm_mask(device, NV04_PFIFO_CACHE1_PULL0, 0x00000001, 0x00000001);\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 0x00000001);\n\n\tspin_unlock_irqrestore(&fifo->lock, flags);\n}\n\nconst struct nvkm_runl_func\nnv04_runl = {\n};\n\nstatic const char *\nnv_dma_state_err(u32 state)\n{\n\tstatic const char * const desc[] = {\n\t\t\"NONE\", \"CALL_SUBR_ACTIVE\", \"INVALID_MTHD\", \"RET_SUBR_INACTIVE\",\n\t\t\"INVALID_CMD\", \"IB_EMPTY\" , \"MEM_FAULT\", \"UNK\"\n\t};\n\treturn desc[(state >> 29) & 0x7];\n}\n\nstatic bool\nnv04_fifo_swmthd(struct nvkm_device *device, u32 chid, u32 addr, u32 data)\n{\n\tstruct nvkm_sw *sw = device->sw;\n\tconst int subc = (addr & 0x0000e000) >> 13;\n\tconst int mthd = (addr & 0x00001ffc);\n\tconst u32 mask = 0x0000000f << (subc * 4);\n\tu32 engine = nvkm_rd32(device, 0x003280);\n\tbool handled = false;\n\n\tswitch (mthd) {\n\tcase 0x0000 ... 0x0000:  \n\t\tnvkm_wr32(device, 0x003280, (engine &= ~mask));\n\t\tfallthrough;\n\tcase 0x0180 ... 0x01fc:  \n\t\tdata = nvkm_rd32(device, 0x003258) & 0x0000ffff;\n\t\tfallthrough;\n\tcase 0x0100 ... 0x017c:\n\tcase 0x0200 ... 0x1ffc:  \n\t\tif (!(engine & mask) && sw)\n\t\t\thandled = nvkm_sw_mthd(sw, chid, subc, mthd, data);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn handled;\n}\n\nstatic void\nnv04_fifo_intr_cache_error(struct nvkm_fifo *fifo, u32 chid, u32 get)\n{\n\tstruct nvkm_subdev *subdev = &fifo->engine.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tstruct nvkm_chan *chan;\n\tunsigned long flags;\n\tu32 pull0 = nvkm_rd32(device, 0x003250);\n\tu32 mthd, data;\n\tint ptr;\n\n\t \n\tptr = (get & 0x7ff) >> 2;\n\n\tif (device->card_type < NV_40) {\n\t\tmthd = nvkm_rd32(device, NV04_PFIFO_CACHE1_METHOD(ptr));\n\t\tdata = nvkm_rd32(device, NV04_PFIFO_CACHE1_DATA(ptr));\n\t} else {\n\t\tmthd = nvkm_rd32(device, NV40_PFIFO_CACHE1_METHOD(ptr));\n\t\tdata = nvkm_rd32(device, NV40_PFIFO_CACHE1_DATA(ptr));\n\t}\n\n\tif (!(pull0 & 0x00000100) ||\n\t    !nv04_fifo_swmthd(device, chid, mthd, data)) {\n\t\tchan = nvkm_chan_get_chid(&fifo->engine, chid, &flags);\n\t\tnvkm_error(subdev, \"CACHE_ERROR - \"\n\t\t\t   \"ch %d [%s] subc %d mthd %04x data %08x\\n\",\n\t\t\t   chid, chan ? chan->name : \"unknown\",\n\t\t\t   (mthd >> 13) & 7, mthd & 0x1ffc, data);\n\t\tnvkm_chan_put(&chan, flags);\n\t}\n\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_DMA_PUSH, 0);\n\tnvkm_wr32(device, NV03_PFIFO_INTR_0, NV_PFIFO_INTR_CACHE_ERROR);\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0,\n\t\tnvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH0) & ~1);\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_GET, get + 4);\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0,\n\t\tnvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH0) | 1);\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_HASH, 0);\n\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_DMA_PUSH,\n\t\tnvkm_rd32(device, NV04_PFIFO_CACHE1_DMA_PUSH) | 1);\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_PULL0, 1);\n}\n\nstatic void\nnv04_fifo_intr_dma_pusher(struct nvkm_fifo *fifo, u32 chid)\n{\n\tstruct nvkm_subdev *subdev = &fifo->engine.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tu32 dma_get = nvkm_rd32(device, 0x003244);\n\tu32 dma_put = nvkm_rd32(device, 0x003240);\n\tu32 push = nvkm_rd32(device, 0x003220);\n\tu32 state = nvkm_rd32(device, 0x003228);\n\tstruct nvkm_chan *chan;\n\tunsigned long flags;\n\tconst char *name;\n\n\tchan = nvkm_chan_get_chid(&fifo->engine, chid, &flags);\n\tname = chan ? chan->name : \"unknown\";\n\tif (device->card_type == NV_50) {\n\t\tu32 ho_get = nvkm_rd32(device, 0x003328);\n\t\tu32 ho_put = nvkm_rd32(device, 0x003320);\n\t\tu32 ib_get = nvkm_rd32(device, 0x003334);\n\t\tu32 ib_put = nvkm_rd32(device, 0x003330);\n\n\t\tnvkm_error(subdev, \"DMA_PUSHER - \"\n\t\t\t   \"ch %d [%s] get %02x%08x put %02x%08x ib_get %08x \"\n\t\t\t   \"ib_put %08x state %08x (err: %s) push %08x\\n\",\n\t\t\t   chid, name, ho_get, dma_get, ho_put, dma_put,\n\t\t\t   ib_get, ib_put, state, nv_dma_state_err(state),\n\t\t\t   push);\n\n\t\t \n\t\tnvkm_wr32(device, 0x003364, 0x00000000);\n\t\tif (dma_get != dma_put || ho_get != ho_put) {\n\t\t\tnvkm_wr32(device, 0x003244, dma_put);\n\t\t\tnvkm_wr32(device, 0x003328, ho_put);\n\t\t} else\n\t\tif (ib_get != ib_put)\n\t\t\tnvkm_wr32(device, 0x003334, ib_put);\n\t} else {\n\t\tnvkm_error(subdev, \"DMA_PUSHER - ch %d [%s] get %08x put %08x \"\n\t\t\t\t   \"state %08x (err: %s) push %08x\\n\",\n\t\t\t   chid, name, dma_get, dma_put, state,\n\t\t\t   nv_dma_state_err(state), push);\n\n\t\tif (dma_get != dma_put)\n\t\t\tnvkm_wr32(device, 0x003244, dma_put);\n\t}\n\tnvkm_chan_put(&chan, flags);\n\n\tnvkm_wr32(device, 0x003228, 0x00000000);\n\tnvkm_wr32(device, 0x003220, 0x00000001);\n\tnvkm_wr32(device, 0x002100, NV_PFIFO_INTR_DMA_PUSHER);\n}\n\nirqreturn_t\nnv04_fifo_intr(struct nvkm_inth *inth)\n{\n\tstruct nvkm_fifo *fifo = container_of(inth, typeof(*fifo), engine.subdev.inth);\n\tstruct nvkm_subdev *subdev = &fifo->engine.subdev;\n\tstruct nvkm_device *device = subdev->device;\n\tu32 mask = nvkm_rd32(device, NV03_PFIFO_INTR_EN_0);\n\tu32 stat = nvkm_rd32(device, NV03_PFIFO_INTR_0) & mask;\n\tu32 reassign, chid, get, sem;\n\n\treassign = nvkm_rd32(device, NV03_PFIFO_CACHES) & 1;\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 0);\n\n\tchid = nvkm_rd32(device, NV03_PFIFO_CACHE1_PUSH1) & fifo->chid->mask;\n\tget  = nvkm_rd32(device, NV03_PFIFO_CACHE1_GET);\n\n\tif (stat & NV_PFIFO_INTR_CACHE_ERROR) {\n\t\tnv04_fifo_intr_cache_error(fifo, chid, get);\n\t\tstat &= ~NV_PFIFO_INTR_CACHE_ERROR;\n\t}\n\n\tif (stat & NV_PFIFO_INTR_DMA_PUSHER) {\n\t\tnv04_fifo_intr_dma_pusher(fifo, chid);\n\t\tstat &= ~NV_PFIFO_INTR_DMA_PUSHER;\n\t}\n\n\tif (stat & NV_PFIFO_INTR_SEMAPHORE) {\n\t\tstat &= ~NV_PFIFO_INTR_SEMAPHORE;\n\t\tnvkm_wr32(device, NV03_PFIFO_INTR_0, NV_PFIFO_INTR_SEMAPHORE);\n\n\t\tsem = nvkm_rd32(device, NV10_PFIFO_CACHE1_SEMAPHORE);\n\t\tnvkm_wr32(device, NV10_PFIFO_CACHE1_SEMAPHORE, sem | 0x1);\n\n\t\tnvkm_wr32(device, NV03_PFIFO_CACHE1_GET, get + 4);\n\t\tnvkm_wr32(device, NV04_PFIFO_CACHE1_PULL0, 1);\n\t}\n\n\tif (device->card_type == NV_50) {\n\t\tif (stat & 0x00000010) {\n\t\t\tstat &= ~0x00000010;\n\t\t\tnvkm_wr32(device, 0x002100, 0x00000010);\n\t\t}\n\n\t\tif (stat & 0x40000000) {\n\t\t\tnvkm_wr32(device, 0x002100, 0x40000000);\n\t\t\tnvkm_event_ntfy(&fifo->nonstall.event, 0, NVKM_FIFO_NONSTALL_EVENT);\n\t\t\tstat &= ~0x40000000;\n\t\t}\n\t}\n\n\tif (stat) {\n\t\tnvkm_warn(subdev, \"intr %08x\\n\", stat);\n\t\tnvkm_mask(device, NV03_PFIFO_INTR_EN_0, stat, 0x00000000);\n\t\tnvkm_wr32(device, NV03_PFIFO_INTR_0, stat);\n\t}\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, reassign);\n\treturn IRQ_HANDLED;\n}\n\nvoid\nnv04_fifo_init(struct nvkm_fifo *fifo)\n{\n\tstruct nvkm_device *device = fifo->engine.subdev.device;\n\tstruct nvkm_instmem *imem = device->imem;\n\tstruct nvkm_ramht *ramht = imem->ramht;\n\tstruct nvkm_memory *ramro = imem->ramro;\n\tstruct nvkm_memory *ramfc = imem->ramfc;\n\n\tnvkm_wr32(device, NV04_PFIFO_DELAY_0, 0x000000ff);\n\tnvkm_wr32(device, NV04_PFIFO_DMA_TIMESLICE, 0x0101ffff);\n\n\tnvkm_wr32(device, NV03_PFIFO_RAMHT, (0x03 << 24)   |\n\t\t\t\t\t    ((ramht->bits - 9) << 16) |\n\t\t\t\t\t    (ramht->gpuobj->addr >> 8));\n\tnvkm_wr32(device, NV03_PFIFO_RAMRO, nvkm_memory_addr(ramro) >> 8);\n\tnvkm_wr32(device, NV03_PFIFO_RAMFC, nvkm_memory_addr(ramfc) >> 8);\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH1, fifo->chid->mask);\n\n\tnvkm_wr32(device, NV03_PFIFO_INTR_0, 0xffffffff);\n\tnvkm_wr32(device, NV03_PFIFO_INTR_EN_0, 0xffffffff);\n\n\tnvkm_wr32(device, NV03_PFIFO_CACHE1_PUSH0, 1);\n\tnvkm_wr32(device, NV04_PFIFO_CACHE1_PULL0, 1);\n\tnvkm_wr32(device, NV03_PFIFO_CACHES, 1);\n}\n\nint\nnv04_fifo_runl_ctor(struct nvkm_fifo *fifo)\n{\n\tstruct nvkm_runl *runl;\n\n\trunl = nvkm_runl_new(fifo, 0, 0, 0);\n\tif (IS_ERR(runl))\n\t\treturn PTR_ERR(runl);\n\n\tnvkm_runl_add(runl, 0, fifo->func->engn_sw, NVKM_ENGINE_SW, 0);\n\tnvkm_runl_add(runl, 0, fifo->func->engn_sw, NVKM_ENGINE_DMAOBJ, 0);\n\tnvkm_runl_add(runl, 1, fifo->func->engn   , NVKM_ENGINE_GR, 0);\n\tnvkm_runl_add(runl, 2, fifo->func->engn   , NVKM_ENGINE_MPEG, 0);  \n\treturn 0;\n}\n\nint\nnv04_fifo_chid_ctor(struct nvkm_fifo *fifo, int nr)\n{\n\t \n\treturn nvkm_chid_new(&nvkm_chan_event, &fifo->engine.subdev, nr, 0, nr - 1, &fifo->chid);\n}\n\nstatic int\nnv04_fifo_chid_nr(struct nvkm_fifo *fifo)\n{\n\treturn 16;\n}\n\nstatic const struct nvkm_fifo_func\nnv04_fifo = {\n\t.chid_nr = nv04_fifo_chid_nr,\n\t.chid_ctor = nv04_fifo_chid_ctor,\n\t.runl_ctor = nv04_fifo_runl_ctor,\n\t.init = nv04_fifo_init,\n\t.intr = nv04_fifo_intr,\n\t.pause = nv04_fifo_pause,\n\t.start = nv04_fifo_start,\n\t.runl = &nv04_runl,\n\t.engn = &nv04_engn,\n\t.engn_sw = &nv04_engn,\n\t.cgrp = {{                        }, &nv04_cgrp },\n\t.chan = {{ 0, 0, NV03_CHANNEL_DMA }, &nv04_chan },\n};\n\nint\nnv04_fifo_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t      struct nvkm_fifo **pfifo)\n{\n\treturn nvkm_fifo_new_(&nv04_fifo, device, type, inst, pfifo);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}