# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Simulation DRE_DMX_UT_0080
# ------------------------------------------------------------------------------------------------------------------------------------------------------
#             (0 ps) **********************************************************************************************
#             (0 ps)   Test: ADC Power Down and ADC clock signals behavior
#             (0 ps) **********************************************************************************************
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Enable Squid1 ADC clocks reports display
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Report display activated: clk_sq1_adc(0)
# ** Note   : (0 ps) Report display activated: clk_sq1_adc(1)
# ** Note   : (0 ps) Report display activated: clk_sq1_adc(2)
# ** Note   : (0 ps) Report display activated: clk_sq1_adc(3)
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Check ADC Power Down at start
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (0 ps) Check discrete level: PASS
# ** Note   : (0 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
#             (0 ps) 
#             (0 ps) ==============================================================================================
#             (0 ps)   Asynchronous reset activated
#             (0 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (0 ps) Write discrete: arst_n = '0'
# ** Note   : (80000 ps) Waiting time for 80000 ps
#             (80000 ps) 
#             (80000 ps) ==============================================================================================
#             (80000 ps)   Asynchronous reset deactivated
#             (80000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (80000 ps) Write discrete: arst_n = '1'
#             (80000 ps) 
#             (80000 ps) ==============================================================================================
#             (80000 ps)   Wait internal reset deactivated
#             (80000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (6995496 ps) Waiting event rst = '0' for 6915496 ps
#             (6995496 ps) 
#             (6995496 ps) ==============================================================================================
#             (6995496 ps)   Send command TM_MODE column 0 to Normal for o_c0_sq1_adc_pwdn deactivation
#             (6995496 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (10901448 ps) Waiting event sync = '1' for 3905952 ps
# ** Note   : (10901448 ps) Send SPI command value 8001_0002 (TM_MODE, mode Write, data 0002)
#             (10937448 ps) 
#             (10937448 ps) ==============================================================================================
#             (10937448 ps)   Check no event is appeared on o_cX_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (10937448 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (10937448 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (10937448 ps)  * sq1_adc_pwdn(0) last event 10937448 ps equal to expected value 10937448 ps
# ** Note   : (10937448 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (10937448 ps)  * sq1_adc_pwdn(1) last event 10937448 ps equal to expected value 10937448 ps
# ** Note   : (10937448 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (10937448 ps)  * sq1_adc_pwdn(2) last event 10937448 ps equal to expected value 10937448 ps
# ** Note   : (10937448 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (10937448 ps)  * sq1_adc_pwdn(3) last event 10937448 ps equal to expected value 10937448 ps
# ** Note   : (21562776 ps) Waiting event sq1_adc_pwdn(0) = '0' for 10625328 ps
#             (21562776 ps) 
#             (21562776 ps) ==============================================================================================
#             (21562776 ps)   Check timing between o_c0_clk_sq1_adc rising edge
#             (21562776 ps)    and internal SQUID1 ADC clock falling edge
#             (21562776 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (21578300 ps) Waiting event clk_sq1_adc(0) = '1' for 15524 ps
# ** Note   : (21578300 ps) Record current time
# ** Note   : (21578784 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (21582786 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (21582786 ps) Check time, record time: PASS
# ** Note   : (21582786 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (21582786 ps) Check time, record time: PASS
# ** Note   : (21582786 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (21582786 ps) 
#             (21582786 ps) ==============================================================================================
#             (21582786 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (21582786 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (21582786 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (21786888 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (21786888 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (21786888 ps)  * sq1_adc_pwdn(0) last event 224112 ps greater than or equal to expected value 160080 ps
#             (21786888 ps) 
#             (21786888 ps) ==============================================================================================
#             (21786888 ps)   Send command TM_MODE column 0 to Test pattern for o_c0_sq1_adc_pwdn activation
#             (21786888 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (21786888 ps) Send SPI command value 8001_0003 (TM_MODE, mode Write, data 0003)
# ** Note   : (29292000 ps) Waiting SPI command end for 7469112 ps
#             (29292000 ps) 
#             (29292000 ps) ==============================================================================================
#             (29292000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (29292000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (32672328 ps) Waiting event sync = '1' for 3380328 ps
# ** Note   : (32672328 ps) Record current time
# ** Note   : (32672328 ps) Check discrete level: PASS
# ** Note   : (32672328 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (32672328 ps) 
#             (32672328 ps) ==============================================================================================
#             (32672328 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (32672328 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (32672328 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (32944464 ps) Waiting event sq1_adc_pwdn(0) = '1' for 272136 ps
# ** Note   : (32944464 ps) Check time, record time: PASS
# ** Note   : (32944464 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (32944464 ps) Check time, record time: PASS
# ** Note   : (32944464 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (32944464 ps) 
#             (32944464 ps) ==============================================================================================
#             (32944464 ps)   Send command TM_MODE column 0 to Dump for o_c0_sq1_adc_pwdn deactivation
#             (32944464 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (32944464 ps) Send SPI command value 8001_0000 (TM_MODE, mode Write, data 0000)
#             (32980464 ps) 
#             (32980464 ps) ==============================================================================================
#             (32980464 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (32980464 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (32980464 ps) Check discrete level: PASS
# ** Note   : (32980464 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (43333656 ps) Waiting event sq1_adc_pwdn(0) = '0' for 10353192 ps
#             (43333656 ps) 
#             (43333656 ps) ==============================================================================================
#             (43333656 ps)   Check timing between o_c0_clk_sq1_adc rising edge
#             (43333656 ps)    and internal SQUID1 ADC clock falling edge
#             (43333656 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (43349180 ps) Waiting event clk_sq1_adc(0) = '1' for 15524 ps
# ** Note   : (43349180 ps) Record current time
# ** Note   : (43349664 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (43353666 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (43353666 ps) Check time, record time: PASS
# ** Note   : (43353666 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (43353666 ps) Check time, record time: PASS
# ** Note   : (43353666 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (43353666 ps) 
#             (43353666 ps) ==============================================================================================
#             (43353666 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (43353666 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (43353666 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (43557768 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (43557768 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (43557768 ps)  * sq1_adc_pwdn(0) last event 224112 ps greater than or equal to expected value 160080 ps
#             (43557768 ps) 
#             (43557768 ps) ==============================================================================================
#             (43557768 ps)    Wait TM_MODE column 0 goes automatically to Idle and
#             (43557768 ps)     check o_c0_sq1_adc_pwdn remains to deactivated
#             (43557768 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (219557768 ps) Waiting time for 176000000 ps
# ** Note   : (219561242 ps) Waiting event sync = '0' for 3474 ps
# ** Note   : (223167528 ps) Waiting event sync = '1' for 3606286 ps
# ** Note   : (223167528 ps) Record current time
# ** Note   : (223167528 ps) Check discrete level: PASS
# ** Note   : (223167528 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (223167528 ps) 
#             (223167528 ps) ==============================================================================================
#             (223167528 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (223167528 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (223167528 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (223439664 ps) Waiting event sq1_adc_pwdn(0) = '1' for 272136 ps
# ** Note   : (223439664 ps) Check time, record time: PASS
# ** Note   : (223439664 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (223439664 ps) Check time, record time: PASS
# ** Note   : (223439664 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (223439664 ps) 
#             (223439664 ps) ==============================================================================================
#             (223439664 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (223439664 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (223439664 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (223475664 ps) 
#             (223475664 ps) ==============================================================================================
#             (223475664 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (223475664 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (223475664 ps) Check discrete level: PASS
# ** Note   : (223475664 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (233828856 ps) Waiting event sq1_adc_pwdn(0) = '0' for 10353192 ps
#             (233828856 ps) 
#             (233828856 ps) ==============================================================================================
#             (233828856 ps)   Check timing between o_c0_clk_sq1_adc rising edge
#             (233828856 ps)    and internal SQUID1 ADC clock falling edge
#             (233828856 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (233844380 ps) Waiting event clk_sq1_adc(0) = '1' for 15524 ps
# ** Note   : (233844380 ps) Record current time
# ** Note   : (233844864 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (233848866 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (233848866 ps) Check time, record time: PASS
# ** Note   : (233848866 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (233848866 ps) Check time, record time: PASS
# ** Note   : (233848866 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (233848866 ps) 
#             (233848866 ps) ==============================================================================================
#             (233848866 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (233848866 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (233848866 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (234052968 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (234052968 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (234052968 ps)  * sq1_adc_pwdn(0) last event 224112 ps greater than or equal to expected value 160080 ps
#             (234052968 ps) 
#             (234052968 ps) ==============================================================================================
#             (234052968 ps)   Send command SQ1_FB_MODE column 0 to Off loop for o_c0_sq1_adc_pwdn activation
#             (234052968 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (234052968 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (241548000 ps) Waiting SPI command end for 7459032 ps
#             (241548000 ps) 
#             (241548000 ps) ==============================================================================================
#             (241548000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (241548000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (244938408 ps) Waiting event sync = '1' for 3390408 ps
# ** Note   : (244938408 ps) Record current time
# ** Note   : (244938408 ps) Check discrete level: PASS
# ** Note   : (244938408 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (244938408 ps) 
#             (244938408 ps) ==============================================================================================
#             (244938408 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (244938408 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (244938408 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (245210544 ps) Waiting event sq1_adc_pwdn(0) = '1' for 272136 ps
# ** Note   : (245210544 ps) Check time, record time: PASS
# ** Note   : (245210544 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (245210544 ps) Check time, record time: PASS
# ** Note   : (245210544 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (245210544 ps) 
#             (245210544 ps) ==============================================================================================
#             (245210544 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (245210544 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (245210544 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (245246544 ps) 
#             (245246544 ps) ==============================================================================================
#             (245246544 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (245246544 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (245246544 ps) Check discrete level: PASS
# ** Note   : (245246544 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (255599736 ps) Waiting event sq1_adc_pwdn(0) = '0' for 10353192 ps
#             (255599736 ps) 
#             (255599736 ps) ==============================================================================================
#             (255599736 ps)   Check timing between o_c0_clk_sq1_adc rising edge
#             (255599736 ps)    and internal SQUID1 ADC clock falling edge
#             (255599736 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (255615260 ps) Waiting event clk_sq1_adc(0) = '1' for 15524 ps
# ** Note   : (255615260 ps) Record current time
# ** Note   : (255615744 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (255619746 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (255619746 ps) Check time, record time: PASS
# ** Note   : (255619746 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (255619746 ps) Check time, record time: PASS
# ** Note   : (255619746 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (255619746 ps) 
#             (255619746 ps) ==============================================================================================
#             (255619746 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (255619746 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (255619746 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (255823848 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (255823848 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (255823848 ps)  * sq1_adc_pwdn(0) last event 224112 ps greater than or equal to expected value 160080 ps
#             (255823848 ps) 
#             (255823848 ps) ==============================================================================================
#             (255823848 ps)   Send command SQ1_FB_MODE column 0 to Off for o_c0_sq1_adc_pwdn activation
#             (255823848 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (255823848 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (263328000 ps) Waiting SPI command end for 7468152 ps
#             (263328000 ps) 
#             (263328000 ps) ==============================================================================================
#             (263328000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (263328000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (266709288 ps) Waiting event sync = '1' for 3381288 ps
# ** Note   : (266709288 ps) Record current time
# ** Note   : (266709288 ps) Check discrete level: PASS
# ** Note   : (266709288 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (266709288 ps) 
#             (266709288 ps) ==============================================================================================
#             (266709288 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (266709288 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (266709288 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (266981424 ps) Waiting event sq1_adc_pwdn(0) = '1' for 272136 ps
# ** Note   : (266981424 ps) Check time, record time: PASS
# ** Note   : (266981424 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (266981424 ps) Check time, record time: PASS
# ** Note   : (266981424 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (266981424 ps) 
#             (266981424 ps) ==============================================================================================
#             (266981424 ps)   Send command SQ1_FB_MODE column 0 to On for o_c0_sq1_adc_pwdn deactivation
#             (266981424 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (266981424 ps) Send SPI command value 8003_0001 (SQ1_FB_MODE, mode Write, data 0001)
#             (267017424 ps) 
#             (267017424 ps) ==============================================================================================
#             (267017424 ps)   Check no event is appeared on o_c0_sq1_adc_pwdn and wait o_c0_sq1_adc_pwdn deactivation
#             (267017424 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (267017424 ps) Check discrete level: PASS
# ** Note   : (267017424 ps)  * Read discrete: sq1_adc_pwdn(0), value '1', expected '1'
# ** Note   : (277370616 ps) Waiting event sq1_adc_pwdn(0) = '0' for 10353192 ps
#             (277370616 ps) 
#             (277370616 ps) ==============================================================================================
#             (277370616 ps)   Check timing between o_c0_clk_sq1_adc rising edge
#             (277370616 ps)    and internal SQUID1 ADC clock falling edge
#             (277370616 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (277386140 ps) Waiting event clk_sq1_adc(0) = '1' for 15524 ps
# ** Note   : (277386140 ps) Record current time
# ** Note   : (277386624 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (277390626 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (277390626 ps) Check time, record time: PASS
# ** Note   : (277390626 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (277390626 ps) Check time, record time: PASS
# ** Note   : (277390626 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (277390626 ps) 
#             (277390626 ps) ==============================================================================================
#             (277390626 ps)   Check timing between o_c0_sq1_adc_pwdn deactivation and i_sync rising edge
#             (277390626 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (277390626 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (277594728 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (277594728 ps) Check time, sq1_adc_pwdn(0) last event: PASS
# ** Note   : (277594728 ps)  * sq1_adc_pwdn(0) last event 224112 ps greater than or equal to expected value 160080 ps
#             (277594728 ps) 
#             (277594728 ps) ==============================================================================================
#             (277594728 ps)   Send command SQ1_FB_MODE column 0 to Off for o_c0_sq1_adc_pwdn activation
#             (277594728 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (277594728 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (285090000 ps) Waiting SPI command end for 7459272 ps
#             (285090000 ps) 
#             (285090000 ps) ==============================================================================================
#             (285090000 ps)    Wait i_sync rising edge and check o_c0_sq1_adc_pwdn remains to deactivated
#             (285090000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (288480168 ps) Waiting event sync = '1' for 3390168 ps
# ** Note   : (288480168 ps) Record current time
# ** Note   : (288480168 ps) Check discrete level: PASS
# ** Note   : (288480168 ps)  * Read discrete: sq1_adc_pwdn(0), value '0', expected '0'
#             (288480168 ps) 
#             (288480168 ps) ==============================================================================================
#             (288480168 ps)   Check timing between i_sync rising edge and o_c0_sq1_adc_pwdn activation
#             (288480168 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (288480168 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (288752304 ps) Waiting event sq1_adc_pwdn(0) = '1' for 272136 ps
# ** Note   : (288752304 ps) Check time, record time: PASS
# ** Note   : (288752304 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (288752304 ps) Check time, record time: PASS
# ** Note   : (288752304 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (288752304 ps) 
#             (288752304 ps) ==============================================================================================
#             (288752304 ps)   Send command TM_MODE column 1 to Normal for o_c1_sq1_adc_pwdn deactivation
#             (288752304 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (288752304 ps) Send SPI command value 8001_0002 (TM_MODE, mode Write, data 0002)
#             (288788304 ps) 
#             (288788304 ps) ==============================================================================================
#             (288788304 ps)   Wait o_c1_sq1_adc_pwdn deactivation
#             (288788304 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299141496 ps) Waiting event sq1_adc_pwdn(1) = '0' for 10353192 ps
#             (299141496 ps) 
#             (299141496 ps) ==============================================================================================
#             (299141496 ps)   Check timing between o_c1_clk_sq1_adc rising edge
#             (299141496 ps)    and internal SQUID1 ADC clock falling edge
#             (299141496 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299157020 ps) Waiting event clk_sq1_adc(1) = '1' for 15524 ps
# ** Note   : (299157020 ps) Record current time
# ** Note   : (299157504 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (299161506 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (299161506 ps) Check time, record time: PASS
# ** Note   : (299161506 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (299161506 ps) Check time, record time: PASS
# ** Note   : (299161506 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (299161506 ps) 
#             (299161506 ps) ==============================================================================================
#             (299161506 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (299161506 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (299161506 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299365608 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (299365608 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (299365608 ps)  * sq1_adc_pwdn(1) last event 224112 ps greater than or equal to expected value 160080 ps
#             (299365608 ps) 
#             (299365608 ps) ==============================================================================================
#             (299365608 ps)   Send command TM_MODE column 1 to Test pattern for o_c1_sq1_adc_pwdn activation
#             (299365608 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (299365608 ps) Send SPI command value 8001_0003 (TM_MODE, mode Write, data 0003)
# ** Note   : (306870000 ps) Waiting SPI command end for 7468392 ps
#             (306870000 ps) 
#             (306870000 ps) ==============================================================================================
#             (306870000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (306870000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (310251048 ps) Waiting event sync = '1' for 3381048 ps
# ** Note   : (310251048 ps) Record current time
# ** Note   : (310251048 ps) Check discrete level: PASS
# ** Note   : (310251048 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (310251048 ps) 
#             (310251048 ps) ==============================================================================================
#             (310251048 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (310251048 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (310251048 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (310523184 ps) Waiting event sq1_adc_pwdn(1) = '1' for 272136 ps
# ** Note   : (310523184 ps) Check time, record time: PASS
# ** Note   : (310523184 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (310523184 ps) Check time, record time: PASS
# ** Note   : (310523184 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (310523184 ps) 
#             (310523184 ps) ==============================================================================================
#             (310523184 ps)   Send command TM_MODE column 1 to Dump for o_c1_sq1_adc_pwdn deactivation
#             (310523184 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (310523184 ps) Send SPI command value 8001_0000 (TM_MODE, mode Write, data 0000)
#             (310559184 ps) 
#             (310559184 ps) ==============================================================================================
#             (310559184 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (310559184 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (310559184 ps) Check discrete level: PASS
# ** Note   : (310559184 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (320912376 ps) Waiting event sq1_adc_pwdn(1) = '0' for 10353192 ps
#             (320912376 ps) 
#             (320912376 ps) ==============================================================================================
#             (320912376 ps)   Check timing between o_c1_clk_sq1_adc rising edge
#             (320912376 ps)    and internal SQUID1 ADC clock falling edge
#             (320912376 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (320927900 ps) Waiting event clk_sq1_adc(1) = '1' for 15524 ps
# ** Note   : (320927900 ps) Record current time
# ** Note   : (320928384 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (320932386 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (320932386 ps) Check time, record time: PASS
# ** Note   : (320932386 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (320932386 ps) Check time, record time: PASS
# ** Note   : (320932386 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (320932386 ps) 
#             (320932386 ps) ==============================================================================================
#             (320932386 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (320932386 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (320932386 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (321136488 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (321136488 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (321136488 ps)  * sq1_adc_pwdn(1) last event 224112 ps greater than or equal to expected value 160080 ps
#             (321136488 ps) 
#             (321136488 ps) ==============================================================================================
#             (321136488 ps)    Wait TM_MODE column 1 goes automatically to Idle and
#             (321136488 ps)     check o_c1_sq1_adc_pwdn remains to deactivated
#             (321136488 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (497136488 ps) Waiting time for 176000000 ps
# ** Note   : (497139962 ps) Waiting event sync = '0' for 3474 ps
# ** Note   : (500746248 ps) Waiting event sync = '1' for 3606286 ps
# ** Note   : (500746248 ps) Record current time
# ** Note   : (500746248 ps) Check discrete level: PASS
# ** Note   : (500746248 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (500746248 ps) 
#             (500746248 ps) ==============================================================================================
#             (500746248 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (500746248 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (500746248 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (501018384 ps) Waiting event sq1_adc_pwdn(1) = '1' for 272136 ps
# ** Note   : (501018384 ps) Check time, record time: PASS
# ** Note   : (501018384 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (501018384 ps) Check time, record time: PASS
# ** Note   : (501018384 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (501018384 ps) 
#             (501018384 ps) ==============================================================================================
#             (501018384 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (501018384 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (501018384 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (501054384 ps) 
#             (501054384 ps) ==============================================================================================
#             (501054384 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (501054384 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (501054384 ps) Check discrete level: PASS
# ** Note   : (501054384 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (511407576 ps) Waiting event sq1_adc_pwdn(1) = '0' for 10353192 ps
#             (511407576 ps) 
#             (511407576 ps) ==============================================================================================
#             (511407576 ps)   Check timing between o_c1_clk_sq1_adc rising edge
#             (511407576 ps)    and internal SQUID1 ADC clock falling edge
#             (511407576 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (511423100 ps) Waiting event clk_sq1_adc(1) = '1' for 15524 ps
# ** Note   : (511423100 ps) Record current time
# ** Note   : (511423584 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (511427586 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (511427586 ps) Check time, record time: PASS
# ** Note   : (511427586 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (511427586 ps) Check time, record time: PASS
# ** Note   : (511427586 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (511427586 ps) 
#             (511427586 ps) ==============================================================================================
#             (511427586 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (511427586 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (511427586 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (511631688 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (511631688 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (511631688 ps)  * sq1_adc_pwdn(1) last event 224112 ps greater than or equal to expected value 160080 ps
#             (511631688 ps) 
#             (511631688 ps) ==============================================================================================
#             (511631688 ps)   Send command SQ1_FB_MODE column 1 to Off loop for o_c1_sq1_adc_pwdn activation
#             (511631688 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (511631688 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (519126000 ps) Waiting SPI command end for 7458312 ps
#             (519126000 ps) 
#             (519126000 ps) ==============================================================================================
#             (519126000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (519126000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (522517128 ps) Waiting event sync = '1' for 3391128 ps
# ** Note   : (522517128 ps) Record current time
# ** Note   : (522517128 ps) Check discrete level: PASS
# ** Note   : (522517128 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (522517128 ps) 
#             (522517128 ps) ==============================================================================================
#             (522517128 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (522517128 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (522517128 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (522789264 ps) Waiting event sq1_adc_pwdn(1) = '1' for 272136 ps
# ** Note   : (522789264 ps) Check time, record time: PASS
# ** Note   : (522789264 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (522789264 ps) Check time, record time: PASS
# ** Note   : (522789264 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (522789264 ps) 
#             (522789264 ps) ==============================================================================================
#             (522789264 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (522789264 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (522789264 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (522825264 ps) 
#             (522825264 ps) ==============================================================================================
#             (522825264 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (522825264 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (522825264 ps) Check discrete level: PASS
# ** Note   : (522825264 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (533178456 ps) Waiting event sq1_adc_pwdn(1) = '0' for 10353192 ps
#             (533178456 ps) 
#             (533178456 ps) ==============================================================================================
#             (533178456 ps)   Check timing between o_c1_clk_sq1_adc rising edge
#             (533178456 ps)    and internal SQUID1 ADC clock falling edge
#             (533178456 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (533193980 ps) Waiting event clk_sq1_adc(1) = '1' for 15524 ps
# ** Note   : (533193980 ps) Record current time
# ** Note   : (533194464 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (533198466 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (533198466 ps) Check time, record time: PASS
# ** Note   : (533198466 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (533198466 ps) Check time, record time: PASS
# ** Note   : (533198466 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (533198466 ps) 
#             (533198466 ps) ==============================================================================================
#             (533198466 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (533198466 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (533198466 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (533402568 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (533402568 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (533402568 ps)  * sq1_adc_pwdn(1) last event 224112 ps greater than or equal to expected value 160080 ps
#             (533402568 ps) 
#             (533402568 ps) ==============================================================================================
#             (533402568 ps)   Send command SQ1_FB_MODE column 1 to Off for o_c1_sq1_adc_pwdn activation
#             (533402568 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (533402568 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (540906000 ps) Waiting SPI command end for 7467432 ps
#             (540906000 ps) 
#             (540906000 ps) ==============================================================================================
#             (540906000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (540906000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (544288008 ps) Waiting event sync = '1' for 3382008 ps
# ** Note   : (544288008 ps) Record current time
# ** Note   : (544288008 ps) Check discrete level: PASS
# ** Note   : (544288008 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (544288008 ps) 
#             (544288008 ps) ==============================================================================================
#             (544288008 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (544288008 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (544288008 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (544560144 ps) Waiting event sq1_adc_pwdn(1) = '1' for 272136 ps
# ** Note   : (544560144 ps) Check time, record time: PASS
# ** Note   : (544560144 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (544560144 ps) Check time, record time: PASS
# ** Note   : (544560144 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (544560144 ps) 
#             (544560144 ps) ==============================================================================================
#             (544560144 ps)   Send command SQ1_FB_MODE column 1 to On for o_c1_sq1_adc_pwdn deactivation
#             (544560144 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (544560144 ps) Send SPI command value 8003_0010 (SQ1_FB_MODE, mode Write, data 0010)
#             (544596144 ps) 
#             (544596144 ps) ==============================================================================================
#             (544596144 ps)   Check no event is appeared on o_c1_sq1_adc_pwdn and wait o_c1_sq1_adc_pwdn deactivation
#             (544596144 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (544596144 ps) Check discrete level: PASS
# ** Note   : (544596144 ps)  * Read discrete: sq1_adc_pwdn(1), value '1', expected '1'
# ** Note   : (554949336 ps) Waiting event sq1_adc_pwdn(1) = '0' for 10353192 ps
#             (554949336 ps) 
#             (554949336 ps) ==============================================================================================
#             (554949336 ps)   Check timing between o_c1_clk_sq1_adc rising edge
#             (554949336 ps)    and internal SQUID1 ADC clock falling edge
#             (554949336 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (554964860 ps) Waiting event clk_sq1_adc(1) = '1' for 15524 ps
# ** Note   : (554964860 ps) Record current time
# ** Note   : (554965344 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (554969346 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (554969346 ps) Check time, record time: PASS
# ** Note   : (554969346 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (554969346 ps) Check time, record time: PASS
# ** Note   : (554969346 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (554969346 ps) 
#             (554969346 ps) ==============================================================================================
#             (554969346 ps)   Check timing between o_c1_sq1_adc_pwdn deactivation and i_sync rising edge
#             (554969346 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (554969346 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (555173448 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (555173448 ps) Check time, sq1_adc_pwdn(1) last event: PASS
# ** Note   : (555173448 ps)  * sq1_adc_pwdn(1) last event 224112 ps greater than or equal to expected value 160080 ps
#             (555173448 ps) 
#             (555173448 ps) ==============================================================================================
#             (555173448 ps)   Send command SQ1_FB_MODE column 1 to Off for o_c1_sq1_adc_pwdn activation
#             (555173448 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (555173448 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (562668000 ps) Waiting SPI command end for 7458552 ps
#             (562668000 ps) 
#             (562668000 ps) ==============================================================================================
#             (562668000 ps)    Wait i_sync rising edge and check o_c1_sq1_adc_pwdn remains to deactivated
#             (562668000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (566058888 ps) Waiting event sync = '1' for 3390888 ps
# ** Note   : (566058888 ps) Record current time
# ** Note   : (566058888 ps) Check discrete level: PASS
# ** Note   : (566058888 ps)  * Read discrete: sq1_adc_pwdn(1), value '0', expected '0'
#             (566058888 ps) 
#             (566058888 ps) ==============================================================================================
#             (566058888 ps)   Check timing between i_sync rising edge and o_c1_sq1_adc_pwdn activation
#             (566058888 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (566058888 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (566331024 ps) Waiting event sq1_adc_pwdn(1) = '1' for 272136 ps
# ** Note   : (566331024 ps) Check time, record time: PASS
# ** Note   : (566331024 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (566331024 ps) Check time, record time: PASS
# ** Note   : (566331024 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (566331024 ps) 
#             (566331024 ps) ==============================================================================================
#             (566331024 ps)   Send command TM_MODE column 2 to Normal for o_c2_sq1_adc_pwdn deactivation
#             (566331024 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (566331024 ps) Send SPI command value 8001_0002 (TM_MODE, mode Write, data 0002)
#             (566367024 ps) 
#             (566367024 ps) ==============================================================================================
#             (566367024 ps)   Wait o_c2_sq1_adc_pwdn deactivation
#             (566367024 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (576720216 ps) Waiting event sq1_adc_pwdn(2) = '0' for 10353192 ps
#             (576720216 ps) 
#             (576720216 ps) ==============================================================================================
#             (576720216 ps)   Check timing between o_c2_clk_sq1_adc rising edge
#             (576720216 ps)    and internal SQUID1 ADC clock falling edge
#             (576720216 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (576735740 ps) Waiting event clk_sq1_adc(2) = '1' for 15524 ps
# ** Note   : (576735740 ps) Record current time
# ** Note   : (576736224 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (576740226 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (576740226 ps) Check time, record time: PASS
# ** Note   : (576740226 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (576740226 ps) Check time, record time: PASS
# ** Note   : (576740226 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (576740226 ps) 
#             (576740226 ps) ==============================================================================================
#             (576740226 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (576740226 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (576740226 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (576944328 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (576944328 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (576944328 ps)  * sq1_adc_pwdn(2) last event 224112 ps greater than or equal to expected value 160080 ps
#             (576944328 ps) 
#             (576944328 ps) ==============================================================================================
#             (576944328 ps)   Send command TM_MODE column 2 to Test pattern for o_c2_sq1_adc_pwdn activation
#             (576944328 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (576944328 ps) Send SPI command value 8001_0003 (TM_MODE, mode Write, data 0003)
# ** Note   : (584448000 ps) Waiting SPI command end for 7467672 ps
#             (584448000 ps) 
#             (584448000 ps) ==============================================================================================
#             (584448000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (584448000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (587829768 ps) Waiting event sync = '1' for 3381768 ps
# ** Note   : (587829768 ps) Record current time
# ** Note   : (587829768 ps) Check discrete level: PASS
# ** Note   : (587829768 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (587829768 ps) 
#             (587829768 ps) ==============================================================================================
#             (587829768 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (587829768 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (587829768 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (588101904 ps) Waiting event sq1_adc_pwdn(2) = '1' for 272136 ps
# ** Note   : (588101904 ps) Check time, record time: PASS
# ** Note   : (588101904 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (588101904 ps) Check time, record time: PASS
# ** Note   : (588101904 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (588101904 ps) 
#             (588101904 ps) ==============================================================================================
#             (588101904 ps)   Send command TM_MODE column 2 to Dump for o_c2_sq1_adc_pwdn deactivation
#             (588101904 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (588101904 ps) Send SPI command value 8001_0000 (TM_MODE, mode Write, data 0000)
#             (588137904 ps) 
#             (588137904 ps) ==============================================================================================
#             (588137904 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (588137904 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (588137904 ps) Check discrete level: PASS
# ** Note   : (588137904 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (598491096 ps) Waiting event sq1_adc_pwdn(2) = '0' for 10353192 ps
#             (598491096 ps) 
#             (598491096 ps) ==============================================================================================
#             (598491096 ps)   Check timing between o_c2_clk_sq1_adc rising edge
#             (598491096 ps)    and internal SQUID1 ADC clock falling edge
#             (598491096 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (598506620 ps) Waiting event clk_sq1_adc(2) = '1' for 15524 ps
# ** Note   : (598506620 ps) Record current time
# ** Note   : (598507104 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (598511106 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (598511106 ps) Check time, record time: PASS
# ** Note   : (598511106 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (598511106 ps) Check time, record time: PASS
# ** Note   : (598511106 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (598511106 ps) 
#             (598511106 ps) ==============================================================================================
#             (598511106 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (598511106 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (598511106 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (598715208 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (598715208 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (598715208 ps)  * sq1_adc_pwdn(2) last event 224112 ps greater than or equal to expected value 160080 ps
#             (598715208 ps) 
#             (598715208 ps) ==============================================================================================
#             (598715208 ps)    Wait TM_MODE column 2 goes automatically to Idle and
#             (598715208 ps)     check o_c2_sq1_adc_pwdn remains to deactivated
#             (598715208 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (774715208 ps) Waiting time for 176000000 ps
# ** Note   : (774718682 ps) Waiting event sync = '0' for 3474 ps
# ** Note   : (778324968 ps) Waiting event sync = '1' for 3606286 ps
# ** Note   : (778324968 ps) Record current time
# ** Note   : (778324968 ps) Check discrete level: PASS
# ** Note   : (778324968 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (778324968 ps) 
#             (778324968 ps) ==============================================================================================
#             (778324968 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (778324968 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (778324968 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (778597104 ps) Waiting event sq1_adc_pwdn(2) = '1' for 272136 ps
# ** Note   : (778597104 ps) Check time, record time: PASS
# ** Note   : (778597104 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (778597104 ps) Check time, record time: PASS
# ** Note   : (778597104 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (778597104 ps) 
#             (778597104 ps) ==============================================================================================
#             (778597104 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (778597104 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (778597104 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (778633104 ps) 
#             (778633104 ps) ==============================================================================================
#             (778633104 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (778633104 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (778633104 ps) Check discrete level: PASS
# ** Note   : (778633104 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (788986296 ps) Waiting event sq1_adc_pwdn(2) = '0' for 10353192 ps
#             (788986296 ps) 
#             (788986296 ps) ==============================================================================================
#             (788986296 ps)   Check timing between o_c2_clk_sq1_adc rising edge
#             (788986296 ps)    and internal SQUID1 ADC clock falling edge
#             (788986296 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (789001820 ps) Waiting event clk_sq1_adc(2) = '1' for 15524 ps
# ** Note   : (789001820 ps) Record current time
# ** Note   : (789002304 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (789006306 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (789006306 ps) Check time, record time: PASS
# ** Note   : (789006306 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (789006306 ps) Check time, record time: PASS
# ** Note   : (789006306 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (789006306 ps) 
#             (789006306 ps) ==============================================================================================
#             (789006306 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (789006306 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (789006306 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (789210408 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (789210408 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (789210408 ps)  * sq1_adc_pwdn(2) last event 224112 ps greater than or equal to expected value 160080 ps
#             (789210408 ps) 
#             (789210408 ps) ==============================================================================================
#             (789210408 ps)   Send command SQ1_FB_MODE column 2 to Off loop for o_c2_sq1_adc_pwdn activation
#             (789210408 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (789210408 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (796704000 ps) Waiting SPI command end for 7457592 ps
#             (796704000 ps) 
#             (796704000 ps) ==============================================================================================
#             (796704000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (796704000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (800095848 ps) Waiting event sync = '1' for 3391848 ps
# ** Note   : (800095848 ps) Record current time
# ** Note   : (800095848 ps) Check discrete level: PASS
# ** Note   : (800095848 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (800095848 ps) 
#             (800095848 ps) ==============================================================================================
#             (800095848 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (800095848 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (800095848 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (800367984 ps) Waiting event sq1_adc_pwdn(2) = '1' for 272136 ps
# ** Note   : (800367984 ps) Check time, record time: PASS
# ** Note   : (800367984 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (800367984 ps) Check time, record time: PASS
# ** Note   : (800367984 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (800367984 ps) 
#             (800367984 ps) ==============================================================================================
#             (800367984 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (800367984 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (800367984 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (800403984 ps) 
#             (800403984 ps) ==============================================================================================
#             (800403984 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (800403984 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (800403984 ps) Check discrete level: PASS
# ** Note   : (800403984 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (810757176 ps) Waiting event sq1_adc_pwdn(2) = '0' for 10353192 ps
#             (810757176 ps) 
#             (810757176 ps) ==============================================================================================
#             (810757176 ps)   Check timing between o_c2_clk_sq1_adc rising edge
#             (810757176 ps)    and internal SQUID1 ADC clock falling edge
#             (810757176 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (810772700 ps) Waiting event clk_sq1_adc(2) = '1' for 15524 ps
# ** Note   : (810772700 ps) Record current time
# ** Note   : (810773184 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (810777186 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (810777186 ps) Check time, record time: PASS
# ** Note   : (810777186 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (810777186 ps) Check time, record time: PASS
# ** Note   : (810777186 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (810777186 ps) 
#             (810777186 ps) ==============================================================================================
#             (810777186 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (810777186 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (810777186 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (810981288 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (810981288 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (810981288 ps)  * sq1_adc_pwdn(2) last event 224112 ps greater than or equal to expected value 160080 ps
#             (810981288 ps) 
#             (810981288 ps) ==============================================================================================
#             (810981288 ps)   Send command SQ1_FB_MODE column 2 to Off for o_c2_sq1_adc_pwdn activation
#             (810981288 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (810981288 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (818484000 ps) Waiting SPI command end for 7466712 ps
#             (818484000 ps) 
#             (818484000 ps) ==============================================================================================
#             (818484000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (818484000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (821866728 ps) Waiting event sync = '1' for 3382728 ps
# ** Note   : (821866728 ps) Record current time
# ** Note   : (821866728 ps) Check discrete level: PASS
# ** Note   : (821866728 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (821866728 ps) 
#             (821866728 ps) ==============================================================================================
#             (821866728 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (821866728 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (821866728 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (822138864 ps) Waiting event sq1_adc_pwdn(2) = '1' for 272136 ps
# ** Note   : (822138864 ps) Check time, record time: PASS
# ** Note   : (822138864 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (822138864 ps) Check time, record time: PASS
# ** Note   : (822138864 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (822138864 ps) 
#             (822138864 ps) ==============================================================================================
#             (822138864 ps)   Send command SQ1_FB_MODE column 2 to On for o_c2_sq1_adc_pwdn deactivation
#             (822138864 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (822138864 ps) Send SPI command value 8003_0100 (SQ1_FB_MODE, mode Write, data 0100)
#             (822174864 ps) 
#             (822174864 ps) ==============================================================================================
#             (822174864 ps)   Check no event is appeared on o_c2_sq1_adc_pwdn and wait o_c2_sq1_adc_pwdn deactivation
#             (822174864 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (822174864 ps) Check discrete level: PASS
# ** Note   : (822174864 ps)  * Read discrete: sq1_adc_pwdn(2), value '1', expected '1'
# ** Note   : (832528056 ps) Waiting event sq1_adc_pwdn(2) = '0' for 10353192 ps
#             (832528056 ps) 
#             (832528056 ps) ==============================================================================================
#             (832528056 ps)   Check timing between o_c2_clk_sq1_adc rising edge
#             (832528056 ps)    and internal SQUID1 ADC clock falling edge
#             (832528056 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (832543580 ps) Waiting event clk_sq1_adc(2) = '1' for 15524 ps
# ** Note   : (832543580 ps) Record current time
# ** Note   : (832544064 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (832548066 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (832548066 ps) Check time, record time: PASS
# ** Note   : (832548066 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (832548066 ps) Check time, record time: PASS
# ** Note   : (832548066 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (832548066 ps) 
#             (832548066 ps) ==============================================================================================
#             (832548066 ps)   Check timing between o_c2_sq1_adc_pwdn deactivation and i_sync rising edge
#             (832548066 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (832548066 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (832752168 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (832752168 ps) Check time, sq1_adc_pwdn(2) last event: PASS
# ** Note   : (832752168 ps)  * sq1_adc_pwdn(2) last event 224112 ps greater than or equal to expected value 160080 ps
#             (832752168 ps) 
#             (832752168 ps) ==============================================================================================
#             (832752168 ps)   Send command SQ1_FB_MODE column 2 to Off for o_c2_sq1_adc_pwdn activation
#             (832752168 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (832752168 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (840246000 ps) Waiting SPI command end for 7457832 ps
#             (840246000 ps) 
#             (840246000 ps) ==============================================================================================
#             (840246000 ps)    Wait i_sync rising edge and check o_c2_sq1_adc_pwdn remains to deactivated
#             (840246000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (843637608 ps) Waiting event sync = '1' for 3391608 ps
# ** Note   : (843637608 ps) Record current time
# ** Note   : (843637608 ps) Check discrete level: PASS
# ** Note   : (843637608 ps)  * Read discrete: sq1_adc_pwdn(2), value '0', expected '0'
#             (843637608 ps) 
#             (843637608 ps) ==============================================================================================
#             (843637608 ps)   Check timing between i_sync rising edge and o_c2_sq1_adc_pwdn activation
#             (843637608 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (843637608 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (843909744 ps) Waiting event sq1_adc_pwdn(2) = '1' for 272136 ps
# ** Note   : (843909744 ps) Check time, record time: PASS
# ** Note   : (843909744 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (843909744 ps) Check time, record time: PASS
# ** Note   : (843909744 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (843909744 ps) 
#             (843909744 ps) ==============================================================================================
#             (843909744 ps)   Send command TM_MODE column 3 to Normal for o_c3_sq1_adc_pwdn deactivation
#             (843909744 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (843909744 ps) Send SPI command value 8001_0002 (TM_MODE, mode Write, data 0002)
#             (843945744 ps) 
#             (843945744 ps) ==============================================================================================
#             (843945744 ps)   Wait o_c3_sq1_adc_pwdn deactivation
#             (843945744 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (854298936 ps) Waiting event sq1_adc_pwdn(3) = '0' for 10353192 ps
#             (854298936 ps) 
#             (854298936 ps) ==============================================================================================
#             (854298936 ps)   Check timing between o_c3_clk_sq1_adc rising edge
#             (854298936 ps)    and internal SQUID1 ADC clock falling edge
#             (854298936 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (854314460 ps) Waiting event clk_sq1_adc(3) = '1' for 15524 ps
# ** Note   : (854314460 ps) Record current time
# ** Note   : (854314944 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (854318946 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (854318946 ps) Check time, record time: PASS
# ** Note   : (854318946 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (854318946 ps) Check time, record time: PASS
# ** Note   : (854318946 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (854318946 ps) 
#             (854318946 ps) ==============================================================================================
#             (854318946 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (854318946 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (854318946 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (854523048 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (854523048 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (854523048 ps)  * sq1_adc_pwdn(3) last event 224112 ps greater than or equal to expected value 160080 ps
#             (854523048 ps) 
#             (854523048 ps) ==============================================================================================
#             (854523048 ps)   Send command TM_MODE column 3 to Test pattern for o_c3_sq1_adc_pwdn activation
#             (854523048 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (854523048 ps) Send SPI command value 8001_0003 (TM_MODE, mode Write, data 0003)
# ** Note   : (862026000 ps) Waiting SPI command end for 7466952 ps
#             (862026000 ps) 
#             (862026000 ps) ==============================================================================================
#             (862026000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (862026000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (865408488 ps) Waiting event sync = '1' for 3382488 ps
# ** Note   : (865408488 ps) Record current time
# ** Note   : (865408488 ps) Check discrete level: PASS
# ** Note   : (865408488 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (865408488 ps) 
#             (865408488 ps) ==============================================================================================
#             (865408488 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (865408488 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (865408488 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (865680624 ps) Waiting event sq1_adc_pwdn(3) = '1' for 272136 ps
# ** Note   : (865680624 ps) Check time, record time: PASS
# ** Note   : (865680624 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (865680624 ps) Check time, record time: PASS
# ** Note   : (865680624 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (865680624 ps) 
#             (865680624 ps) ==============================================================================================
#             (865680624 ps)   Send command TM_MODE column 3 to Dump for o_c3_sq1_adc_pwdn deactivation
#             (865680624 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (865680624 ps) Send SPI command value 8001_0000 (TM_MODE, mode Write, data 0000)
#             (865716624 ps) 
#             (865716624 ps) ==============================================================================================
#             (865716624 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (865716624 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (865716624 ps) Check discrete level: PASS
# ** Note   : (865716624 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (876069816 ps) Waiting event sq1_adc_pwdn(3) = '0' for 10353192 ps
#             (876069816 ps) 
#             (876069816 ps) ==============================================================================================
#             (876069816 ps)   Check timing between o_c3_clk_sq1_adc rising edge
#             (876069816 ps)    and internal SQUID1 ADC clock falling edge
#             (876069816 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (876085340 ps) Waiting event clk_sq1_adc(3) = '1' for 15524 ps
# ** Note   : (876085340 ps) Record current time
# ** Note   : (876085824 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (876089826 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (876089826 ps) Check time, record time: PASS
# ** Note   : (876089826 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (876089826 ps) Check time, record time: PASS
# ** Note   : (876089826 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (876089826 ps) 
#             (876089826 ps) ==============================================================================================
#             (876089826 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (876089826 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (876089826 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (876293928 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (876293928 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (876293928 ps)  * sq1_adc_pwdn(3) last event 224112 ps greater than or equal to expected value 160080 ps
#             (876293928 ps) 
#             (876293928 ps) ==============================================================================================
#             (876293928 ps)    Wait TM_MODE column 3 goes automatically to Idle and
#             (876293928 ps)     check o_c3_sq1_adc_pwdn remains to deactivated
#             (876293928 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1052293928 ps) Waiting time for 176000000 ps
# ** Note   : (1052297402 ps) Waiting event sync = '0' for 3474 ps
# ** Note   : (1055903688 ps) Waiting event sync = '1' for 3606286 ps
# ** Note   : (1055903688 ps) Record current time
# ** Note   : (1055903688 ps) Check discrete level: PASS
# ** Note   : (1055903688 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (1055903688 ps) 
#             (1055903688 ps) ==============================================================================================
#             (1055903688 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (1055903688 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1055903688 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1056175824 ps) Waiting event sq1_adc_pwdn(3) = '1' for 272136 ps
# ** Note   : (1056175824 ps) Check time, record time: PASS
# ** Note   : (1056175824 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (1056175824 ps) Check time, record time: PASS
# ** Note   : (1056175824 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (1056175824 ps) 
#             (1056175824 ps) ==============================================================================================
#             (1056175824 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (1056175824 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1056175824 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (1056211824 ps) 
#             (1056211824 ps) ==============================================================================================
#             (1056211824 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (1056211824 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1056211824 ps) Check discrete level: PASS
# ** Note   : (1056211824 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (1066565016 ps) Waiting event sq1_adc_pwdn(3) = '0' for 10353192 ps
#             (1066565016 ps) 
#             (1066565016 ps) ==============================================================================================
#             (1066565016 ps)   Check timing between o_c3_clk_sq1_adc rising edge
#             (1066565016 ps)    and internal SQUID1 ADC clock falling edge
#             (1066565016 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1066580540 ps) Waiting event clk_sq1_adc(3) = '1' for 15524 ps
# ** Note   : (1066580540 ps) Record current time
# ** Note   : (1066581024 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (1066585026 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (1066585026 ps) Check time, record time: PASS
# ** Note   : (1066585026 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (1066585026 ps) Check time, record time: PASS
# ** Note   : (1066585026 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (1066585026 ps) 
#             (1066585026 ps) ==============================================================================================
#             (1066585026 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (1066585026 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1066585026 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1066789128 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (1066789128 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (1066789128 ps)  * sq1_adc_pwdn(3) last event 224112 ps greater than or equal to expected value 160080 ps
#             (1066789128 ps) 
#             (1066789128 ps) ==============================================================================================
#             (1066789128 ps)   Send command SQ1_FB_MODE column 3 to Off loop for o_c3_sq1_adc_pwdn activation
#             (1066789128 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1066789128 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (1074282000 ps) Waiting SPI command end for 7456872 ps
#             (1074282000 ps) 
#             (1074282000 ps) ==============================================================================================
#             (1074282000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (1074282000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1077674568 ps) Waiting event sync = '1' for 3392568 ps
# ** Note   : (1077674568 ps) Record current time
# ** Note   : (1077674568 ps) Check discrete level: PASS
# ** Note   : (1077674568 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (1077674568 ps) 
#             (1077674568 ps) ==============================================================================================
#             (1077674568 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (1077674568 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1077674568 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1077946704 ps) Waiting event sq1_adc_pwdn(3) = '1' for 272136 ps
# ** Note   : (1077946704 ps) Check time, record time: PASS
# ** Note   : (1077946704 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (1077946704 ps) Check time, record time: PASS
# ** Note   : (1077946704 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (1077946704 ps) 
#             (1077946704 ps) ==============================================================================================
#             (1077946704 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (1077946704 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1077946704 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (1077982704 ps) 
#             (1077982704 ps) ==============================================================================================
#             (1077982704 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (1077982704 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1077982704 ps) Check discrete level: PASS
# ** Note   : (1077982704 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (1088335896 ps) Waiting event sq1_adc_pwdn(3) = '0' for 10353192 ps
#             (1088335896 ps) 
#             (1088335896 ps) ==============================================================================================
#             (1088335896 ps)   Check timing between o_c3_clk_sq1_adc rising edge
#             (1088335896 ps)    and internal SQUID1 ADC clock falling edge
#             (1088335896 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1088351420 ps) Waiting event clk_sq1_adc(3) = '1' for 15524 ps
# ** Note   : (1088351420 ps) Record current time
# ** Note   : (1088351904 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (1088355906 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (1088355906 ps) Check time, record time: PASS
# ** Note   : (1088355906 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (1088355906 ps) Check time, record time: PASS
# ** Note   : (1088355906 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (1088355906 ps) 
#             (1088355906 ps) ==============================================================================================
#             (1088355906 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (1088355906 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1088355906 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1088560008 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (1088560008 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (1088560008 ps)  * sq1_adc_pwdn(3) last event 224112 ps greater than or equal to expected value 160080 ps
#             (1088560008 ps) 
#             (1088560008 ps) ==============================================================================================
#             (1088560008 ps)   Send command SQ1_FB_MODE column 3 to Off for o_c3_sq1_adc_pwdn activation
#             (1088560008 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1088560008 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (1096062000 ps) Waiting SPI command end for 7465992 ps
#             (1096062000 ps) 
#             (1096062000 ps) ==============================================================================================
#             (1096062000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (1096062000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1099445448 ps) Waiting event sync = '1' for 3383448 ps
# ** Note   : (1099445448 ps) Record current time
# ** Note   : (1099445448 ps) Check discrete level: PASS
# ** Note   : (1099445448 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (1099445448 ps) 
#             (1099445448 ps) ==============================================================================================
#             (1099445448 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (1099445448 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1099445448 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1099717584 ps) Waiting event sq1_adc_pwdn(3) = '1' for 272136 ps
# ** Note   : (1099717584 ps) Check time, record time: PASS
# ** Note   : (1099717584 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (1099717584 ps) Check time, record time: PASS
# ** Note   : (1099717584 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
#             (1099717584 ps) 
#             (1099717584 ps) ==============================================================================================
#             (1099717584 ps)   Send command SQ1_FB_MODE column 3 to On for o_c3_sq1_adc_pwdn deactivation
#             (1099717584 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1099717584 ps) Send SPI command value 8003_1000 (SQ1_FB_MODE, mode Write, data 1000)
#             (1099753584 ps) 
#             (1099753584 ps) ==============================================================================================
#             (1099753584 ps)   Check no event is appeared on o_c3_sq1_adc_pwdn and wait o_c3_sq1_adc_pwdn deactivation
#             (1099753584 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1099753584 ps) Check discrete level: PASS
# ** Note   : (1099753584 ps)  * Read discrete: sq1_adc_pwdn(3), value '1', expected '1'
# ** Note   : (1110106776 ps) Waiting event sq1_adc_pwdn(3) = '0' for 10353192 ps
#             (1110106776 ps) 
#             (1110106776 ps) ==============================================================================================
#             (1110106776 ps)   Check timing between o_c3_clk_sq1_adc rising edge
#             (1110106776 ps)    and internal SQUID1 ADC clock falling edge
#             (1110106776 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1110122300 ps) Waiting event clk_sq1_adc(3) = '1' for 15524 ps
# ** Note   : (1110122300 ps) Record current time
# ** Note   : (1110122784 ps) Waiting event clk_sq1_adc_acq = '1' for 484 ps
# ** Note   : (1110126786 ps) Waiting event clk_sq1_adc_acq = '0' for 4002 ps
# ** Note   : (1110126786 ps) Check time, record time: PASS
# ** Note   : (1110126786 ps)  * record time 4486 ps greater than or equal to expected value 4400 ps
# ** Note   : (1110126786 ps) Check time, record time: PASS
# ** Note   : (1110126786 ps)  * record time 4486 ps strictly less than expected value 4560 ps
#             (1110126786 ps) 
#             (1110126786 ps) ==============================================================================================
#             (1110126786 ps)   Check timing between o_c3_sq1_adc_pwdn deactivation and i_sync rising edge
#             (1110126786 ps)     (>= c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1110126786 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1110330888 ps) Waiting event sync = '1' for 204102 ps
# ** Note   : (1110330888 ps) Check time, sq1_adc_pwdn(3) last event: PASS
# ** Note   : (1110330888 ps)  * sq1_adc_pwdn(3) last event 224112 ps greater than or equal to expected value 160080 ps
#             (1110330888 ps) 
#             (1110330888 ps) ==============================================================================================
#             (1110330888 ps)   Send command SQ1_FB_MODE column 3 to Off for o_c3_sq1_adc_pwdn activation
#             (1110330888 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1110330888 ps) Send SPI command value 8003_0000 (SQ1_FB_MODE, mode Write, data 0000)
# ** Note   : (1117824000 ps) Waiting SPI command end for 7457112 ps
#             (1117824000 ps) 
#             (1117824000 ps) ==============================================================================================
#             (1117824000 ps)    Wait i_sync rising edge and check o_c3_sq1_adc_pwdn remains to deactivated
#             (1117824000 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1121216328 ps) Waiting event sync = '1' for 3392328 ps
# ** Note   : (1121216328 ps) Record current time
# ** Note   : (1121216328 ps) Check discrete level: PASS
# ** Note   : (1121216328 ps)  * Read discrete: sq1_adc_pwdn(3), value '0', expected '0'
#             (1121216328 ps) 
#             (1121216328 ps) ==============================================================================================
#             (1121216328 ps)   Check timing between i_sync rising edge and o_c3_sq1_adc_pwdn activation
#             (1121216328 ps)     (c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ < .. < 2*c_PIXEL_ADC_NB_CYC / c_CLK_ADC_FREQ)
#             (1121216328 ps) ----------------------------------------------------------------------------------------------
# ** Note   : (1121488464 ps) Waiting event sq1_adc_pwdn(3) = '1' for 272136 ps
# ** Note   : (1121488464 ps) Check time, record time: PASS
# ** Note   : (1121488464 ps)  * record time 272136 ps strictly less than expected value 320160 ps
# ** Note   : (1121488464 ps) Check time, record time: PASS
# ** Note   : (1121488464 ps)  * record time 272136 ps strictly greater than expected value 160080 ps
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c0_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4002 ps
# Error number of low  level clock period timing :            0, expected timing: 4002 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '0'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c1_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4002 ps
# Error number of low  level clock period timing :            0, expected timing: 4002 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '0'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c2_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4002 ps
# Error number of low  level clock period timing :            0, expected timing: 4002 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '0'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ----------------------------------------------------------------------------------------------------
# Parameters check, clock c3_clk_sq1_adc   
# ----------------------------------------------------------------------------------------------------
# Error number of clock oscillation when enable is inactive : 0
# Error number of high level clock period timing :            0, expected timing: 4002 ps
# Error number of low  level clock period timing :            0, expected timing: 4002 ps
# Error number of clock state when enable goes to inactive :  0, expected state:  '0'
# Error number of clock state when enable goes to active   :  0, expected state:  '0'
# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Error simulation time         : '0'
# Error check discrete level    : '0'
# Error check command return    : '0'
# Error check time              : '0'
# Error check clocks parameters : '0'
# Error check spi parameters    : '0'
# Error check science packets   : '0'
# Error check pulse shaping     : '0'
# ------------------------------------------------------------------------------------------------------------------------------------------------------
# Simulation time               : 1130000000 ps
# Simulation status             : PASS
# ------------------------------------------------------------------------------------------------------------------------------------------------------
