
---------- Begin Simulation Statistics ----------
final_tick                                 1115128000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174838                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   305714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.11                       # Real time elapsed on the host
host_tick_rate                               92089429                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2117133                       # Number of instructions simulated
sim_ops                                       3701946                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001115                       # Number of seconds simulated
sim_ticks                                  1115128000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               445709                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24585                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            474642                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             246160                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          445709                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           199549                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504241                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13009                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12446                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2418969                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1947743                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24731                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     360473                       # Number of branches committed
system.cpu.commit.bw_lim_events                618246                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             847                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891146                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2117133                       # Number of instructions committed
system.cpu.commit.committedOps                3701946                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2374533                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.559021                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1169120     49.24%     49.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       180005      7.58%     56.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172529      7.27%     64.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       234633      9.88%     73.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       618246     26.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2374533                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11163                       # Number of function calls committed.
system.cpu.commit.int_insts                   3645865                       # Number of committed integer instructions.
system.cpu.commit.loads                        514427                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20782      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2904273     78.45%     79.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             254      0.01%     79.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37978      1.03%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.17%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.31%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.34%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.18%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          494539     13.36%     94.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         169178      4.57%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3701946                       # Class of committed instruction
system.cpu.commit.refs                         696104                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2117133                       # Number of Instructions Simulated
system.cpu.committedOps                       3701946                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316791                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316791                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8588                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33030                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48913                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5187                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021221                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4809640                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   310003                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1175356                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24793                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86805                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      598326                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2011                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      201484                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      504241                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    251979                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2245803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5000                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2885650                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           985                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49586                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180873                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             346369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             259169                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035092                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2618178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.941347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929395                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1239382     47.34%     47.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76114      2.91%     50.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61560      2.35%     52.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80931      3.09%     55.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1160191     44.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2618178                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122710                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67563                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    222381600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    222381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    222381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    222381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    222381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    222381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8426400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8426400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       600800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       600800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4544800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4621600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4407200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81488400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81427600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81491600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81502000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1697788000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29108                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   390865                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.519663                       # Inst execution rate
system.cpu.iew.exec_refs                       801616                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     201469                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  690747                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                631458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1191                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               548                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               212876                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4593037                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                600147                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34884                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4236548                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3373                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8799                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24793                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14999                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40336                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117029                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31198                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20812                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8296                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5878350                       # num instructions consuming a value
system.cpu.iew.wb_count                       4213793                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569208                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3346001                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.511501                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4220972                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6560481                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3629423                       # number of integer regfile writes
system.cpu.ipc                               0.759422                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759422                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26962      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3335720     78.09%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  280      0.01%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41852      0.98%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4564      0.11%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1446      0.03%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6949      0.16%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15134      0.35%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14118      0.33%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7257      0.17%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2377      0.06%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               584564     13.69%     94.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              190466      4.46%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25862      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13884      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4271435                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92645                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186564                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89067                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134483                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4151828                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10992582                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4124726                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5349702                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4591384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4271435                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1653                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18101                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            806                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1327660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2618178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.631453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1176683     44.94%     44.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177482      6.78%     51.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              306753     11.72%     63.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              348593     13.31%     76.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              608667     23.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2618178                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.532177                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252145                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           427                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10892                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2917                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               631458                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              212876                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1617927                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2787821                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     72                       # Number of system calls
system.cpu.rename.BlockCycles                  833931                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5018224                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               32                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43656                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359219                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16967                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5314                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12360722                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4734388                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6413543                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1204825                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76664                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24793                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173627                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1395296                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158586                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7509525                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21783                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                994                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    199708                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1055                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6349379                       # The number of ROB reads
system.cpu.rob.rob_writes                     9430778                       # The number of ROB writes
system.cpu.timesIdled                            1719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39390                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              431                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          642                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            642                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               86                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12307                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1348                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8160                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1322                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12307                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13629                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11436967                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29600833                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18289                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4154                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24498                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                919                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2046                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2046                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18289                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8929                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50793                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59722                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       196032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1284800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1480832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10519                       # Total snoops (count)
system.l2bus.snoopTraffic                       86464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30851                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014619                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120023                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30400     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      451      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30851                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20728398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19511999                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3674799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       248185                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248185                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248185                       # number of overall hits
system.cpu.icache.overall_hits::total          248185                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3793                       # number of overall misses
system.cpu.icache.overall_misses::total          3793                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184882400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184882400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184882400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184882400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       251978                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       251978                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       251978                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       251978                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48743.052992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48743.052992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48743.052992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48743.052992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          731                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          731                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          731                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          731                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3062                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3062                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3062                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3062                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148914000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148914000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148914000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148914000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48632.919660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48632.919660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48632.919660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48632.919660                       # average overall mshr miss latency
system.cpu.icache.replacements                   2806                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248185                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248185                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3793                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184882400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184882400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       251978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       251978                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48743.052992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48743.052992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          731                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          731                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3062                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3062                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148914000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148914000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48632.919660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48632.919660                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.538192                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233279                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             83.135780                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.538192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990384                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            507018                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           507018                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       703645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           703645                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       703645                       # number of overall hits
system.cpu.dcache.overall_hits::total          703645                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34982                       # number of overall misses
system.cpu.dcache.overall_misses::total         34982                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1682663200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1682663200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1682663200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1682663200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       738627                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       738627                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       738627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       738627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047361                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48100.828998                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48100.828998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48100.828998                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48100.828998                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29080                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.282051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1999                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2804                       # number of writebacks
system.cpu.dcache.writebacks::total              2804                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22353                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22353                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22353                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17273                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575730400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575730400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575730400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253111408                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    828841808                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45587.964209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45587.964209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45587.964209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54502.887166                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47984.820703                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       524042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579031200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579031200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       556940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       556940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47997.787100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47997.787100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475034400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475034400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44886.553907                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44886.553907                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       179603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         179603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103632000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103632000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       181687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       181687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49727.447217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49727.447217                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100696000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49216.031281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49216.031281                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4644                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4644                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253111408                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253111408                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54502.887166                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54502.887166                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.174405                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634491                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.048003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   733.908930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   244.265475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.716708                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.238541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          355                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1494527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1494527                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1043                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5021                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1157                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7221                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1043                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5021                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1157                       # number of overall hits
system.l2cache.overall_hits::total               7221                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2018                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7606                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3487                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13111                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2018                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7606                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3487                       # number of overall misses
system.l2cache.overall_misses::total            13111                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136446400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518095200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240674809                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    895216409                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136446400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518095200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240674809                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    895216409                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3061                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12627                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4644                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20332                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3061                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12627                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4644                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20332                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.659262                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.602360                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750861                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.644846                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.659262                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.602360                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750861                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.644846                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67614.667988                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68116.644754                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69020.593347                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68279.796278                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67614.667988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68116.644754                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69020.593347                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68279.796278                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1348                       # number of writebacks
system.l2cache.writebacks::total                 1348                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2018                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7600                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3471                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13089                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2018                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7600                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3471                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          540                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13629                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120302400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457054800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212298025                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    789655225                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120302400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457054800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212298025                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31744276                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821399501                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.659262                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601885                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.747416                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.643764                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.659262                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601885                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.747416                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.670323                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59614.667988                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60138.789474                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61163.360703                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60329.683322                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59614.667988                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60138.789474                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61163.360703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58785.696296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60268.508401                       # average overall mshr miss latency
system.l2cache.replacements                      9597                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2806                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2806                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          342                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          342                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          540                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          540                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31744276                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31744276                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58785.696296                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58785.696296                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          724                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              724                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1322                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1322                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92097600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92097600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2046                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2046                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646139                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646139                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69665.355522                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69665.355522                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1322                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1322                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81521600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81521600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646139                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646139                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61665.355522                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61665.355522                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1043                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4297                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1157                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6497                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2018                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6284                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3487                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11789                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136446400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425997600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240674809                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    803118809                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3061                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4644                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18286                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.659262                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593895                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750861                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.644701                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67614.667988                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67790.833864                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69020.593347                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68124.421834                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2018                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6278                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3471                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11767                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120302400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375533200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212298025                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    708133625                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.659262                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593328                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.747416                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.643498                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59614.667988                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59817.330360                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61163.360703                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60179.623098                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.154284                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26583                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9597                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.769928                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.785929                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   307.362761                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2344.888701                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   912.860495                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.256398                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003854                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.075040                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222866                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907997                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1118                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          876                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2019                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.272949                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.727051                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               328653                       # Number of tag accesses
system.l2cache.tags.data_accesses              328653                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1115128000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129152                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86272                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86272                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2018                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7600                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3471                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          540                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1348                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1348                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115818094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          436183111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199209418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30991958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              782202581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115818094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115818094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77365110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77365110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77365110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115818094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         436183111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199209418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30991958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             859567691                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3716466800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 354009                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                   558186                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.22                       # Real time elapsed on the host
host_tick_rate                               80745112                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11404973                       # Number of instructions simulated
sim_ops                                      17982889                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002601                       # Number of seconds simulated
sim_ticks                                  2601338800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               422531                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             52818                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            962916                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              80499                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          422531                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           342032                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977708                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8311                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        22428                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  16849850                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8019067                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             52818                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     844383                       # Number of branches committed
system.cpu.commit.bw_lim_events               2623498                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          925098                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9287840                       # Number of instructions committed
system.cpu.commit.committedOps               14280943                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6252257                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.284126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.487223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        99011      1.58%      1.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3358092     53.71%     55.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        86109      1.38%     56.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        85547      1.37%     58.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2623498     41.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6252257                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                  13911694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1206814                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       324985      2.28%      2.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12382894     86.71%     88.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1206692      8.45%     97.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         365888      2.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14280943                       # Class of committed instruction
system.cpu.commit.refs                        1572774                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9287840                       # Number of Instructions Simulated
system.cpu.committedOps                      14280943                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.700200                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.700200                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           21                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           42                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1736306                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               15742162                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   710713                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3032923                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  52839                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                966326                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1241538                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      366019                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      977708                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    727774                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5679668                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7904                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10616480                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  105678                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.150339                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             766600                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              88810                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.632464                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6499107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.533044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.841302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2056316     31.64%     31.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   194366      2.99%     34.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   322231      4.96%     39.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    81082      1.25%     40.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3845112     59.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6499107                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       731                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      445                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    850983200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    850983600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    850983600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    850983600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    850983600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    850983600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        27600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    161081600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    162616000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    160788000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    162539200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5753096000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            4240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                55950                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   853047                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.252914                       # Inst execution rate
system.cpu.iew.exec_refs                      1607554                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     366019                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  195976                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1291165                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               377972                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            15206042                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1241535                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             66218                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14651480                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  52839                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    24                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1820                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        84351                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12013                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             21                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39382                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16568                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25444341                       # num instructions consuming a value
system.cpu.iew.wb_count                      14637137                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.481386                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12248559                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.250708                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14644907                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24110472                       # number of integer regfile reads
system.cpu.int_regfile_writes                13048666                       # number of integer regfile writes
system.cpu.ipc                               1.428163                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.428163                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            334958      2.28%      2.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12764755     86.73%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    71      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  41      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  31      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1251328      8.50%     97.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              365954      2.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             204      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14717698                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     634                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1279                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          577                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1168                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14382106                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35947375                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14636560                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16129993                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   15206021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14717698                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          925098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14151                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2051301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6499107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.264572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.185798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              451995      6.95%      6.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1414868     21.77%     28.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1760019     27.08%     55.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1706108     26.25%     82.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1166117     17.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6499107                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.263096                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      727774                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             94079                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           117774                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1291165                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              377972                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4170869                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          6503347                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  429469                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              20579891                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                1071805                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1165286                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    62                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              48271032                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               15554530                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            22436018                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3517026                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    251                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  52839                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1334197                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1856125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1204                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         25817874                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            290                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2552877                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18834800                       # The number of ROB reads
system.cpu.rob.rob_writes                    30659101                       # The number of ROB writes
system.cpu.timesIdled                              33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           82                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            160                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 54                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               49                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            54                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                54                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      54    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  54                       # Request fanout histogram
system.membus.reqLayer2.occupancy               45200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             114500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  78                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               123                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             78                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          107                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     242                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                55                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                137                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.051095                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.220999                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      130     94.89%     94.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      5.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  137                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               41200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                71194                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               54000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       727719                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           727719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       727719                       # number of overall hits
system.cpu.icache.overall_hits::total          727719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total            55                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2874000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2874000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2874000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2874000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       727774                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       727774                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       727774                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       727774                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52254.545455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52254.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52254.545455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52254.545455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2468000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54844.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54844.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54844.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54844.444444                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       727719                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          727719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2874000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       727774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       727774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52254.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52254.545455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54844.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54844.444444                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.822222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1455593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1455593                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1605600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1605600                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1605600                       # number of overall hits
system.cpu.dcache.overall_hits::total         1605600                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           76                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             76                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           76                       # number of overall misses
system.cpu.dcache.overall_misses::total            76                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3065600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3065600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3065600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3065600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1605676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1605676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1605676                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1605676                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40336.842105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40336.842105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40336.842105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40336.842105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           42                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1389200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1389200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1389200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1417194                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000021                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40858.823529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40858.823529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40858.823529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9331.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38302.540541                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1239644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1239644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1239716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1239716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        42000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        42000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1350800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1350800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45026.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45026.666667                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       365956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         365956                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        41600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        41600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       365960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       365960                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        38400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        38400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27994                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27994                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9331.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9331.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2942                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.151515                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.996363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   182.003637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.822262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.177738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3211385                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3211385                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  24                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 24                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            36                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                54                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           36                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::total               54                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2338400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1214000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3552400                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2338400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1214000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3552400                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              78                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             78                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.800000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.600000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.692308                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.800000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.600000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.692308                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64955.555556                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67444.444444                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65785.185185                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64955.555556                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67444.444444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65785.185185                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2050400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1070000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3120400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2050400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1070000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3120400                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.692308                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.692308                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56955.555556                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59444.444444                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57785.185185                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56955.555556                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59444.444444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57785.185185                       # average overall mshr miss latency
system.l2cache.replacements                        55                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           54                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2338400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1214000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3552400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.692308                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64955.555556                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67444.444444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65785.185185                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           54                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2050400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1070000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3120400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56955.555556                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59444.444444                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57785.185185                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    193                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   55                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.509091                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.999923                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1117.959900                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1840.020785                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   994.019393                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          104                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272939                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.449224                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242681                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025391                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1100                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1100                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2996                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268555                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1335                       # Number of tag accesses
system.l2cache.tags.data_accesses                1335                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2601338800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             885698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             442849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1328547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        885698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            885698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           49205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 49205                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           49205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            885698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            442849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1377752                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3760566800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10853612                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                 17144970                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.06                       # Real time elapsed on the host
host_tick_rate                               41646634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11492191                       # Number of instructions simulated
sim_ops                                      18154710                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000044                       # Number of seconds simulated
sim_ticks                                    44100000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                20723                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1452                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20822                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9749                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           20723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10974                       # Number of indirect misses.
system.cpu.branchPred.lookups                   25643                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2262                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1302                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     83901                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    45599                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1474                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      20300                       # Number of branches committed
system.cpu.commit.bw_lim_events                 30403                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26866                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                87218                       # Number of instructions committed
system.cpu.commit.committedOps                 171821                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        87070                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.973366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.743867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30915     35.51%     35.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10434     11.98%     47.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6179      7.10%     54.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9139     10.50%     65.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        30403     34.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        87070                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2080                       # Number of function calls committed.
system.cpu.commit.int_insts                    171354                       # Number of committed integer instructions.
system.cpu.commit.loads                         28900                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          157      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           128338     74.69%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             235      0.14%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.07%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.05%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.07%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.04%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.04%     75.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.05%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           28572     16.63%     91.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13323      7.75%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.19%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            171821                       # Class of committed instruction
system.cpu.commit.refs                          42485                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       87218                       # Number of Instructions Simulated
system.cpu.committedOps                        171821                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.264074                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.264074                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           93                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          164                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 12508                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 209319                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    23054                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     56357                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1489                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1469                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       30974                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            58                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14427                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       25643                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16880                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         68056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   404                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         108184                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.232590                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              25156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              12011                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.981261                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              94877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.286719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.850354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    34013     35.85%     35.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4124      4.35%     40.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3941      4.15%     44.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6245      6.58%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    46554     49.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                94877                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1517                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      996                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        73200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        73200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        47200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4624000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4623200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4628400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4626800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       75745600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1698                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    21447                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.697859                       # Inst execution rate
system.cpu.iew.exec_refs                        45401                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14426                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8524                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 32930                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                297                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                44                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                15829                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              198676                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 30975                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2775                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                187189                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1489                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    35                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              904                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4032                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2244                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1605                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             93                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    187764                       # num instructions consuming a value
system.cpu.iew.wb_count                        186091                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.662417                       # average fanout of values written-back
system.cpu.iew.wb_producers                    124378                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.687900                       # insts written-back per cycle
system.cpu.iew.wb_sent                         186548                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   285137                       # number of integer regfile reads
system.cpu.int_regfile_writes                  149575                       # number of integer regfile writes
system.cpu.ipc                               0.791093                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.791093                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               600      0.32%      0.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                142010     74.76%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  237      0.12%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   129      0.07%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 139      0.07%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.06%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   53      0.03%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  126      0.07%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  114      0.06%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 109      0.06%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 76      0.04%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                30983     16.31%     91.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14438      7.60%     99.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             509      0.27%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            326      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 189961                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1589                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3188                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1469                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2694                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 187772                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             472130                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       184622                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            222865                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     197963                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    189961                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 713                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               516                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            634                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         94877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.002182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.586026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28067     29.58%     29.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               10340     10.90%     40.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14474     15.26%     55.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17311     18.25%     73.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24685     26.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           94877                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.723002                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16906                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            49                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               580                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              604                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                32930                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15829                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   89387                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           110250                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                    9867                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                181212                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    168                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24183                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    223                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    53                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                511734                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 205654                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              215441                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     56617                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    694                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1489                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1365                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    34254                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2461                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           313903                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1356                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1470                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             95                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       255354                       # The number of ROB reads
system.cpu.rob.rob_writes                      405263                       # The number of ROB writes
system.cpu.timesIdled                             241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          578                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           40                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1155                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               40                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict              215                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           253                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 258                       # Request fanout histogram
system.membus.reqLayer2.occupancy              215613                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             556587                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 568                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            55                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               786                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            569                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1215                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          516                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1731                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    39552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               268                       # Total snoops (count)
system.l2bus.snoopTraffic                         896                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                845                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.050888                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.219898                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      802     94.91%     94.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      5.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  845                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              206799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               504373                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              486000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        44100000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        16390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16390                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16390                       # number of overall hits
system.cpu.icache.overall_hits::total           16390                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          490                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            490                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          490                       # number of overall misses
system.cpu.icache.overall_misses::total           490                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17158400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17158400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17158400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17158400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16880                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029028                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35017.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35017.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35017.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35017.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13241600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13241600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13241600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13241600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32614.778325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32614.778325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32614.778325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32614.778325                       # average overall mshr miss latency
system.cpu.icache.replacements                    405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        16390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16390                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          490                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           490                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17158400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17158400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35017.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35017.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13241600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13241600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32614.778325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32614.778325                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              760690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               661                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1150.816944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34165                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        43331                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            43331                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        43331                       # number of overall hits
system.cpu.dcache.overall_hits::total           43331                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          291                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          291                       # number of overall misses
system.cpu.dcache.overall_misses::total           291                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12431600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12431600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12431600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12431600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        43622                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        43622                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        43622                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        43622                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006671                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006671                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42720.274914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42720.274914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42720.274914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42720.274914                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.dcache.writebacks::total                42                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6300400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6300400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6300400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1114773                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7415173                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003943                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42570.270270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42570.270270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42570.270270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 46448.875000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43111.470930                       # average overall mshr miss latency
system.cpu.dcache.replacements                    172                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        29754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29754                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11990400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11990400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        30036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        30036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42519.148936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42519.148936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5866400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5866400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42204.316547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42204.316547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       441200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       441200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49022.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49022.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000662                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48222.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48222.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           24                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1114773                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1114773                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 46448.875000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 46448.875000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1732628                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1448.685619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   852.417833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   171.582167                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.832439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.167561                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          731                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.151367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             87416                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            87416                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             246                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              65                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 320                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            246                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             65                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                320                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           159                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            83                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               257                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          159                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           83                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           15                       # number of overall misses
system.l2cache.overall_misses::total              257                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10684000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5573200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1022386                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17279586                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10684000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5573200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1022386                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17279586                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          405                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          148                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             577                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          405                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          148                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            577                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.392593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.560811                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.625000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.445407                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.392593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.560811                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.625000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.445407                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67194.968553                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67146.987952                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68159.066667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67235.743191                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67194.968553                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67146.987952                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68159.066667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67235.743191                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             13                       # number of writebacks
system.l2cache.writebacks::total                   13                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          159                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           83                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          159                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           83                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          259                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9420000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4909200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       902386                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15231586                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9420000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4909200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       902386                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       112397                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15343983                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.392593                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.560811                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.625000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.445407                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.392593                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.560811                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.625000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.448873                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59245.283019                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59146.987952                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60159.066667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59266.871595                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59245.283019                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59146.987952                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60159.066667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 56198.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59243.177606                       # average overall mshr miss latency
system.l2cache.replacements                       264                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           42                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           42                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       112397                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       112397                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 56198.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 56198.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       389600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       389600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        77920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        77920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        69920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        69920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          246                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           61                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          316                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           78                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10684000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5183600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1022386                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16889986                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          405                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          568                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.392593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.561151                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.625000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.443662                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67194.968553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66456.410256                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68159.066667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67023.753968                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          159                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           78                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9420000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4559600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       902386                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14881986                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.392593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.561151                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.625000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59245.283019                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58456.410256                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60159.066667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59055.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14076                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4360                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.228440                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.973215                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1155.937662                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1819.590539                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   977.820652                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   103.677932                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.282211                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444236                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238726                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025312                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1029                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3067                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1012                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2820                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.251221                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.748779                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9480                       # Number of tag accesses
system.l2cache.tags.data_accesses                9480                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     44100000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          832                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              832                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              158                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               83                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  13                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          229297052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          120453515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     21768707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2902494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              374421769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     229297052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         229297052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        18866213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18866213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        18866213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         229297052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         120453515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     21768707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2902494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             393287982                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
