-- Alexander Nunez
-- University of Florida

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sub is
    generic (
        WIDTH : positive := 16);
    port (
		  in1      : in  std_logic_vector(WIDTH-1 downto 0);
        in2      : in  std_logic_vector(WIDTH-1 downto 0);
        output : out std_logic_vector(WIDTH-1 downto 0));
end sub;

