INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H-O-Cally/Documents/GitHub/EE2301-Final-Project/Final_Project/Final_Project.srcs/sources_1/new/multiplier_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/H-O-Cally/Documents/GitHub/EE2301-Final-Project/Final_Project/Final_Project.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_1_sim
