$date
	Thu Oct  3 22:43:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pri_enc_8x3_test $end
$var wire 1 ! E $end
$var wire 3 " Y [2:0] $end
$var reg 8 # D [7:0] $end
$scope module uut $end
$var wire 8 $ D [7:0] $end
$var wire 1 ! E $end
$var wire 1 % not_D2 $end
$var wire 1 & not_D4 $end
$var wire 1 ' not_D5 $end
$var wire 1 ( not_D6 $end
$var wire 1 ) temp_y1 $end
$var wire 1 * temp_y2 $end
$var wire 1 + temp_z1 $end
$var wire 1 , temp_z2 $end
$var wire 1 - temp_z3 $end
$var wire 1 . temp_z4 $end
$var wire 1 / temp_z5 $end
$var wire 3 0 Z [2:0] $end
$var wire 3 1 Y [2:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 3 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 4 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 4
b0 3
b1000 2
b0 1
b0 0
0/
0.
0-
0,
0+
0*
0)
1(
1'
1&
1%
b1 $
b1 #
b0 "
1!
$end
#10
b1 "
b1 1
b1 0
1/
1.
1-
1,
1+
b1 3
b10 #
b10 $
#20
b10 "
b10 1
0/
0.
b10 0
0-
1*
0,
0%
1)
0+
b10 3
b100 #
b100 $
#30
b11 "
b11 1
b11 0
1/
1.
1-
1,
1%
b11 3
b1000 #
b1000 $
#40
0/
b100 "
b100 1
0.
0*
0-
0&
b100 0
0)
0,
b100 3
b10000 #
b10000 $
#50
b101 "
b101 1
b101 0
1/
0'
1.
1&
b101 3
b100000 #
b100000 $
#60
b110 "
b110 1
0/
0(
b110 0
1'
0.
b110 3
b1000000 #
b1000000 $
#70
b111 "
b111 1
b111 0
1(
b111 3
b10000000 #
b10000000 $
#80
b0 "
b0 1
b0 0
b1000 3
b0 #
b0 $
