cycle 0
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :00000000 || opcode   :00000000 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000000
ctl_state 00000000

cycle 1
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :00000000 || opcode   :00000000 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000001
ctl_state 00000001

cycle 2
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :00000000 || opcode   :00000000 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000002
ctl_state 00000002

cycle 3
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :0f418000 || opcode   :00000000 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000003
ctl_state 00000003

cycle 4
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :0f418000 || opcode   :00000007 || dst      :00000005 || src0     :00000000 || src1     :00000001 || immediate:ffff8000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000004
ctl_state 00000004

cycle 5
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :0f418000 || opcode   :00000007 || dst      :00000005 || src0     :00000000 || src1     :00000001 || immediate:ffff8000 
alu0     :00000000 || alu1     :ffff8000 || aluout   :00000000
cycle_counter 00000005
ctl_state 00000005

cycle 6
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :00000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000000 || inst     :0f418000 || opcode   :00000007 || dst      :00000005 || src0     :00000000 || src1     :00000001 || immediate:ffff8000 
alu0     :00000000 || alu1     :ffff8000 || aluout   :80000000
cycle_counter 00000006
ctl_state 00000006

cycle 7
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000001 || inst     :0f418000 || opcode   :00000007 || dst      :00000005 || src0     :00000000 || src1     :00000001 || immediate:ffff8000 
alu0     :00000000 || alu1     :ffff8000 || aluout   :80000000
cycle_counter 00000007
ctl_state 00000001

cycle 8
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000001 || inst     :0f418000 || opcode   :00000007 || dst      :00000005 || src0     :00000000 || src1     :00000001 || immediate:ffff8000 
alu0     :00000000 || alu1     :ffff8000 || aluout   :80000000
cycle_counter 00000008
ctl_state 00000002

cycle 9
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000001 || inst     :01690000 || opcode   :00000007 || dst      :00000005 || src0     :00000000 || src1     :00000001 || immediate:ffff8000 
alu0     :00000000 || alu1     :ffff8000 || aluout   :80000000
cycle_counter 00000009
ctl_state 00000003

cycle 10
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000001 || inst     :01690000 || opcode   :00000000 || dst      :00000005 || src0     :00000005 || src1     :00000001 || immediate:00000000 
alu0     :00000000 || alu1     :ffff8000 || aluout   :80000000
cycle_counter 0000000a
ctl_state 00000004

cycle 11
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000001 || inst     :01690000 || opcode   :00000000 || dst      :00000005 || src0     :00000005 || src1     :00000001 || immediate:00000000 
alu0     :80000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 0000000b
ctl_state 00000005

cycle 12
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000001 || inst     :01690000 || opcode   :00000000 || dst      :00000005 || src0     :00000005 || src1     :00000001 || immediate:00000000 
alu0     :80000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 0000000c
ctl_state 00000006

cycle 13
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000002 || inst     :01690000 || opcode   :00000000 || dst      :00000005 || src0     :00000005 || src1     :00000001 || immediate:00000000 
alu0     :80000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 0000000d
ctl_state 00000001

cycle 14
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000002 || inst     :01690000 || opcode   :00000000 || dst      :00000005 || src0     :00000005 || src1     :00000001 || immediate:00000000 
alu0     :80000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 0000000e
ctl_state 00000002

cycle 15
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000002 || inst     :0f880000 || opcode   :00000000 || dst      :00000005 || src0     :00000005 || src1     :00000001 || immediate:00000000 
alu0     :80000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 0000000f
ctl_state 00000003

cycle 16
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000002 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :80000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 00000010
ctl_state 00000004

cycle 17
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000002 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :80000000
cycle_counter 00000011
ctl_state 00000005

cycle 18
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000002 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000012
ctl_state 00000006

cycle 19
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000003 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000013
ctl_state 00000001

cycle 20
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000003 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000014
ctl_state 00000002

cycle 21
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000003 || inst     :01b103e8 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000015
ctl_state 00000003

cycle 22
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000003 || inst     :01b103e8 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e8 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000016
ctl_state 00000004

cycle 23
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000003 || inst     :01b103e8 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e8 
alu0     :00000000 || alu1     :000003e8 || aluout   :00000000
cycle_counter 00000017
ctl_state 00000005

cycle 24
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000003 || inst     :01b103e8 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e8 
alu0     :00000000 || alu1     :000003e8 || aluout   :000003e8
cycle_counter 00000018
ctl_state 00000006

cycle 25
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000004 || inst     :01b103e8 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e8 
alu0     :00000000 || alu1     :000003e8 || aluout   :000003e8
cycle_counter 00000019
ctl_state 00000001

cycle 26
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000004 || inst     :01b103e8 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e8 
alu0     :00000000 || alu1     :000003e8 || aluout   :000003e8
cycle_counter 0000001a
ctl_state 00000002

cycle 27
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000004 || inst     :10860000 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e8 
alu0     :00000000 || alu1     :000003e8 || aluout   :000003e8
cycle_counter 0000001b
ctl_state 00000003

cycle 28
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000004 || inst     :10860000 || opcode   :00000008 || dst      :00000002 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :000003e8
cycle_counter 0000001c
ctl_state 00000004

cycle 29
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000004 || inst     :10860000 || opcode   :00000008 || dst      :00000002 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :000003e8
cycle_counter 0000001d
ctl_state 00000005

cycle 30
r2       :00000000 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000004 || inst     :10860000 || opcode   :00000008 || dst      :00000002 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :00000000
cycle_counter 0000001e
ctl_state 00000006

cycle 31
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000005 || inst     :10860000 || opcode   :00000008 || dst      :00000002 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :00000000
cycle_counter 0000001f
ctl_state 00000001

cycle 32
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000005 || inst     :10860000 || opcode   :00000008 || dst      :00000002 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :00000000
cycle_counter 00000020
ctl_state 00000002

cycle 33
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000005 || inst     :0f880000 || opcode   :00000008 || dst      :00000002 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :00000000
cycle_counter 00000021
ctl_state 00000003

cycle 34
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000005 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :000003e8 || aluout   :00000000
cycle_counter 00000022
ctl_state 00000004

cycle 35
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000005 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000023
ctl_state 00000005

cycle 36
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e8 || r7       :00000000 || 
pc       :00000005 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000024
ctl_state 00000006

cycle 37
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000006 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000025
ctl_state 00000001

cycle 38
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000006 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000026
ctl_state 00000002

cycle 39
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000006 || inst     :01b103e9 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000027
ctl_state 00000003

cycle 40
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000006 || inst     :01b103e9 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e9 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000028
ctl_state 00000004

cycle 41
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000006 || inst     :01b103e9 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e9 
alu0     :00000000 || alu1     :000003e9 || aluout   :00000000
cycle_counter 00000029
ctl_state 00000005

cycle 42
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :00000000 || r7       :00000000 || 
pc       :00000006 || inst     :01b103e9 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e9 
alu0     :00000000 || alu1     :000003e9 || aluout   :000003e9
cycle_counter 0000002a
ctl_state 00000006

cycle 43
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000007 || inst     :01b103e9 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e9 
alu0     :00000000 || alu1     :000003e9 || aluout   :000003e9
cycle_counter 0000002b
ctl_state 00000001

cycle 44
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000007 || inst     :01b103e9 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e9 
alu0     :00000000 || alu1     :000003e9 || aluout   :000003e9
cycle_counter 0000002c
ctl_state 00000002

cycle 45
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000007 || inst     :10c60000 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003e9 
alu0     :00000000 || alu1     :000003e9 || aluout   :000003e9
cycle_counter 0000002d
ctl_state 00000003

cycle 46
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000007 || inst     :10c60000 || opcode   :00000008 || dst      :00000003 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :000003e9
cycle_counter 0000002e
ctl_state 00000004

cycle 47
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000007 || inst     :10c60000 || opcode   :00000008 || dst      :00000003 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :000003e9
cycle_counter 0000002f
ctl_state 00000005

cycle 48
r2       :80000180 || r3       :00000000 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000007 || inst     :10c60000 || opcode   :00000008 || dst      :00000003 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :00000000
cycle_counter 00000030
ctl_state 00000006

cycle 49
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000008 || inst     :10c60000 || opcode   :00000008 || dst      :00000003 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :00000000
cycle_counter 00000031
ctl_state 00000001

cycle 50
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000008 || inst     :10c60000 || opcode   :00000008 || dst      :00000003 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :00000000
cycle_counter 00000032
ctl_state 00000002

cycle 51
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000008 || inst     :09950000 || opcode   :00000008 || dst      :00000003 || src0     :00000000 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :00000000
cycle_counter 00000033
ctl_state 00000003

cycle 52
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000008 || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :00000000 || alu1     :000003e9 || aluout   :00000000
cycle_counter 00000034
ctl_state 00000004

cycle 53
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000008 || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :00000000
cycle_counter 00000035
ctl_state 00000005

cycle 54
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :000003e9 || r7       :00000000 || 
pc       :00000008 || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000036
ctl_state 00000006

cycle 55
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000009 || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000037
ctl_state 00000001

cycle 56
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000009 || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000038
ctl_state 00000002

cycle 57
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000009 || inst     :010803eb || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000039
ctl_state 00000003

cycle 58
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000009 || inst     :010803eb || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003eb 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000003a
ctl_state 00000004

cycle 59
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000009 || inst     :010803eb || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003eb 
alu0     :000003eb || alu1     :00000000 || aluout   :80000000
cycle_counter 0000003b
ctl_state 00000005

cycle 60
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000009 || inst     :010803eb || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003eb 
alu0     :000003eb || alu1     :00000000 || aluout   :000003eb
cycle_counter 0000003c
ctl_state 00000006

cycle 61
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000a || inst     :010803eb || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003eb 
alu0     :000003eb || alu1     :00000000 || aluout   :000003eb
cycle_counter 0000003d
ctl_state 00000001

cycle 62
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000a || inst     :010803eb || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003eb 
alu0     :000003eb || alu1     :00000000 || aluout   :000003eb
cycle_counter 0000003e
ctl_state 00000002

cycle 63
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000a || inst     :12340000 || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003eb 
alu0     :000003eb || alu1     :00000000 || aluout   :000003eb
cycle_counter 0000003f
ctl_state 00000003

cycle 64
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000a || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :000003eb || alu1     :00000000 || aluout   :000003eb
cycle_counter 00000040
ctl_state 00000004

cycle 65
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000a || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003eb || aluout   :000003eb
cycle_counter 00000041
ctl_state 00000005

cycle 66
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000a || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003eb || aluout   :000003eb
cycle_counter 00000042
ctl_state 00000006

cycle 67
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000b || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003eb || aluout   :000003eb
cycle_counter 00000043
ctl_state 00000001

cycle 68
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000b || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003eb || aluout   :000003eb
cycle_counter 00000044
ctl_state 00000002

cycle 69
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000b || inst     :099d0000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003eb || aluout   :000003eb
cycle_counter 00000045
ctl_state 00000003

cycle 70
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000b || inst     :099d0000 || opcode   :00000004 || dst      :00000006 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000000 || alu1     :000003eb || aluout   :000003eb
cycle_counter 00000046
ctl_state 00000004

cycle 71
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000b || inst     :099d0000 || opcode   :00000004 || dst      :00000006 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :000003eb
cycle_counter 00000047
ctl_state 00000005

cycle 72
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000b || inst     :099d0000 || opcode   :00000004 || dst      :00000006 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000048
ctl_state 00000006

cycle 73
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000c || inst     :099d0000 || opcode   :00000004 || dst      :00000006 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000049
ctl_state 00000001

cycle 74
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000c || inst     :099d0000 || opcode   :00000004 || dst      :00000006 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000004a
ctl_state 00000002

cycle 75
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000c || inst     :010803ec || opcode   :00000004 || dst      :00000006 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000004b
ctl_state 00000003

cycle 76
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000c || inst     :010803ec || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003ec 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000004c
ctl_state 00000004

cycle 77
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000c || inst     :010803ec || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003ec 
alu0     :000003ec || alu1     :00000000 || aluout   :80000000
cycle_counter 0000004d
ctl_state 00000005

cycle 78
r2       :80000180 || r3       :80000140 || r4       :000003eb || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000c || inst     :010803ec || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003ec 
alu0     :000003ec || alu1     :00000000 || aluout   :000003ec
cycle_counter 0000004e
ctl_state 00000006

cycle 79
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000d || inst     :010803ec || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003ec 
alu0     :000003ec || alu1     :00000000 || aluout   :000003ec
cycle_counter 0000004f
ctl_state 00000001

cycle 80
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000d || inst     :010803ec || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003ec 
alu0     :000003ec || alu1     :00000000 || aluout   :000003ec
cycle_counter 00000050
ctl_state 00000002

cycle 81
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000d || inst     :12340000 || opcode   :00000000 || dst      :00000004 || src0     :00000001 || src1     :00000000 || immediate:000003ec 
alu0     :000003ec || alu1     :00000000 || aluout   :000003ec
cycle_counter 00000051
ctl_state 00000003

cycle 82
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000d || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :000003ec || alu1     :00000000 || aluout   :000003ec
cycle_counter 00000052
ctl_state 00000004

cycle 83
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000d || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003ec || aluout   :000003ec
cycle_counter 00000053
ctl_state 00000005

cycle 84
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000d || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003ec || aluout   :000003ec
cycle_counter 00000054
ctl_state 00000006

cycle 85
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000e || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003ec || aluout   :000003ec
cycle_counter 00000055
ctl_state 00000001

cycle 86
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000e || inst     :12340000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003ec || aluout   :000003ec
cycle_counter 00000056
ctl_state 00000002

cycle 87
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000e || inst     :09950000 || opcode   :00000009 || dst      :00000000 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :000003ec || aluout   :000003ec
cycle_counter 00000057
ctl_state 00000003

cycle 88
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000e || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000000 || alu1     :000003ec || aluout   :000003ec
cycle_counter 00000058
ctl_state 00000004

cycle 89
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000e || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :000003ec
cycle_counter 00000059
ctl_state 00000005

cycle 90
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000e || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000005a
ctl_state 00000006

cycle 91
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000f || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000005b
ctl_state 00000001

cycle 92
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000f || inst     :09950000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000005c
ctl_state 00000002

cycle 93
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000f || inst     :091d0000 || opcode   :00000004 || dst      :00000006 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000005d
ctl_state 00000003

cycle 94
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000f || inst     :091d0000 || opcode   :00000004 || dst      :00000004 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000005e
ctl_state 00000004

cycle 95
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000f || inst     :091d0000 || opcode   :00000004 || dst      :00000004 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000005f
ctl_state 00000005

cycle 96
r2       :80000180 || r3       :80000140 || r4       :000003ec || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :0000000f || inst     :091d0000 || opcode   :00000004 || dst      :00000004 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000060
ctl_state 00000006

cycle 97
r2       :80000180 || r3       :80000140 || r4       :80000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000010 || inst     :091d0000 || opcode   :00000004 || dst      :00000004 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000061
ctl_state 00000001

cycle 98
r2       :80000180 || r3       :80000140 || r4       :80000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000010 || inst     :091d0000 || opcode   :00000004 || dst      :00000004 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000062
ctl_state 00000002

cycle 99
r2       :80000180 || r3       :80000140 || r4       :80000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000010 || inst     :03340000 || opcode   :00000004 || dst      :00000004 || src0     :00000003 || src1     :00000005 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000063
ctl_state 00000003

cycle 100
r2       :80000180 || r3       :80000140 || r4       :80000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000010 || inst     :03340000 || opcode   :00000001 || dst      :00000004 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000140 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000064
ctl_state 00000004

cycle 101
r2       :80000180 || r3       :80000140 || r4       :80000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000010 || inst     :03340000 || opcode   :00000001 || dst      :00000004 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000065
ctl_state 00000005

cycle 102
r2       :80000180 || r3       :80000140 || r4       :80000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000010 || inst     :03340000 || opcode   :00000001 || dst      :00000004 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :80000000 || aluout   :00000000
cycle_counter 00000066
ctl_state 00000006

cycle 103
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000011 || inst     :03340000 || opcode   :00000001 || dst      :00000004 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :80000000 || aluout   :00000000
cycle_counter 00000067
ctl_state 00000001

cycle 104
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000011 || inst     :03340000 || opcode   :00000001 || dst      :00000004 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :80000000 || aluout   :00000000
cycle_counter 00000068
ctl_state 00000002

cycle 105
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000011 || inst     :24200024 || opcode   :00000001 || dst      :00000004 || src0     :00000006 || src1     :00000004 || immediate:00000000 
alu0     :80000000 || alu1     :80000000 || aluout   :00000000
cycle_counter 00000069
ctl_state 00000003

cycle 106
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000011 || inst     :24200024 || opcode   :00000012 || dst      :00000000 || src0     :00000004 || src1     :00000000 || immediate:00000024 
alu0     :80000000 || alu1     :80000000 || aluout   :00000000
cycle_counter 0000006a
ctl_state 00000004

cycle 107
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000011 || inst     :24200024 || opcode   :00000012 || dst      :00000000 || src0     :00000004 || src1     :00000000 || immediate:00000024 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 0000006b
ctl_state 00000005

cycle 108
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000000 || 
pc       :00000011 || inst     :24200024 || opcode   :00000012 || dst      :00000000 || src0     :00000004 || src1     :00000000 || immediate:00000024 
alu0     :00000000 || alu1     :00000000 || aluout   :00000001
cycle_counter 0000006c
ctl_state 00000006

cycle 109
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000024 || inst     :24200024 || opcode   :00000012 || dst      :00000000 || src0     :00000004 || src1     :00000000 || immediate:00000024 
alu0     :00000000 || alu1     :00000000 || aluout   :00000001
cycle_counter 0000006d
ctl_state 00000001

cycle 110
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000024 || inst     :24200024 || opcode   :00000012 || dst      :00000000 || src0     :00000004 || src1     :00000000 || immediate:00000024 
alu0     :00000000 || alu1     :00000000 || aluout   :00000001
cycle_counter 0000006e
ctl_state 00000002

cycle 111
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000024 || inst     :01130000 || opcode   :00000012 || dst      :00000000 || src0     :00000004 || src1     :00000000 || immediate:00000024 
alu0     :00000000 || alu1     :00000000 || aluout   :00000001
cycle_counter 0000006f
ctl_state 00000003

cycle 112
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000024 || inst     :01130000 || opcode   :00000000 || dst      :00000004 || src0     :00000002 || src1     :00000003 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000001
cycle_counter 00000070
ctl_state 00000004

cycle 113
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000024 || inst     :01130000 || opcode   :00000000 || dst      :00000004 || src0     :00000002 || src1     :00000003 || immediate:00000000 
alu0     :80000180 || alu1     :80000140 || aluout   :00000001
cycle_counter 00000071
ctl_state 00000005

cycle 114
r2       :80000180 || r3       :80000140 || r4       :00000000 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000024 || inst     :01130000 || opcode   :00000000 || dst      :00000004 || src0     :00000002 || src1     :00000003 || immediate:00000000 
alu0     :80000180 || alu1     :80000140 || aluout   :000002c0
cycle_counter 00000072
ctl_state 00000006

cycle 115
r2       :80000180 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000025 || inst     :01130000 || opcode   :00000000 || dst      :00000004 || src0     :00000002 || src1     :00000003 || immediate:00000000 
alu0     :80000180 || alu1     :80000140 || aluout   :000002c0
cycle_counter 00000073
ctl_state 00000001

cycle 116
r2       :80000180 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000025 || inst     :01130000 || opcode   :00000000 || dst      :00000004 || src0     :00000002 || src1     :00000003 || immediate:00000000 
alu0     :80000180 || alu1     :80000140 || aluout   :000002c0
cycle_counter 00000074
ctl_state 00000002

cycle 117
r2       :80000180 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000025 || inst     :08950000 || opcode   :00000000 || dst      :00000004 || src0     :00000002 || src1     :00000003 || immediate:00000000 
alu0     :80000180 || alu1     :80000140 || aluout   :000002c0
cycle_counter 00000075
ctl_state 00000003

cycle 118
r2       :80000180 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000025 || inst     :08950000 || opcode   :00000004 || dst      :00000002 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000140 || aluout   :000002c0
cycle_counter 00000076
ctl_state 00000004

cycle 119
r2       :80000180 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000025 || inst     :08950000 || opcode   :00000004 || dst      :00000002 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :000002c0
cycle_counter 00000077
ctl_state 00000005

cycle 120
r2       :80000180 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000025 || inst     :08950000 || opcode   :00000004 || dst      :00000002 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000078
ctl_state 00000006

cycle 121
r2       :80000000 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000026 || inst     :08950000 || opcode   :00000004 || dst      :00000002 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 00000079
ctl_state 00000001

cycle 122
r2       :80000000 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000026 || inst     :08950000 || opcode   :00000004 || dst      :00000002 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000007a
ctl_state 00000002

cycle 123
r2       :80000000 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000026 || inst     :01220000 || opcode   :00000004 || dst      :00000002 || src0     :00000002 || src1     :00000005 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000007b
ctl_state 00000003

cycle 124
r2       :80000000 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000026 || inst     :01220000 || opcode   :00000000 || dst      :00000004 || src0     :00000004 || src1     :00000002 || immediate:00000000 
alu0     :80000180 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000007c
ctl_state 00000004

cycle 125
r2       :80000000 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000026 || inst     :01220000 || opcode   :00000000 || dst      :00000004 || src0     :00000004 || src1     :00000002 || immediate:00000000 
alu0     :000002c0 || alu1     :80000000 || aluout   :80000000
cycle_counter 0000007d
ctl_state 00000005

cycle 126
r2       :80000000 || r3       :80000140 || r4       :000002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000026 || inst     :01220000 || opcode   :00000000 || dst      :00000004 || src0     :00000004 || src1     :00000002 || immediate:00000000 
alu0     :000002c0 || alu1     :80000000 || aluout   :800002c0
cycle_counter 0000007e
ctl_state 00000006

cycle 127
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000027 || inst     :01220000 || opcode   :00000000 || dst      :00000004 || src0     :00000004 || src1     :00000002 || immediate:00000000 
alu0     :000002c0 || alu1     :80000000 || aluout   :800002c0
cycle_counter 0000007f
ctl_state 00000001

cycle 128
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000027 || inst     :01220000 || opcode   :00000000 || dst      :00000004 || src0     :00000004 || src1     :00000002 || immediate:00000000 
alu0     :000002c0 || alu1     :80000000 || aluout   :800002c0
cycle_counter 00000080
ctl_state 00000002

cycle 129
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000027 || inst     :0f880000 || opcode   :00000000 || dst      :00000004 || src0     :00000004 || src1     :00000002 || immediate:00000000 
alu0     :000002c0 || alu1     :80000000 || aluout   :800002c0
cycle_counter 00000081
ctl_state 00000003

cycle 130
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000027 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :000002c0 || alu1     :80000000 || aluout   :800002c0
cycle_counter 00000082
ctl_state 00000004

cycle 131
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000027 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :800002c0
cycle_counter 00000083
ctl_state 00000005

cycle 132
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :80000000 || r7       :00000011 || 
pc       :00000027 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000084
ctl_state 00000006

cycle 133
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :00000000 || r7       :00000011 || 
pc       :00000028 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000085
ctl_state 00000001

cycle 134
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :00000000 || r7       :00000011 || 
pc       :00000028 || inst     :0f880000 || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000086
ctl_state 00000002

cycle 135
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :00000000 || r7       :00000011 || 
pc       :00000028 || inst     :01b103ea || opcode   :00000007 || dst      :00000006 || src0     :00000001 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000087
ctl_state 00000003

cycle 136
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :00000000 || r7       :00000011 || 
pc       :00000028 || inst     :01b103ea || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003ea 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000088
ctl_state 00000004

cycle 137
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :00000000 || r7       :00000011 || 
pc       :00000028 || inst     :01b103ea || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003ea 
alu0     :00000000 || alu1     :000003ea || aluout   :00000000
cycle_counter 00000089
ctl_state 00000005

cycle 138
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :00000000 || r7       :00000011 || 
pc       :00000028 || inst     :01b103ea || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003ea 
alu0     :00000000 || alu1     :000003ea || aluout   :000003ea
cycle_counter 0000008a
ctl_state 00000006

cycle 139
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :00000029 || inst     :01b103ea || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003ea 
alu0     :00000000 || alu1     :000003ea || aluout   :000003ea
cycle_counter 0000008b
ctl_state 00000001

cycle 140
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :00000029 || inst     :01b103ea || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003ea 
alu0     :00000000 || alu1     :000003ea || aluout   :000003ea
cycle_counter 0000008c
ctl_state 00000002

cycle 141
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :00000029 || inst     :12260000 || opcode   :00000000 || dst      :00000006 || src0     :00000006 || src1     :00000001 || immediate:000003ea 
alu0     :00000000 || alu1     :000003ea || aluout   :000003ea
cycle_counter 0000008d
ctl_state 00000003

cycle 142
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :00000029 || inst     :12260000 || opcode   :00000009 || dst      :00000000 || src0     :00000004 || src1     :00000006 || immediate:00000000 
alu0     :00000000 || alu1     :000003ea || aluout   :000003ea
cycle_counter 0000008e
ctl_state 00000004

cycle 143
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :00000029 || inst     :12260000 || opcode   :00000009 || dst      :00000000 || src0     :00000004 || src1     :00000006 || immediate:00000000 
alu0     :800002c0 || alu1     :000003ea || aluout   :000003ea
cycle_counter 0000008f
ctl_state 00000005

cycle 144
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :00000029 || inst     :12260000 || opcode   :00000009 || dst      :00000000 || src0     :00000004 || src1     :00000006 || immediate:00000000 
alu0     :800002c0 || alu1     :000003ea || aluout   :000003ea
cycle_counter 00000090
ctl_state 00000006

cycle 145
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :0000002a || inst     :12260000 || opcode   :00000009 || dst      :00000000 || src0     :00000004 || src1     :00000006 || immediate:00000000 
alu0     :800002c0 || alu1     :000003ea || aluout   :000003ea
cycle_counter 00000091
ctl_state 00000001

cycle 146
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :0000002a || inst     :12260000 || opcode   :00000009 || dst      :00000000 || src0     :00000004 || src1     :00000006 || immediate:00000000 
alu0     :800002c0 || alu1     :000003ea || aluout   :000003ea
cycle_counter 00000092
ctl_state 00000002

cycle 147
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :0000002a || inst     :30000000 || opcode   :00000009 || dst      :00000000 || src0     :00000004 || src1     :00000006 || immediate:00000000 
alu0     :800002c0 || alu1     :000003ea || aluout   :000003ea
cycle_counter 00000093
ctl_state 00000003

cycle 148
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :0000002a || inst     :30000000 || opcode   :00000018 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :800002c0 || alu1     :000003ea || aluout   :000003ea
cycle_counter 00000094
ctl_state 00000004

cycle 149
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :0000002a || inst     :30000000 || opcode   :00000018 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :000003ea
cycle_counter 00000095
ctl_state 00000005

cycle 150
r2       :80000000 || r3       :80000140 || r4       :800002c0 || r5       :80000000 || r6       :000003ea || r7       :00000011 || 
pc       :0000002a || inst     :30000000 || opcode   :00000018 || dst      :00000000 || src0     :00000000 || src1     :00000000 || immediate:00000000 
alu0     :00000000 || alu1     :00000000 || aluout   :00000000
cycle_counter 00000096
ctl_state 00000006

