P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		234155
0.n_misses 		15846
0.hit_rate 		93.66
0.miss_rate 		6.34
0.n_upgrade_miss 	1810
0.n_bus_snoops 	18335
0.n_snoop_hits 	3529
0.n_writebacks 	6050
Memory Traffic:
0.B_written_bus_to_cache 	1796608
0.B_written_cache_to_bus_wb 	774400
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	2571008
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		231664
1.n_misses 		18335
1.hit_rate 		92.67
1.miss_rate 		7.33
1.n_upgrade_miss 	2851
1.n_bus_snoops 	15846
1.n_snoop_hits 	2889
1.n_writebacks 	8162
Memory Traffic:
1.B_written_bus_to_cache 	1981952
1.B_written_cache_to_bus_wb 	1044736
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	3026688
1.B_total_traffic_wt 	0
