```verilog
module top_module (
    input clk,
    input reset,             // Synchronous reset
    input [7:0] d,
    output reg [7:0] q       // Output should be of type reg for storage elements
);

    always @(posedge clk) begin
        if (reset) begin
            q <= 8'b0;       // On reset, initialize q to 0
        end else begin
            q <= d;          // Otherwise, store the input d
        end
    end

endmodule
```