ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB66:
  26              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   9:Src/stm32f1xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
  10:Src/stm32f1xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  11:Src/stm32f1xx_hal_msp.c ****   * inserted by the user or by software development tools
  12:Src/stm32f1xx_hal_msp.c ****   * are owned by their respective copyright owners.
  13:Src/stm32f1xx_hal_msp.c ****   *
  14:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2019 STMicroelectronics
  15:Src/stm32f1xx_hal_msp.c ****   *
  16:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  17:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  18:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  19:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  20:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  21:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  22:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  23:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  24:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  25:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  26:Src/stm32f1xx_hal_msp.c ****   *
  27:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  29:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  30:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  31:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  32:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 2


  33:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  34:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  35:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  36:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  37:Src/stm32f1xx_hal_msp.c ****   *
  38:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  39:Src/stm32f1xx_hal_msp.c ****   */
  40:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  43:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  55:Src/stm32f1xx_hal_msp.c ****  
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  59:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  60:Src/stm32f1xx_hal_msp.c **** 
  61:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  62:Src/stm32f1xx_hal_msp.c **** 
  63:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  64:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  65:Src/stm32f1xx_hal_msp.c **** 
  66:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  69:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  74:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  75:Src/stm32f1xx_hal_msp.c **** 
  76:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  77:Src/stm32f1xx_hal_msp.c **** 
  78:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  81:Src/stm32f1xx_hal_msp.c **** /**
  82:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  83:Src/stm32f1xx_hal_msp.c ****   */
  84:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  85:Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 85 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 3


  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c **** 
  90:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 90 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 90 3 view .LVU2
  38              		.loc 1 90 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 90 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 90 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  91:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  50              		.loc 1 91 3 view .LVU6
  51              	.LBB3:
  52              		.loc 1 91 3 view .LVU7
  53              		.loc 1 91 3 view .LVU8
  54 0016 DA69     		ldr	r2, [r3, #28]
  55 0018 42F08052 		orr	r2, r2, #268435456
  56 001c DA61     		str	r2, [r3, #28]
  57              		.loc 1 91 3 view .LVU9
  58 001e DB69     		ldr	r3, [r3, #28]
  59 0020 03F08053 		and	r3, r3, #268435456
  60 0024 0193     		str	r3, [sp, #4]
  61              		.loc 1 91 3 view .LVU10
  62 0026 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  92:Src/stm32f1xx_hal_msp.c **** 
  93:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  94:Src/stm32f1xx_hal_msp.c **** 
  95:Src/stm32f1xx_hal_msp.c ****   /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  96:Src/stm32f1xx_hal_msp.c ****   */
  97:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_DISABLE();
  64              		.loc 1 97 3 view .LVU11
  65              	.LBB4:
  66              		.loc 1 97 3 view .LVU12
  67 0028 054A     		ldr	r2, .L3+4
  68 002a 5368     		ldr	r3, [r2, #4]
  69              	.LVL0:
  70              		.loc 1 97 3 view .LVU13
  71 002c 23F0E063 		bic	r3, r3, #117440512
  72              	.LVL1:
  73              		.loc 1 97 3 view .LVU14
  74 0030 43F08063 		orr	r3, r3, #67108864
  75              	.LVL2:
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 4


  76              		.loc 1 97 3 view .LVU15
  77 0034 5360     		str	r3, [r2, #4]
  78              	.LBE4:
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 100:Src/stm32f1xx_hal_msp.c **** 
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** }
  79              		.loc 1 102 1 is_stmt 0 view .LVU16
  80 0036 02B0     		add	sp, sp, #8
  81              	.LCFI1:
  82              		.cfi_def_cfa_offset 0
  83              		@ sp needed
  84 0038 7047     		bx	lr
  85              	.L4:
  86 003a 00BF     		.align	2
  87              	.L3:
  88 003c 00100240 		.word	1073876992
  89 0040 00000140 		.word	1073807360
  90              		.cfi_endproc
  91              	.LFE66:
  93              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  94              		.align	1
  95              		.global	HAL_SPI_MspInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	HAL_SPI_MspInit:
 102              	.LVL3:
 103              	.LFB67:
 103:Src/stm32f1xx_hal_msp.c **** 
 104:Src/stm32f1xx_hal_msp.c **** /**
 105:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 106:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 107:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 108:Src/stm32f1xx_hal_msp.c **** * @retval None
 109:Src/stm32f1xx_hal_msp.c **** */
 110:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 111:Src/stm32f1xx_hal_msp.c **** {
 104              		.loc 1 111 1 is_stmt 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 24
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              		.loc 1 111 1 is_stmt 0 view .LVU18
 109 0000 00B5     		push	{lr}
 110              	.LCFI2:
 111              		.cfi_def_cfa_offset 4
 112              		.cfi_offset 14, -4
 113 0002 87B0     		sub	sp, sp, #28
 114              	.LCFI3:
 115              		.cfi_def_cfa_offset 32
 112:Src/stm32f1xx_hal_msp.c **** 
 113:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 113 3 is_stmt 1 view .LVU19
 117              		.loc 1 113 20 is_stmt 0 view .LVU20
 118 0004 0023     		movs	r3, #0
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 5


 119 0006 0293     		str	r3, [sp, #8]
 120 0008 0393     		str	r3, [sp, #12]
 121 000a 0493     		str	r3, [sp, #16]
 122 000c 0593     		str	r3, [sp, #20]
 114:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 123              		.loc 1 114 3 is_stmt 1 view .LVU21
 124              		.loc 1 114 10 is_stmt 0 view .LVU22
 125 000e 0268     		ldr	r2, [r0]
 126              		.loc 1 114 5 view .LVU23
 127 0010 124B     		ldr	r3, .L9
 128 0012 9A42     		cmp	r2, r3
 129 0014 02D0     		beq	.L8
 130              	.LVL4:
 131              	.L5:
 115:Src/stm32f1xx_hal_msp.c ****   {
 116:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 119:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 121:Src/stm32f1xx_hal_msp.c ****   
 122:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 123:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 124:Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 125:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 126:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 127:Src/stm32f1xx_hal_msp.c ****     */
 128:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 129:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 131:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 132:Src/stm32f1xx_hal_msp.c **** 
 133:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 134:Src/stm32f1xx_hal_msp.c **** 
 135:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 136:Src/stm32f1xx_hal_msp.c ****   }
 137:Src/stm32f1xx_hal_msp.c **** 
 138:Src/stm32f1xx_hal_msp.c **** }
 132              		.loc 1 138 1 view .LVU24
 133 0016 07B0     		add	sp, sp, #28
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 4
 137              		@ sp needed
 138 0018 5DF804FB 		ldr	pc, [sp], #4
 139              	.LVL5:
 140              	.L8:
 141              	.LCFI5:
 142              		.cfi_restore_state
 120:Src/stm32f1xx_hal_msp.c ****   
 143              		.loc 1 120 5 is_stmt 1 view .LVU25
 144              	.LBB5:
 120:Src/stm32f1xx_hal_msp.c ****   
 145              		.loc 1 120 5 view .LVU26
 120:Src/stm32f1xx_hal_msp.c ****   
 146              		.loc 1 120 5 view .LVU27
 147 001c 03F56043 		add	r3, r3, #57344
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 6


 148 0020 9A69     		ldr	r2, [r3, #24]
 149 0022 42F48052 		orr	r2, r2, #4096
 150 0026 9A61     		str	r2, [r3, #24]
 120:Src/stm32f1xx_hal_msp.c ****   
 151              		.loc 1 120 5 view .LVU28
 152 0028 9A69     		ldr	r2, [r3, #24]
 153 002a 02F48052 		and	r2, r2, #4096
 154 002e 0092     		str	r2, [sp]
 120:Src/stm32f1xx_hal_msp.c ****   
 155              		.loc 1 120 5 view .LVU29
 156 0030 009A     		ldr	r2, [sp]
 157              	.LBE5:
 122:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 158              		.loc 1 122 5 view .LVU30
 159              	.LBB6:
 122:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 160              		.loc 1 122 5 view .LVU31
 122:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 161              		.loc 1 122 5 view .LVU32
 162 0032 9A69     		ldr	r2, [r3, #24]
 163 0034 42F00402 		orr	r2, r2, #4
 164 0038 9A61     		str	r2, [r3, #24]
 122:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 165              		.loc 1 122 5 view .LVU33
 166 003a 9B69     		ldr	r3, [r3, #24]
 167 003c 03F00403 		and	r3, r3, #4
 168 0040 0193     		str	r3, [sp, #4]
 122:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 169              		.loc 1 122 5 view .LVU34
 170 0042 019B     		ldr	r3, [sp, #4]
 171              	.LBE6:
 128:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172              		.loc 1 128 5 view .LVU35
 128:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173              		.loc 1 128 25 is_stmt 0 view .LVU36
 174 0044 B023     		movs	r3, #176
 175 0046 0293     		str	r3, [sp, #8]
 129:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 176              		.loc 1 129 5 is_stmt 1 view .LVU37
 129:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 177              		.loc 1 129 26 is_stmt 0 view .LVU38
 178 0048 0223     		movs	r3, #2
 179 004a 0393     		str	r3, [sp, #12]
 130:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 130 5 is_stmt 1 view .LVU39
 130:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 130 27 is_stmt 0 view .LVU40
 182 004c 0323     		movs	r3, #3
 183 004e 0593     		str	r3, [sp, #20]
 131:Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 131 5 is_stmt 1 view .LVU41
 185 0050 02A9     		add	r1, sp, #8
 186 0052 0348     		ldr	r0, .L9+4
 187              	.LVL6:
 131:Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 131 5 is_stmt 0 view .LVU42
 189 0054 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 7


 190              	.LVL7:
 191              		.loc 1 138 1 view .LVU43
 192 0058 DDE7     		b	.L5
 193              	.L10:
 194 005a 00BF     		.align	2
 195              	.L9:
 196 005c 00300140 		.word	1073819648
 197 0060 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE67:
 201              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_SPI_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu softvfp
 209              	HAL_SPI_MspDeInit:
 210              	.LVL8:
 211              	.LFB68:
 139:Src/stm32f1xx_hal_msp.c **** 
 140:Src/stm32f1xx_hal_msp.c **** /**
 141:Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 142:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 143:Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 144:Src/stm32f1xx_hal_msp.c **** * @retval None
 145:Src/stm32f1xx_hal_msp.c **** */
 146:Src/stm32f1xx_hal_msp.c **** 
 147:Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 148:Src/stm32f1xx_hal_msp.c **** {
 212              		.loc 1 148 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		.loc 1 148 1 is_stmt 0 view .LVU45
 217 0000 08B5     		push	{r3, lr}
 218              	.LCFI6:
 219              		.cfi_def_cfa_offset 8
 220              		.cfi_offset 3, -8
 221              		.cfi_offset 14, -4
 149:Src/stm32f1xx_hal_msp.c **** 
 150:Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 222              		.loc 1 150 3 is_stmt 1 view .LVU46
 223              		.loc 1 150 10 is_stmt 0 view .LVU47
 224 0002 0268     		ldr	r2, [r0]
 225              		.loc 1 150 5 view .LVU48
 226 0004 064B     		ldr	r3, .L15
 227 0006 9A42     		cmp	r2, r3
 228 0008 00D0     		beq	.L14
 229              	.LVL9:
 230              	.L11:
 151:Src/stm32f1xx_hal_msp.c ****   {
 152:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 153:Src/stm32f1xx_hal_msp.c **** 
 154:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 155:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 156:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 8


 157:Src/stm32f1xx_hal_msp.c ****   
 158:Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 159:Src/stm32f1xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 160:Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 161:Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 162:Src/stm32f1xx_hal_msp.c ****     */
 163:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 164:Src/stm32f1xx_hal_msp.c **** 
 165:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 168:Src/stm32f1xx_hal_msp.c ****   }
 169:Src/stm32f1xx_hal_msp.c **** 
 170:Src/stm32f1xx_hal_msp.c **** }
 231              		.loc 1 170 1 view .LVU49
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL10:
 234              	.L14:
 156:Src/stm32f1xx_hal_msp.c ****   
 235              		.loc 1 156 5 is_stmt 1 view .LVU50
 236 000c 054A     		ldr	r2, .L15+4
 237 000e 9369     		ldr	r3, [r2, #24]
 238 0010 23F48053 		bic	r3, r3, #4096
 239 0014 9361     		str	r3, [r2, #24]
 163:Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 163 5 view .LVU51
 241 0016 B021     		movs	r1, #176
 242 0018 0348     		ldr	r0, .L15+8
 243              	.LVL11:
 163:Src/stm32f1xx_hal_msp.c **** 
 244              		.loc 1 163 5 is_stmt 0 view .LVU52
 245 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 246              	.LVL12:
 247              		.loc 1 170 1 view .LVU53
 248 001e F4E7     		b	.L11
 249              	.L16:
 250              		.align	2
 251              	.L15:
 252 0020 00300140 		.word	1073819648
 253 0024 00100240 		.word	1073876992
 254 0028 00080140 		.word	1073809408
 255              		.cfi_endproc
 256              	.LFE68:
 258              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 259              		.align	1
 260              		.global	HAL_TIM_Base_MspInit
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu softvfp
 266              	HAL_TIM_Base_MspInit:
 267              	.LVL13:
 268              	.LFB69:
 171:Src/stm32f1xx_hal_msp.c **** 
 172:Src/stm32f1xx_hal_msp.c **** /**
 173:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 174:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 9


 175:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 176:Src/stm32f1xx_hal_msp.c **** * @retval None
 177:Src/stm32f1xx_hal_msp.c **** */
 178:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 179:Src/stm32f1xx_hal_msp.c **** {
 269              		.loc 1 179 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 8
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		.loc 1 179 1 is_stmt 0 view .LVU55
 274 0000 00B5     		push	{lr}
 275              	.LCFI7:
 276              		.cfi_def_cfa_offset 4
 277              		.cfi_offset 14, -4
 278 0002 83B0     		sub	sp, sp, #12
 279              	.LCFI8:
 280              		.cfi_def_cfa_offset 16
 180:Src/stm32f1xx_hal_msp.c **** 
 181:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 281              		.loc 1 181 3 is_stmt 1 view .LVU56
 282              		.loc 1 181 15 is_stmt 0 view .LVU57
 283 0004 0368     		ldr	r3, [r0]
 284              		.loc 1 181 5 view .LVU58
 285 0006 B3F1804F 		cmp	r3, #1073741824
 286 000a 05D0     		beq	.L21
 182:Src/stm32f1xx_hal_msp.c ****   {
 183:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 184:Src/stm32f1xx_hal_msp.c **** 
 185:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 186:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 187:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 188:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 189:Src/stm32f1xx_hal_msp.c **** 
 190:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 191:Src/stm32f1xx_hal_msp.c ****   }
 192:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 287              		.loc 1 192 8 is_stmt 1 view .LVU59
 288              		.loc 1 192 10 is_stmt 0 view .LVU60
 289 000c 124A     		ldr	r2, .L23
 290 000e 9342     		cmp	r3, r2
 291 0010 0ED0     		beq	.L22
 292              	.LVL14:
 293              	.L17:
 193:Src/stm32f1xx_hal_msp.c ****   {
 194:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 195:Src/stm32f1xx_hal_msp.c **** 
 196:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 197:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 198:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 199:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 200:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 201:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 202:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 203:Src/stm32f1xx_hal_msp.c **** 
 204:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 205:Src/stm32f1xx_hal_msp.c ****   }
 206:Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 10


 207:Src/stm32f1xx_hal_msp.c **** }
 294              		.loc 1 207 1 view .LVU61
 295 0012 03B0     		add	sp, sp, #12
 296              	.LCFI9:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 4
 299              		@ sp needed
 300 0014 5DF804FB 		ldr	pc, [sp], #4
 301              	.LVL15:
 302              	.L21:
 303              	.LCFI10:
 304              		.cfi_restore_state
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 305              		.loc 1 187 5 is_stmt 1 view .LVU62
 306              	.LBB7:
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 307              		.loc 1 187 5 view .LVU63
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 308              		.loc 1 187 5 view .LVU64
 309 0018 03F50433 		add	r3, r3, #135168
 310 001c DA69     		ldr	r2, [r3, #28]
 311 001e 42F00102 		orr	r2, r2, #1
 312 0022 DA61     		str	r2, [r3, #28]
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 313              		.loc 1 187 5 view .LVU65
 314 0024 DB69     		ldr	r3, [r3, #28]
 315 0026 03F00103 		and	r3, r3, #1
 316 002a 0093     		str	r3, [sp]
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 317              		.loc 1 187 5 view .LVU66
 318 002c 009B     		ldr	r3, [sp]
 319              	.LBE7:
 320 002e F0E7     		b	.L17
 321              	.L22:
 198:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 322              		.loc 1 198 5 view .LVU67
 323              	.LBB8:
 198:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 324              		.loc 1 198 5 view .LVU68
 198:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 325              		.loc 1 198 5 view .LVU69
 326 0030 0A4B     		ldr	r3, .L23+4
 327 0032 DA69     		ldr	r2, [r3, #28]
 328 0034 42F00202 		orr	r2, r2, #2
 329 0038 DA61     		str	r2, [r3, #28]
 198:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 330              		.loc 1 198 5 view .LVU70
 331 003a DB69     		ldr	r3, [r3, #28]
 332 003c 03F00203 		and	r3, r3, #2
 333 0040 0193     		str	r3, [sp, #4]
 198:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt Init */
 334              		.loc 1 198 5 view .LVU71
 335 0042 019B     		ldr	r3, [sp, #4]
 336              	.LBE8:
 200:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 337              		.loc 1 200 5 view .LVU72
 338 0044 0022     		movs	r2, #0
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 11


 339 0046 1146     		mov	r1, r2
 340 0048 1D20     		movs	r0, #29
 341              	.LVL16:
 200:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 342              		.loc 1 200 5 is_stmt 0 view .LVU73
 343 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 344              	.LVL17:
 201:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 345              		.loc 1 201 5 is_stmt 1 view .LVU74
 346 004e 1D20     		movs	r0, #29
 347 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 348              	.LVL18:
 349              		.loc 1 207 1 is_stmt 0 view .LVU75
 350 0054 DDE7     		b	.L17
 351              	.L24:
 352 0056 00BF     		.align	2
 353              	.L23:
 354 0058 00040040 		.word	1073742848
 355 005c 00100240 		.word	1073876992
 356              		.cfi_endproc
 357              	.LFE69:
 359              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_TIM_Base_MspDeInit
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu softvfp
 367              	HAL_TIM_Base_MspDeInit:
 368              	.LVL19:
 369              	.LFB70:
 208:Src/stm32f1xx_hal_msp.c **** 
 209:Src/stm32f1xx_hal_msp.c **** /**
 210:Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 211:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 212:Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 213:Src/stm32f1xx_hal_msp.c **** * @retval None
 214:Src/stm32f1xx_hal_msp.c **** */
 215:Src/stm32f1xx_hal_msp.c **** 
 216:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 217:Src/stm32f1xx_hal_msp.c **** {
 370              		.loc 1 217 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		.loc 1 217 1 is_stmt 0 view .LVU77
 375 0000 08B5     		push	{r3, lr}
 376              	.LCFI11:
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 3, -8
 379              		.cfi_offset 14, -4
 218:Src/stm32f1xx_hal_msp.c **** 
 219:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 380              		.loc 1 219 3 is_stmt 1 view .LVU78
 381              		.loc 1 219 15 is_stmt 0 view .LVU79
 382 0002 0368     		ldr	r3, [r0]
 383              		.loc 1 219 5 view .LVU80
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 12


 384 0004 B3F1804F 		cmp	r3, #1073741824
 385 0008 03D0     		beq	.L29
 220:Src/stm32f1xx_hal_msp.c ****   {
 221:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 222:Src/stm32f1xx_hal_msp.c **** 
 223:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 224:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 225:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 226:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 227:Src/stm32f1xx_hal_msp.c **** 
 228:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 229:Src/stm32f1xx_hal_msp.c ****   }
 230:Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 386              		.loc 1 230 8 is_stmt 1 view .LVU81
 387              		.loc 1 230 10 is_stmt 0 view .LVU82
 388 000a 0A4A     		ldr	r2, .L31
 389 000c 9342     		cmp	r3, r2
 390 000e 06D0     		beq	.L30
 391              	.LVL20:
 392              	.L25:
 231:Src/stm32f1xx_hal_msp.c ****   {
 232:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 233:Src/stm32f1xx_hal_msp.c **** 
 234:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 235:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 236:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 237:Src/stm32f1xx_hal_msp.c **** 
 238:Src/stm32f1xx_hal_msp.c ****     /* TIM3 interrupt DeInit */
 239:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 240:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 241:Src/stm32f1xx_hal_msp.c **** 
 242:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 243:Src/stm32f1xx_hal_msp.c ****   }
 244:Src/stm32f1xx_hal_msp.c **** 
 245:Src/stm32f1xx_hal_msp.c **** }
 393              		.loc 1 245 1 view .LVU83
 394 0010 08BD     		pop	{r3, pc}
 395              	.LVL21:
 396              	.L29:
 225:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 397              		.loc 1 225 5 is_stmt 1 view .LVU84
 398 0012 094A     		ldr	r2, .L31+4
 399 0014 D369     		ldr	r3, [r2, #28]
 400 0016 23F00103 		bic	r3, r3, #1
 401 001a D361     		str	r3, [r2, #28]
 402 001c F8E7     		b	.L25
 403              	.L30:
 236:Src/stm32f1xx_hal_msp.c **** 
 404              		.loc 1 236 5 view .LVU85
 405 001e 02F50332 		add	r2, r2, #134144
 406 0022 D369     		ldr	r3, [r2, #28]
 407 0024 23F00203 		bic	r3, r3, #2
 408 0028 D361     		str	r3, [r2, #28]
 239:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 409              		.loc 1 239 5 view .LVU86
 410 002a 1D20     		movs	r0, #29
 411              	.LVL22:
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 13


 239:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 412              		.loc 1 239 5 is_stmt 0 view .LVU87
 413 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 414              	.LVL23:
 415              		.loc 1 245 1 view .LVU88
 416 0030 EEE7     		b	.L25
 417              	.L32:
 418 0032 00BF     		.align	2
 419              	.L31:
 420 0034 00040040 		.word	1073742848
 421 0038 00100240 		.word	1073876992
 422              		.cfi_endproc
 423              	.LFE70:
 425              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_UART_MspInit
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 431              		.fpu softvfp
 433              	HAL_UART_MspInit:
 434              	.LVL24:
 435              	.LFB71:
 246:Src/stm32f1xx_hal_msp.c **** 
 247:Src/stm32f1xx_hal_msp.c **** /**
 248:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 249:Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 250:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 251:Src/stm32f1xx_hal_msp.c **** * @retval None
 252:Src/stm32f1xx_hal_msp.c **** */
 253:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 254:Src/stm32f1xx_hal_msp.c **** {
 436              		.loc 1 254 1 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 24
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		.loc 1 254 1 is_stmt 0 view .LVU90
 441 0000 10B5     		push	{r4, lr}
 442              	.LCFI12:
 443              		.cfi_def_cfa_offset 8
 444              		.cfi_offset 4, -8
 445              		.cfi_offset 14, -4
 446 0002 86B0     		sub	sp, sp, #24
 447              	.LCFI13:
 448              		.cfi_def_cfa_offset 32
 255:Src/stm32f1xx_hal_msp.c **** 
 256:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 449              		.loc 1 256 3 is_stmt 1 view .LVU91
 450              		.loc 1 256 20 is_stmt 0 view .LVU92
 451 0004 0023     		movs	r3, #0
 452 0006 0293     		str	r3, [sp, #8]
 453 0008 0393     		str	r3, [sp, #12]
 454 000a 0493     		str	r3, [sp, #16]
 455 000c 0593     		str	r3, [sp, #20]
 257:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 456              		.loc 1 257 3 is_stmt 1 view .LVU93
 457              		.loc 1 257 11 is_stmt 0 view .LVU94
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 14


 458 000e 0268     		ldr	r2, [r0]
 459              		.loc 1 257 5 view .LVU95
 460 0010 174B     		ldr	r3, .L37
 461 0012 9A42     		cmp	r2, r3
 462 0014 01D0     		beq	.L36
 463              	.LVL25:
 464              	.L33:
 258:Src/stm32f1xx_hal_msp.c ****   {
 259:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 260:Src/stm32f1xx_hal_msp.c **** 
 261:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 262:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 263:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 264:Src/stm32f1xx_hal_msp.c ****   
 265:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 266:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 267:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 268:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 269:Src/stm32f1xx_hal_msp.c ****     */
 270:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 272:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 273:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 274:Src/stm32f1xx_hal_msp.c **** 
 275:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 276:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 277:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 278:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 279:Src/stm32f1xx_hal_msp.c **** 
 280:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 281:Src/stm32f1xx_hal_msp.c **** 
 282:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 283:Src/stm32f1xx_hal_msp.c ****   }
 284:Src/stm32f1xx_hal_msp.c **** 
 285:Src/stm32f1xx_hal_msp.c **** }
 465              		.loc 1 285 1 view .LVU96
 466 0016 06B0     		add	sp, sp, #24
 467              	.LCFI14:
 468              		.cfi_remember_state
 469              		.cfi_def_cfa_offset 8
 470              		@ sp needed
 471 0018 10BD     		pop	{r4, pc}
 472              	.LVL26:
 473              	.L36:
 474              	.LCFI15:
 475              		.cfi_restore_state
 263:Src/stm32f1xx_hal_msp.c ****   
 476              		.loc 1 263 5 is_stmt 1 view .LVU97
 477              	.LBB9:
 263:Src/stm32f1xx_hal_msp.c ****   
 478              		.loc 1 263 5 view .LVU98
 263:Src/stm32f1xx_hal_msp.c ****   
 479              		.loc 1 263 5 view .LVU99
 480 001a 03F55843 		add	r3, r3, #55296
 481 001e 9A69     		ldr	r2, [r3, #24]
 482 0020 42F48042 		orr	r2, r2, #16384
 483 0024 9A61     		str	r2, [r3, #24]
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 15


 263:Src/stm32f1xx_hal_msp.c ****   
 484              		.loc 1 263 5 view .LVU100
 485 0026 9A69     		ldr	r2, [r3, #24]
 486 0028 02F48042 		and	r2, r2, #16384
 487 002c 0092     		str	r2, [sp]
 263:Src/stm32f1xx_hal_msp.c ****   
 488              		.loc 1 263 5 view .LVU101
 489 002e 009A     		ldr	r2, [sp]
 490              	.LBE9:
 265:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 491              		.loc 1 265 5 view .LVU102
 492              	.LBB10:
 265:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 493              		.loc 1 265 5 view .LVU103
 265:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 494              		.loc 1 265 5 view .LVU104
 495 0030 9A69     		ldr	r2, [r3, #24]
 496 0032 42F00402 		orr	r2, r2, #4
 497 0036 9A61     		str	r2, [r3, #24]
 265:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 498              		.loc 1 265 5 view .LVU105
 499 0038 9B69     		ldr	r3, [r3, #24]
 500 003a 03F00403 		and	r3, r3, #4
 501 003e 0193     		str	r3, [sp, #4]
 265:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 502              		.loc 1 265 5 view .LVU106
 503 0040 019B     		ldr	r3, [sp, #4]
 504              	.LBE10:
 270:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 505              		.loc 1 270 5 view .LVU107
 270:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 506              		.loc 1 270 25 is_stmt 0 view .LVU108
 507 0042 4FF40073 		mov	r3, #512
 508 0046 0293     		str	r3, [sp, #8]
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 509              		.loc 1 271 5 is_stmt 1 view .LVU109
 271:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 510              		.loc 1 271 26 is_stmt 0 view .LVU110
 511 0048 0223     		movs	r3, #2
 512 004a 0393     		str	r3, [sp, #12]
 272:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 513              		.loc 1 272 5 is_stmt 1 view .LVU111
 272:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 514              		.loc 1 272 27 is_stmt 0 view .LVU112
 515 004c 0323     		movs	r3, #3
 516 004e 0593     		str	r3, [sp, #20]
 273:Src/stm32f1xx_hal_msp.c **** 
 517              		.loc 1 273 5 is_stmt 1 view .LVU113
 518 0050 084C     		ldr	r4, .L37+4
 519 0052 02A9     		add	r1, sp, #8
 520 0054 2046     		mov	r0, r4
 521              	.LVL27:
 273:Src/stm32f1xx_hal_msp.c **** 
 522              		.loc 1 273 5 is_stmt 0 view .LVU114
 523 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 524              	.LVL28:
 275:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 16


 525              		.loc 1 275 5 is_stmt 1 view .LVU115
 275:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 526              		.loc 1 275 25 is_stmt 0 view .LVU116
 527 005a 4FF48063 		mov	r3, #1024
 528 005e 0293     		str	r3, [sp, #8]
 276:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 529              		.loc 1 276 5 is_stmt 1 view .LVU117
 276:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 530              		.loc 1 276 26 is_stmt 0 view .LVU118
 531 0060 0023     		movs	r3, #0
 532 0062 0393     		str	r3, [sp, #12]
 277:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 533              		.loc 1 277 5 is_stmt 1 view .LVU119
 277:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 534              		.loc 1 277 26 is_stmt 0 view .LVU120
 535 0064 0493     		str	r3, [sp, #16]
 278:Src/stm32f1xx_hal_msp.c **** 
 536              		.loc 1 278 5 is_stmt 1 view .LVU121
 537 0066 02A9     		add	r1, sp, #8
 538 0068 2046     		mov	r0, r4
 539 006a FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL29:
 541              		.loc 1 285 1 is_stmt 0 view .LVU122
 542 006e D2E7     		b	.L33
 543              	.L38:
 544              		.align	2
 545              	.L37:
 546 0070 00380140 		.word	1073821696
 547 0074 00080140 		.word	1073809408
 548              		.cfi_endproc
 549              	.LFE71:
 551              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 552              		.align	1
 553              		.global	HAL_UART_MspDeInit
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 557              		.fpu softvfp
 559              	HAL_UART_MspDeInit:
 560              	.LVL30:
 561              	.LFB72:
 286:Src/stm32f1xx_hal_msp.c **** 
 287:Src/stm32f1xx_hal_msp.c **** /**
 288:Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 289:Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 290:Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 291:Src/stm32f1xx_hal_msp.c **** * @retval None
 292:Src/stm32f1xx_hal_msp.c **** */
 293:Src/stm32f1xx_hal_msp.c **** 
 294:Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 295:Src/stm32f1xx_hal_msp.c **** {
 562              		.loc 1 295 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		.loc 1 295 1 is_stmt 0 view .LVU124
 567 0000 08B5     		push	{r3, lr}
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 17


 568              	.LCFI16:
 569              		.cfi_def_cfa_offset 8
 570              		.cfi_offset 3, -8
 571              		.cfi_offset 14, -4
 296:Src/stm32f1xx_hal_msp.c **** 
 297:Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 572              		.loc 1 297 3 is_stmt 1 view .LVU125
 573              		.loc 1 297 11 is_stmt 0 view .LVU126
 574 0002 0268     		ldr	r2, [r0]
 575              		.loc 1 297 5 view .LVU127
 576 0004 074B     		ldr	r3, .L43
 577 0006 9A42     		cmp	r2, r3
 578 0008 00D0     		beq	.L42
 579              	.LVL31:
 580              	.L39:
 298:Src/stm32f1xx_hal_msp.c ****   {
 299:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 300:Src/stm32f1xx_hal_msp.c **** 
 301:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 302:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 303:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 304:Src/stm32f1xx_hal_msp.c ****   
 305:Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 306:Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 307:Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX 
 308:Src/stm32f1xx_hal_msp.c ****     */
 309:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 310:Src/stm32f1xx_hal_msp.c **** 
 311:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 312:Src/stm32f1xx_hal_msp.c **** 
 313:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 314:Src/stm32f1xx_hal_msp.c ****   }
 315:Src/stm32f1xx_hal_msp.c **** 
 316:Src/stm32f1xx_hal_msp.c **** }
 581              		.loc 1 316 1 view .LVU128
 582 000a 08BD     		pop	{r3, pc}
 583              	.LVL32:
 584              	.L42:
 303:Src/stm32f1xx_hal_msp.c ****   
 585              		.loc 1 303 5 is_stmt 1 view .LVU129
 586 000c 064A     		ldr	r2, .L43+4
 587 000e 9369     		ldr	r3, [r2, #24]
 588 0010 23F48043 		bic	r3, r3, #16384
 589 0014 9361     		str	r3, [r2, #24]
 309:Src/stm32f1xx_hal_msp.c **** 
 590              		.loc 1 309 5 view .LVU130
 591 0016 4FF4C061 		mov	r1, #1536
 592 001a 0448     		ldr	r0, .L43+8
 593              	.LVL33:
 309:Src/stm32f1xx_hal_msp.c **** 
 594              		.loc 1 309 5 is_stmt 0 view .LVU131
 595 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 596              	.LVL34:
 597              		.loc 1 316 1 view .LVU132
 598 0020 F3E7     		b	.L39
 599              	.L44:
 600 0022 00BF     		.align	2
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 18


 601              	.L43:
 602 0024 00380140 		.word	1073821696
 603 0028 00100240 		.word	1073876992
 604 002c 00080140 		.word	1073809408
 605              		.cfi_endproc
 606              	.LFE72:
 608              		.text
 609              	.Letext0:
 610              		.file 2 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 611              		.file 3 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 612              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 613              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 614              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 615              		.file 7 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\lock.h"
 616              		.file 8 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\_types.h"
 617              		.file 9 "c:\\arm-gcc\\8-2018-q4-major\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 618              		.file 10 "c:\\arm-gcc\\8-2018-q4-major\\arm-none-eabi\\include\\sys\\reent.h"
 619              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 620              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 621              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 622              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 623              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 624              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 625              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 626              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\cygwin64\tmp\ccSCeINJ.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\cygwin64\tmp\ccSCeINJ.s:16     .text.HAL_MspInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\cygwin64\tmp\ccSCeINJ.s:88     .text.HAL_MspInit:0000003c $d
C:\cygwin64\tmp\ccSCeINJ.s:94     .text.HAL_SPI_MspInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:101    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\cygwin64\tmp\ccSCeINJ.s:196    .text.HAL_SPI_MspInit:0000005c $d
C:\cygwin64\tmp\ccSCeINJ.s:202    .text.HAL_SPI_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:209    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\cygwin64\tmp\ccSCeINJ.s:252    .text.HAL_SPI_MspDeInit:00000020 $d
C:\cygwin64\tmp\ccSCeINJ.s:259    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:266    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\cygwin64\tmp\ccSCeINJ.s:354    .text.HAL_TIM_Base_MspInit:00000058 $d
C:\cygwin64\tmp\ccSCeINJ.s:360    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:367    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\cygwin64\tmp\ccSCeINJ.s:420    .text.HAL_TIM_Base_MspDeInit:00000034 $d
C:\cygwin64\tmp\ccSCeINJ.s:426    .text.HAL_UART_MspInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:433    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\cygwin64\tmp\ccSCeINJ.s:546    .text.HAL_UART_MspInit:00000070 $d
C:\cygwin64\tmp\ccSCeINJ.s:552    .text.HAL_UART_MspDeInit:00000000 $t
C:\cygwin64\tmp\ccSCeINJ.s:559    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\cygwin64\tmp\ccSCeINJ.s:602    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
