INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Lab01_22200034_KwakDohyun/Lab01_22200034_KwakDohyun.srcs/sources_1/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Lab01_22200034_KwakDohyun/Lab01_22200034_KwakDohyun.srcs/sources_1/new/adder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Lab01_22200034_KwakDohyun/Lab01_22200034_KwakDohyun.srcs/sources_1/new/adder_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Lab01_22200034_KwakDohyun/Lab01_22200034_KwakDohyun.srcs/sim_1/new/tb_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_4bit
