module top_module (
    input in1,
    input in2,
    input in3,
    output out);
    wire result1;
    assign result1 = !(in1 ^ in2);
    assign out = result1 ^ in3;

endmodule
