circuit OCPburst_SPI_memory :
  module SPI :
    input clock : Clock
    input reset : UInt<1>
    input io_ReadEnable : UInt<1>
    input io_WriteEnable : UInt<1>
    input io_Address : UInt<24>
    input io_WriteData_0 : UInt<32>
    input io_WriteData_1 : UInt<32>
    input io_WriteData_2 : UInt<32>
    input io_WriteData_3 : UInt<32>
    input io_ByteEnable : UInt<16>
    output io_ReadData_0 : UInt<32>
    output io_ReadData_1 : UInt<32>
    output io_ReadData_2 : UInt<32>
    output io_ReadData_3 : UInt<32>
    output io_DataValid : UInt<1>
    output io_WriteCompleted : UInt<1>
    output io_CE : UInt<1>
    output io_MOSI : UInt<1>
    input io_MISO : UInt<1>
    output io_CntReg : UInt<8>
    output io_PosReg : UInt<4>

    reg StateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), StateReg) @[SPI.scala 50:25]
    reg SubStateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), SubStateReg) @[SPI.scala 53:28]
    reg CntReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), CntReg) @[SPI.scala 55:23]
    reg TempAddress : UInt<24>, clock with :
      reset => (UInt<1>("h0"), TempAddress) @[SPI.scala 63:28]
    reg PosReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), PosReg) @[SPI.scala 66:23]
    node _T = eq(UInt<3>("h0"), StateReg) @[Conditional.scala 37:30]
    node _T_1 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 77:37]
    node _T_2 = tail(_T_1, 1) @[SPI.scala 77:37]
    node _T_3 = dshr(UInt<8>("h66"), _T_2) @[SPI.scala 77:32]
    node _T_4 = bits(_T_3, 0, 0) @[SPI.scala 77:32]
    node _T_5 = add(CntReg, UInt<1>("h1")) @[SPI.scala 78:24]
    node _T_6 = tail(_T_5, 1) @[SPI.scala 78:24]
    node _T_7 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 80:19]
    node _GEN_0 = mux(_T_7, UInt<1>("h0"), _T_6) @[SPI.scala 80:28 SPI.scala 81:16 SPI.scala 78:14]
    node _GEN_1 = mux(_T_7, UInt<1>("h0"), _T_4) @[SPI.scala 80:28 SPI.scala 82:17 SPI.scala 77:15]
    node _GEN_2 = mux(_T_7, UInt<3>("h1"), StateReg) @[SPI.scala 80:28 SPI.scala 83:18 SPI.scala 50:25]
    node _T_8 = eq(UInt<3>("h1"), StateReg) @[Conditional.scala 37:30]
    node _T_9 = add(CntReg, UInt<1>("h1")) @[SPI.scala 89:24]
    node _T_10 = tail(_T_9, 1) @[SPI.scala 89:24]
    node _T_11 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 91:19]
    node _GEN_3 = mux(_T_11, UInt<1>("h0"), _T_10) @[SPI.scala 91:28 SPI.scala 92:16 SPI.scala 89:14]
    node _GEN_4 = mux(_T_11, UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 91:28 SPI.scala 93:17 SPI.scala 88:15]
    node _GEN_5 = mux(_T_11, UInt<3>("h2"), StateReg) @[SPI.scala 91:28 SPI.scala 94:18 SPI.scala 50:25]
    node _T_12 = eq(UInt<3>("h2"), StateReg) @[Conditional.scala 37:30]
    node _T_13 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 100:31]
    node _T_14 = tail(_T_13, 1) @[SPI.scala 100:31]
    node _T_15 = dshr(UInt<8>("h99"), _T_14) @[SPI.scala 100:26]
    node _T_16 = bits(_T_15, 0, 0) @[SPI.scala 100:26]
    node _T_17 = add(CntReg, UInt<1>("h1")) @[SPI.scala 101:24]
    node _T_18 = tail(_T_17, 1) @[SPI.scala 101:24]
    node _T_19 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 103:19]
    node _GEN_6 = mux(io_WriteEnable, UInt<3>("h5"), UInt<3>("h3")) @[SPI.scala 110:36 SPI.scala 111:20 SPI.scala 114:20]
    node _GEN_7 = mux(io_ReadEnable, UInt<3>("h4"), _GEN_6) @[SPI.scala 107:29 SPI.scala 108:20]
    node _GEN_8 = mux(_T_19, UInt<1>("h0"), _T_18) @[SPI.scala 103:28 SPI.scala 104:16 SPI.scala 101:14]
    node _GEN_9 = mux(_T_19, UInt<1>("h0"), _T_16) @[SPI.scala 103:28 SPI.scala 105:17 SPI.scala 100:15]
    node _GEN_10 = mux(_T_19, _GEN_7, StateReg) @[SPI.scala 103:28 SPI.scala 50:25]
    node _T_20 = eq(UInt<3>("h3"), StateReg) @[Conditional.scala 37:30]
    node _GEN_11 = mux(io_WriteEnable, UInt<3>("h5"), StateReg) @[SPI.scala 126:34 SPI.scala 127:18 SPI.scala 50:25]
    node _GEN_12 = mux(io_ReadEnable, UInt<3>("h4"), _GEN_11) @[SPI.scala 123:27 SPI.scala 124:18]
    node _T_21 = eq(UInt<3>("h4"), StateReg) @[Conditional.scala 37:30]
    node _T_22 = eq(UInt<3>("h0"), SubStateReg) @[Conditional.scala 37:30]
    node _T_23 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 134:37]
    node _T_24 = tail(_T_23, 1) @[SPI.scala 134:37]
    node _T_25 = dshr(UInt<8>("h3"), _T_24) @[SPI.scala 134:32]
    node _T_26 = bits(_T_25, 0, 0) @[SPI.scala 134:32]
    node _T_27 = add(CntReg, UInt<1>("h1")) @[SPI.scala 135:28]
    node _T_28 = tail(_T_27, 1) @[SPI.scala 135:28]
    node _T_29 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 138:23]
    node _GEN_13 = mux(_T_29, UInt<1>("h0"), _T_28) @[SPI.scala 138:32 SPI.scala 139:20 SPI.scala 135:18]
    node _GEN_14 = mux(_T_29, UInt<3>("h1"), UInt<3>("h0")) @[SPI.scala 138:32 SPI.scala 140:25 SPI.scala 136:23]
    node _T_30 = eq(UInt<3>("h1"), SubStateReg) @[Conditional.scala 37:30]
    node _T_31 = sub(UInt<5>("h18"), CntReg) @[SPI.scala 145:38]
    node _T_32 = tail(_T_31, 1) @[SPI.scala 145:38]
    node _T_33 = dshr(io_Address, _T_32) @[SPI.scala 145:32]
    node _T_34 = bits(_T_33, 0, 0) @[SPI.scala 145:32]
    node _T_35 = add(CntReg, UInt<1>("h1")) @[SPI.scala 146:28]
    node _T_36 = tail(_T_35, 1) @[SPI.scala 146:28]
    node _T_37 = eq(CntReg, UInt<5>("h17")) @[SPI.scala 149:23]
    node _GEN_15 = mux(_T_37, UInt<1>("h0"), _T_36) @[SPI.scala 149:33 SPI.scala 150:20 SPI.scala 146:18]
    node _GEN_16 = mux(_T_37, UInt<3>("h3"), UInt<3>("h1")) @[SPI.scala 149:33 SPI.scala 151:25 SPI.scala 147:23]
    node _T_38 = eq(UInt<3>("h3"), SubStateReg) @[Conditional.scala 37:30]
    reg hi : UInt<128>, clock with :
      reset => (UInt<1>("h0"), hi) @[SPI.scala 157:32]
    node _T_39 = cat(hi, io_MISO) @[Cat.scala 30:58]
    node _T_40 = add(CntReg, UInt<1>("h1")) @[SPI.scala 160:28]
    node _T_41 = tail(_T_40, 1) @[SPI.scala 160:28]
    node _T_42 = eq(CntReg, UInt<7>("h7f")) @[SPI.scala 161:23]
    node _T_43 = bits(hi, 127, 96) @[SPI.scala 162:38]
    node _T_44 = bits(hi, 95, 64) @[SPI.scala 163:38]
    node _T_45 = bits(hi, 63, 32) @[SPI.scala 164:38]
    node _T_46 = bits(hi, 31, 0) @[SPI.scala 165:38]
    node _GEN_17 = mux(_T_42, _T_43, UInt<1>("h0")) @[SPI.scala 161:34 SPI.scala 162:28 SPI.scala 42:18]
    node _GEN_18 = mux(_T_42, _T_44, UInt<1>("h0")) @[SPI.scala 161:34 SPI.scala 163:28 SPI.scala 43:18]
    node _GEN_19 = mux(_T_42, _T_45, UInt<1>("h0")) @[SPI.scala 161:34 SPI.scala 164:28 SPI.scala 44:18]
    node _GEN_20 = mux(_T_42, _T_46, UInt<1>("h0")) @[SPI.scala 161:34 SPI.scala 165:28 SPI.scala 45:18]
    node _GEN_21 = mux(_T_42, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 161:34 SPI.scala 167:26 SPI.scala 41:16]
    node _GEN_22 = mux(_T_42, UInt<3>("h3"), StateReg) @[SPI.scala 161:34 SPI.scala 169:22 SPI.scala 50:25]
    node _GEN_23 = mux(_T_38, _T_41, CntReg) @[Conditional.scala 39:67 SPI.scala 160:18 SPI.scala 55:23]
    node _GEN_24 = mux(_T_38, _GEN_17, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_25 = mux(_T_38, _GEN_18, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 43:18]
    node _GEN_26 = mux(_T_38, _GEN_19, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 44:18]
    node _GEN_27 = mux(_T_38, _GEN_20, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 45:18]
    node _GEN_28 = mux(_T_38, _GEN_21, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 41:16]
    node _GEN_29 = mux(_T_38, _GEN_22, StateReg) @[Conditional.scala 39:67 SPI.scala 50:25]
    node _GEN_30 = mux(_T_30, _T_34, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 145:19 SPI.scala 38:11]
    node _GEN_31 = mux(_T_30, _GEN_15, _GEN_23) @[Conditional.scala 39:67]
    node _GEN_32 = mux(_T_30, _GEN_16, SubStateReg) @[Conditional.scala 39:67 SPI.scala 53:28]
    node _GEN_33 = mux(_T_30, UInt<1>("h0"), _GEN_24) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_34 = mux(_T_30, UInt<1>("h0"), _GEN_25) @[Conditional.scala 39:67 SPI.scala 43:18]
    node _GEN_35 = mux(_T_30, UInt<1>("h0"), _GEN_26) @[Conditional.scala 39:67 SPI.scala 44:18]
    node _GEN_36 = mux(_T_30, UInt<1>("h0"), _GEN_27) @[Conditional.scala 39:67 SPI.scala 45:18]
    node _GEN_37 = mux(_T_30, UInt<1>("h0"), _GEN_28) @[Conditional.scala 39:67 SPI.scala 41:16]
    node _GEN_38 = mux(_T_30, StateReg, _GEN_29) @[Conditional.scala 39:67 SPI.scala 50:25]
    node _GEN_39 = mux(_T_22, UInt<1>("h0"), UInt<1>("h1")) @[Conditional.scala 40:58 SPI.scala 133:17 SPI.scala 37:9]
    node _GEN_40 = mux(_T_22, _T_26, _GEN_30) @[Conditional.scala 40:58 SPI.scala 134:19]
    node _GEN_41 = mux(_T_22, _GEN_13, _GEN_31) @[Conditional.scala 40:58]
    node _GEN_42 = mux(_T_22, _GEN_14, _GEN_32) @[Conditional.scala 40:58]
    node _GEN_43 = mux(_T_22, UInt<1>("h0"), _GEN_33) @[Conditional.scala 40:58 SPI.scala 42:18]
    node _GEN_44 = mux(_T_22, UInt<1>("h0"), _GEN_34) @[Conditional.scala 40:58 SPI.scala 43:18]
    node _GEN_45 = mux(_T_22, UInt<1>("h0"), _GEN_35) @[Conditional.scala 40:58 SPI.scala 44:18]
    node _GEN_46 = mux(_T_22, UInt<1>("h0"), _GEN_36) @[Conditional.scala 40:58 SPI.scala 45:18]
    node _GEN_47 = mux(_T_22, UInt<1>("h0"), _GEN_37) @[Conditional.scala 40:58 SPI.scala 41:16]
    node _GEN_48 = mux(_T_22, StateReg, _GEN_38) @[Conditional.scala 40:58 SPI.scala 50:25]
    node _T_47 = eq(UInt<3>("h5"), StateReg) @[Conditional.scala 37:30]
    node _T_48 = eq(UInt<3>("h4"), SubStateReg) @[Conditional.scala 37:30]
    node _T_49 = eq(UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_50 = bits(io_ByteEnable, 0, 0) @[SPI.scala 185:46]
    node _T_51 = and(_T_49, _T_50) @[SPI.scala 185:30]
    node _T_52 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_53 = and(_T_51, _T_52) @[SPI.scala 185:50]
    node _T_54 = gt(UInt<1>("h0"), PosReg) @[SPI.scala 192:28]
    node _T_55 = bits(io_ByteEnable, 0, 0) @[SPI.scala 192:53]
    node _T_56 = and(_T_54, _T_55) @[SPI.scala 192:37]
    node _T_57 = shl(UInt<1>("h0"), 3) @[SPI.scala 193:48]
    node _T_58 = add(io_Address, _T_57) @[SPI.scala 193:41]
    node _T_59 = tail(_T_58, 1) @[SPI.scala 193:41]
    node _GEN_49 = mux(_T_56, _T_59, TempAddress) @[SPI.scala 192:57 SPI.scala 193:27 SPI.scala 63:28]
    node _GEN_50 = mux(_T_56, UInt<1>("h0"), PosReg) @[SPI.scala 192:57 SPI.scala 194:22 SPI.scala 66:23]
    node _GEN_51 = mux(_T_56, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node Carry_0 = UInt<1>("h0") @[SPI.scala 69:19 SPI.scala 71:14]
    node _GEN_52 = mux(Carry_0, UInt<1>("h1"), _GEN_51) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_53 = mux(Carry_0, TempAddress, _GEN_49) @[SPI.scala 189:33 SPI.scala 63:28]
    node _GEN_54 = mux(Carry_0, PosReg, _GEN_50) @[SPI.scala 189:33 SPI.scala 66:23]
    node _GEN_55 = mux(_T_53, io_Address, _GEN_53) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_56 = mux(_T_53, UInt<1>("h1"), _GEN_52) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_57 = mux(_T_53, PosReg, _GEN_54) @[SPI.scala 185:68 SPI.scala 66:23]
    node _T_60 = eq(UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_61 = bits(io_ByteEnable, 1, 1) @[SPI.scala 185:46]
    node _T_62 = and(_T_60, _T_61) @[SPI.scala 185:30]
    node _T_63 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_64 = and(_T_62, _T_63) @[SPI.scala 185:50]
    node _T_65 = gt(UInt<1>("h1"), PosReg) @[SPI.scala 192:28]
    node _T_66 = bits(io_ByteEnable, 1, 1) @[SPI.scala 192:53]
    node _T_67 = and(_T_65, _T_66) @[SPI.scala 192:37]
    node _T_68 = shl(UInt<1>("h1"), 3) @[SPI.scala 193:48]
    node _T_69 = add(io_Address, _T_68) @[SPI.scala 193:41]
    node _T_70 = tail(_T_69, 1) @[SPI.scala 193:41]
    node _GEN_58 = mux(_T_67, _T_70, _GEN_55) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_59 = mux(_T_67, UInt<1>("h1"), _GEN_57) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_60 = mux(_T_67, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_232 = mux(_T_48, _GEN_56, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_257 = mux(_T_47, _GEN_232, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_290 = mux(_T_21, UInt<1>("h0"), _GEN_257) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_319 = mux(_T_20, UInt<1>("h0"), _GEN_290) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_348 = mux(_T_12, UInt<1>("h0"), _GEN_319) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_377 = mux(_T_8, UInt<1>("h0"), _GEN_348) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_406 = mux(_T, UInt<1>("h0"), _GEN_377) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_1 = _GEN_406 @[SPI.scala 69:19]
    node _GEN_61 = mux(Carry_1, UInt<1>("h1"), _GEN_60) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_62 = mux(Carry_1, _GEN_55, _GEN_58) @[SPI.scala 189:33]
    node _GEN_63 = mux(Carry_1, _GEN_57, _GEN_59) @[SPI.scala 189:33]
    node _GEN_64 = mux(_T_64, io_Address, _GEN_62) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_65 = mux(_T_64, UInt<1>("h1"), _GEN_61) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_66 = mux(_T_64, _GEN_57, _GEN_63) @[SPI.scala 185:68]
    node _T_71 = eq(UInt<2>("h2"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_72 = bits(io_ByteEnable, 2, 2) @[SPI.scala 185:46]
    node _T_73 = and(_T_71, _T_72) @[SPI.scala 185:30]
    node _T_74 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_75 = and(_T_73, _T_74) @[SPI.scala 185:50]
    node _T_76 = gt(UInt<2>("h2"), PosReg) @[SPI.scala 192:28]
    node _T_77 = bits(io_ByteEnable, 2, 2) @[SPI.scala 192:53]
    node _T_78 = and(_T_76, _T_77) @[SPI.scala 192:37]
    node _T_79 = shl(UInt<2>("h2"), 3) @[SPI.scala 193:48]
    node _T_80 = add(io_Address, _T_79) @[SPI.scala 193:41]
    node _T_81 = tail(_T_80, 1) @[SPI.scala 193:41]
    node _GEN_67 = mux(_T_78, _T_81, _GEN_64) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_68 = mux(_T_78, UInt<2>("h2"), _GEN_66) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_69 = mux(_T_78, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_234 = mux(_T_48, _GEN_65, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_259 = mux(_T_47, _GEN_234, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_292 = mux(_T_21, UInt<1>("h0"), _GEN_259) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_321 = mux(_T_20, UInt<1>("h0"), _GEN_292) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_350 = mux(_T_12, UInt<1>("h0"), _GEN_321) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_379 = mux(_T_8, UInt<1>("h0"), _GEN_350) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_408 = mux(_T, UInt<1>("h0"), _GEN_379) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_2 = _GEN_408 @[SPI.scala 69:19]
    node _GEN_70 = mux(Carry_2, UInt<1>("h1"), _GEN_69) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_71 = mux(Carry_2, _GEN_64, _GEN_67) @[SPI.scala 189:33]
    node _GEN_72 = mux(Carry_2, _GEN_66, _GEN_68) @[SPI.scala 189:33]
    node _GEN_73 = mux(_T_75, io_Address, _GEN_71) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_74 = mux(_T_75, UInt<1>("h1"), _GEN_70) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_75 = mux(_T_75, _GEN_66, _GEN_72) @[SPI.scala 185:68]
    node _T_82 = eq(UInt<2>("h3"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_83 = bits(io_ByteEnable, 3, 3) @[SPI.scala 185:46]
    node _T_84 = and(_T_82, _T_83) @[SPI.scala 185:30]
    node _T_85 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_86 = and(_T_84, _T_85) @[SPI.scala 185:50]
    node _T_87 = gt(UInt<2>("h3"), PosReg) @[SPI.scala 192:28]
    node _T_88 = bits(io_ByteEnable, 3, 3) @[SPI.scala 192:53]
    node _T_89 = and(_T_87, _T_88) @[SPI.scala 192:37]
    node _T_90 = shl(UInt<2>("h3"), 3) @[SPI.scala 193:48]
    node _T_91 = add(io_Address, _T_90) @[SPI.scala 193:41]
    node _T_92 = tail(_T_91, 1) @[SPI.scala 193:41]
    node _GEN_76 = mux(_T_89, _T_92, _GEN_73) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_77 = mux(_T_89, UInt<2>("h3"), _GEN_75) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_78 = mux(_T_89, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_235 = mux(_T_48, _GEN_74, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_260 = mux(_T_47, _GEN_235, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_293 = mux(_T_21, UInt<1>("h0"), _GEN_260) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_322 = mux(_T_20, UInt<1>("h0"), _GEN_293) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_351 = mux(_T_12, UInt<1>("h0"), _GEN_322) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_380 = mux(_T_8, UInt<1>("h0"), _GEN_351) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_409 = mux(_T, UInt<1>("h0"), _GEN_380) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_3 = _GEN_409 @[SPI.scala 69:19]
    node _GEN_79 = mux(Carry_3, UInt<1>("h1"), _GEN_78) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_80 = mux(Carry_3, _GEN_73, _GEN_76) @[SPI.scala 189:33]
    node _GEN_81 = mux(Carry_3, _GEN_75, _GEN_77) @[SPI.scala 189:33]
    node _GEN_82 = mux(_T_86, io_Address, _GEN_80) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_83 = mux(_T_86, UInt<1>("h1"), _GEN_79) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_84 = mux(_T_86, _GEN_75, _GEN_81) @[SPI.scala 185:68]
    node _T_93 = eq(UInt<3>("h4"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_94 = bits(io_ByteEnable, 4, 4) @[SPI.scala 185:46]
    node _T_95 = and(_T_93, _T_94) @[SPI.scala 185:30]
    node _T_96 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_97 = and(_T_95, _T_96) @[SPI.scala 185:50]
    node _T_98 = gt(UInt<3>("h4"), PosReg) @[SPI.scala 192:28]
    node _T_99 = bits(io_ByteEnable, 4, 4) @[SPI.scala 192:53]
    node _T_100 = and(_T_98, _T_99) @[SPI.scala 192:37]
    node _T_101 = shl(UInt<3>("h4"), 3) @[SPI.scala 193:48]
    node _T_102 = add(io_Address, _T_101) @[SPI.scala 193:41]
    node _T_103 = tail(_T_102, 1) @[SPI.scala 193:41]
    node _GEN_85 = mux(_T_100, _T_103, _GEN_82) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_86 = mux(_T_100, UInt<3>("h4"), _GEN_84) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_87 = mux(_T_100, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_236 = mux(_T_48, _GEN_83, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_261 = mux(_T_47, _GEN_236, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_294 = mux(_T_21, UInt<1>("h0"), _GEN_261) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_323 = mux(_T_20, UInt<1>("h0"), _GEN_294) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_352 = mux(_T_12, UInt<1>("h0"), _GEN_323) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_381 = mux(_T_8, UInt<1>("h0"), _GEN_352) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_410 = mux(_T, UInt<1>("h0"), _GEN_381) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_4 = _GEN_410 @[SPI.scala 69:19]
    node _GEN_88 = mux(Carry_4, UInt<1>("h1"), _GEN_87) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_89 = mux(Carry_4, _GEN_82, _GEN_85) @[SPI.scala 189:33]
    node _GEN_90 = mux(Carry_4, _GEN_84, _GEN_86) @[SPI.scala 189:33]
    node _GEN_91 = mux(_T_97, io_Address, _GEN_89) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_92 = mux(_T_97, UInt<1>("h1"), _GEN_88) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_93 = mux(_T_97, _GEN_84, _GEN_90) @[SPI.scala 185:68]
    node _T_104 = eq(UInt<3>("h5"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_105 = bits(io_ByteEnable, 5, 5) @[SPI.scala 185:46]
    node _T_106 = and(_T_104, _T_105) @[SPI.scala 185:30]
    node _T_107 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_108 = and(_T_106, _T_107) @[SPI.scala 185:50]
    node _T_109 = gt(UInt<3>("h5"), PosReg) @[SPI.scala 192:28]
    node _T_110 = bits(io_ByteEnable, 5, 5) @[SPI.scala 192:53]
    node _T_111 = and(_T_109, _T_110) @[SPI.scala 192:37]
    node _T_112 = shl(UInt<3>("h5"), 3) @[SPI.scala 193:48]
    node _T_113 = add(io_Address, _T_112) @[SPI.scala 193:41]
    node _T_114 = tail(_T_113, 1) @[SPI.scala 193:41]
    node _GEN_94 = mux(_T_111, _T_114, _GEN_91) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_95 = mux(_T_111, UInt<3>("h5"), _GEN_93) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_96 = mux(_T_111, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_237 = mux(_T_48, _GEN_92, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_262 = mux(_T_47, _GEN_237, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_295 = mux(_T_21, UInt<1>("h0"), _GEN_262) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_324 = mux(_T_20, UInt<1>("h0"), _GEN_295) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_353 = mux(_T_12, UInt<1>("h0"), _GEN_324) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_382 = mux(_T_8, UInt<1>("h0"), _GEN_353) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_411 = mux(_T, UInt<1>("h0"), _GEN_382) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_5 = _GEN_411 @[SPI.scala 69:19]
    node _GEN_97 = mux(Carry_5, UInt<1>("h1"), _GEN_96) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_98 = mux(Carry_5, _GEN_91, _GEN_94) @[SPI.scala 189:33]
    node _GEN_99 = mux(Carry_5, _GEN_93, _GEN_95) @[SPI.scala 189:33]
    node _GEN_100 = mux(_T_108, io_Address, _GEN_98) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_101 = mux(_T_108, UInt<1>("h1"), _GEN_97) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_102 = mux(_T_108, _GEN_93, _GEN_99) @[SPI.scala 185:68]
    node _T_115 = eq(UInt<3>("h6"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_116 = bits(io_ByteEnable, 6, 6) @[SPI.scala 185:46]
    node _T_117 = and(_T_115, _T_116) @[SPI.scala 185:30]
    node _T_118 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_119 = and(_T_117, _T_118) @[SPI.scala 185:50]
    node _T_120 = gt(UInt<3>("h6"), PosReg) @[SPI.scala 192:28]
    node _T_121 = bits(io_ByteEnable, 6, 6) @[SPI.scala 192:53]
    node _T_122 = and(_T_120, _T_121) @[SPI.scala 192:37]
    node _T_123 = shl(UInt<3>("h6"), 3) @[SPI.scala 193:48]
    node _T_124 = add(io_Address, _T_123) @[SPI.scala 193:41]
    node _T_125 = tail(_T_124, 1) @[SPI.scala 193:41]
    node _GEN_103 = mux(_T_122, _T_125, _GEN_100) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_104 = mux(_T_122, UInt<3>("h6"), _GEN_102) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_105 = mux(_T_122, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_238 = mux(_T_48, _GEN_101, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_263 = mux(_T_47, _GEN_238, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_296 = mux(_T_21, UInt<1>("h0"), _GEN_263) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_325 = mux(_T_20, UInt<1>("h0"), _GEN_296) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_354 = mux(_T_12, UInt<1>("h0"), _GEN_325) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_383 = mux(_T_8, UInt<1>("h0"), _GEN_354) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_412 = mux(_T, UInt<1>("h0"), _GEN_383) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_6 = _GEN_412 @[SPI.scala 69:19]
    node _GEN_106 = mux(Carry_6, UInt<1>("h1"), _GEN_105) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_107 = mux(Carry_6, _GEN_100, _GEN_103) @[SPI.scala 189:33]
    node _GEN_108 = mux(Carry_6, _GEN_102, _GEN_104) @[SPI.scala 189:33]
    node _GEN_109 = mux(_T_119, io_Address, _GEN_107) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_110 = mux(_T_119, UInt<1>("h1"), _GEN_106) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_111 = mux(_T_119, _GEN_102, _GEN_108) @[SPI.scala 185:68]
    node _T_126 = eq(UInt<3>("h7"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_127 = bits(io_ByteEnable, 7, 7) @[SPI.scala 185:46]
    node _T_128 = and(_T_126, _T_127) @[SPI.scala 185:30]
    node _T_129 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_130 = and(_T_128, _T_129) @[SPI.scala 185:50]
    node _T_131 = gt(UInt<3>("h7"), PosReg) @[SPI.scala 192:28]
    node _T_132 = bits(io_ByteEnable, 7, 7) @[SPI.scala 192:53]
    node _T_133 = and(_T_131, _T_132) @[SPI.scala 192:37]
    node _T_134 = shl(UInt<3>("h7"), 3) @[SPI.scala 193:48]
    node _T_135 = add(io_Address, _T_134) @[SPI.scala 193:41]
    node _T_136 = tail(_T_135, 1) @[SPI.scala 193:41]
    node _GEN_112 = mux(_T_133, _T_136, _GEN_109) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_113 = mux(_T_133, UInt<3>("h7"), _GEN_111) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_114 = mux(_T_133, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_239 = mux(_T_48, _GEN_110, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_264 = mux(_T_47, _GEN_239, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_297 = mux(_T_21, UInt<1>("h0"), _GEN_264) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_326 = mux(_T_20, UInt<1>("h0"), _GEN_297) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_355 = mux(_T_12, UInt<1>("h0"), _GEN_326) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_384 = mux(_T_8, UInt<1>("h0"), _GEN_355) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_413 = mux(_T, UInt<1>("h0"), _GEN_384) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_7 = _GEN_413 @[SPI.scala 69:19]
    node _GEN_115 = mux(Carry_7, UInt<1>("h1"), _GEN_114) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_116 = mux(Carry_7, _GEN_109, _GEN_112) @[SPI.scala 189:33]
    node _GEN_117 = mux(Carry_7, _GEN_111, _GEN_113) @[SPI.scala 189:33]
    node _GEN_118 = mux(_T_130, io_Address, _GEN_116) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_119 = mux(_T_130, UInt<1>("h1"), _GEN_115) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_120 = mux(_T_130, _GEN_111, _GEN_117) @[SPI.scala 185:68]
    node _T_137 = eq(UInt<4>("h8"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_138 = bits(io_ByteEnable, 8, 8) @[SPI.scala 185:46]
    node _T_139 = and(_T_137, _T_138) @[SPI.scala 185:30]
    node _T_140 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_141 = and(_T_139, _T_140) @[SPI.scala 185:50]
    node _T_142 = gt(UInt<4>("h8"), PosReg) @[SPI.scala 192:28]
    node _T_143 = bits(io_ByteEnable, 8, 8) @[SPI.scala 192:53]
    node _T_144 = and(_T_142, _T_143) @[SPI.scala 192:37]
    node _T_145 = shl(UInt<4>("h8"), 3) @[SPI.scala 193:48]
    node _T_146 = add(io_Address, _T_145) @[SPI.scala 193:41]
    node _T_147 = tail(_T_146, 1) @[SPI.scala 193:41]
    node _GEN_121 = mux(_T_144, _T_147, _GEN_118) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_122 = mux(_T_144, UInt<4>("h8"), _GEN_120) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_123 = mux(_T_144, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_240 = mux(_T_48, _GEN_119, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_265 = mux(_T_47, _GEN_240, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_298 = mux(_T_21, UInt<1>("h0"), _GEN_265) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_327 = mux(_T_20, UInt<1>("h0"), _GEN_298) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_356 = mux(_T_12, UInt<1>("h0"), _GEN_327) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_385 = mux(_T_8, UInt<1>("h0"), _GEN_356) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_414 = mux(_T, UInt<1>("h0"), _GEN_385) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_8 = _GEN_414 @[SPI.scala 69:19]
    node _GEN_124 = mux(Carry_8, UInt<1>("h1"), _GEN_123) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_125 = mux(Carry_8, _GEN_118, _GEN_121) @[SPI.scala 189:33]
    node _GEN_126 = mux(Carry_8, _GEN_120, _GEN_122) @[SPI.scala 189:33]
    node _GEN_127 = mux(_T_141, io_Address, _GEN_125) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_128 = mux(_T_141, UInt<1>("h1"), _GEN_124) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_129 = mux(_T_141, _GEN_120, _GEN_126) @[SPI.scala 185:68]
    node _T_148 = eq(UInt<4>("h9"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_149 = bits(io_ByteEnable, 9, 9) @[SPI.scala 185:46]
    node _T_150 = and(_T_148, _T_149) @[SPI.scala 185:30]
    node _T_151 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_152 = and(_T_150, _T_151) @[SPI.scala 185:50]
    node _T_153 = gt(UInt<4>("h9"), PosReg) @[SPI.scala 192:28]
    node _T_154 = bits(io_ByteEnable, 9, 9) @[SPI.scala 192:53]
    node _T_155 = and(_T_153, _T_154) @[SPI.scala 192:37]
    node _T_156 = shl(UInt<4>("h9"), 3) @[SPI.scala 193:48]
    node _T_157 = add(io_Address, _T_156) @[SPI.scala 193:41]
    node _T_158 = tail(_T_157, 1) @[SPI.scala 193:41]
    node _GEN_130 = mux(_T_155, _T_158, _GEN_127) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_131 = mux(_T_155, UInt<4>("h9"), _GEN_129) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_132 = mux(_T_155, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_241 = mux(_T_48, _GEN_128, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_266 = mux(_T_47, _GEN_241, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_299 = mux(_T_21, UInt<1>("h0"), _GEN_266) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_328 = mux(_T_20, UInt<1>("h0"), _GEN_299) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_357 = mux(_T_12, UInt<1>("h0"), _GEN_328) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_386 = mux(_T_8, UInt<1>("h0"), _GEN_357) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_415 = mux(_T, UInt<1>("h0"), _GEN_386) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_9 = _GEN_415 @[SPI.scala 69:19]
    node _GEN_133 = mux(Carry_9, UInt<1>("h1"), _GEN_132) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_134 = mux(Carry_9, _GEN_127, _GEN_130) @[SPI.scala 189:33]
    node _GEN_135 = mux(Carry_9, _GEN_129, _GEN_131) @[SPI.scala 189:33]
    node _GEN_136 = mux(_T_152, io_Address, _GEN_134) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_137 = mux(_T_152, UInt<1>("h1"), _GEN_133) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_138 = mux(_T_152, _GEN_129, _GEN_135) @[SPI.scala 185:68]
    node _T_159 = eq(UInt<4>("ha"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_160 = bits(io_ByteEnable, 10, 10) @[SPI.scala 185:46]
    node _T_161 = and(_T_159, _T_160) @[SPI.scala 185:30]
    node _T_162 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_163 = and(_T_161, _T_162) @[SPI.scala 185:50]
    node _T_164 = gt(UInt<4>("ha"), PosReg) @[SPI.scala 192:28]
    node _T_165 = bits(io_ByteEnable, 10, 10) @[SPI.scala 192:53]
    node _T_166 = and(_T_164, _T_165) @[SPI.scala 192:37]
    node _T_167 = shl(UInt<4>("ha"), 3) @[SPI.scala 193:48]
    node _T_168 = add(io_Address, _T_167) @[SPI.scala 193:41]
    node _T_169 = tail(_T_168, 1) @[SPI.scala 193:41]
    node _GEN_139 = mux(_T_166, _T_169, _GEN_136) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_140 = mux(_T_166, UInt<4>("ha"), _GEN_138) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_141 = mux(_T_166, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_242 = mux(_T_48, _GEN_137, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_267 = mux(_T_47, _GEN_242, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_300 = mux(_T_21, UInt<1>("h0"), _GEN_267) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_329 = mux(_T_20, UInt<1>("h0"), _GEN_300) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_358 = mux(_T_12, UInt<1>("h0"), _GEN_329) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_387 = mux(_T_8, UInt<1>("h0"), _GEN_358) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_416 = mux(_T, UInt<1>("h0"), _GEN_387) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_10 = _GEN_416 @[SPI.scala 69:19]
    node _GEN_142 = mux(Carry_10, UInt<1>("h1"), _GEN_141) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_143 = mux(Carry_10, _GEN_136, _GEN_139) @[SPI.scala 189:33]
    node _GEN_144 = mux(Carry_10, _GEN_138, _GEN_140) @[SPI.scala 189:33]
    node _GEN_145 = mux(_T_163, io_Address, _GEN_143) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_146 = mux(_T_163, UInt<1>("h1"), _GEN_142) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_147 = mux(_T_163, _GEN_138, _GEN_144) @[SPI.scala 185:68]
    node _T_170 = eq(UInt<4>("hb"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_171 = bits(io_ByteEnable, 11, 11) @[SPI.scala 185:46]
    node _T_172 = and(_T_170, _T_171) @[SPI.scala 185:30]
    node _T_173 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_174 = and(_T_172, _T_173) @[SPI.scala 185:50]
    node _T_175 = gt(UInt<4>("hb"), PosReg) @[SPI.scala 192:28]
    node _T_176 = bits(io_ByteEnable, 11, 11) @[SPI.scala 192:53]
    node _T_177 = and(_T_175, _T_176) @[SPI.scala 192:37]
    node _T_178 = shl(UInt<4>("hb"), 3) @[SPI.scala 193:48]
    node _T_179 = add(io_Address, _T_178) @[SPI.scala 193:41]
    node _T_180 = tail(_T_179, 1) @[SPI.scala 193:41]
    node _GEN_148 = mux(_T_177, _T_180, _GEN_145) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_149 = mux(_T_177, UInt<4>("hb"), _GEN_147) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_150 = mux(_T_177, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_243 = mux(_T_48, _GEN_146, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_268 = mux(_T_47, _GEN_243, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_301 = mux(_T_21, UInt<1>("h0"), _GEN_268) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_330 = mux(_T_20, UInt<1>("h0"), _GEN_301) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_359 = mux(_T_12, UInt<1>("h0"), _GEN_330) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_388 = mux(_T_8, UInt<1>("h0"), _GEN_359) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_417 = mux(_T, UInt<1>("h0"), _GEN_388) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_11 = _GEN_417 @[SPI.scala 69:19]
    node _GEN_151 = mux(Carry_11, UInt<1>("h1"), _GEN_150) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_152 = mux(Carry_11, _GEN_145, _GEN_148) @[SPI.scala 189:33]
    node _GEN_153 = mux(Carry_11, _GEN_147, _GEN_149) @[SPI.scala 189:33]
    node _GEN_154 = mux(_T_174, io_Address, _GEN_152) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_155 = mux(_T_174, UInt<1>("h1"), _GEN_151) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_156 = mux(_T_174, _GEN_147, _GEN_153) @[SPI.scala 185:68]
    node _T_181 = eq(UInt<4>("hc"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_182 = bits(io_ByteEnable, 12, 12) @[SPI.scala 185:46]
    node _T_183 = and(_T_181, _T_182) @[SPI.scala 185:30]
    node _T_184 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_185 = and(_T_183, _T_184) @[SPI.scala 185:50]
    node _T_186 = gt(UInt<4>("hc"), PosReg) @[SPI.scala 192:28]
    node _T_187 = bits(io_ByteEnable, 12, 12) @[SPI.scala 192:53]
    node _T_188 = and(_T_186, _T_187) @[SPI.scala 192:37]
    node _T_189 = shl(UInt<4>("hc"), 3) @[SPI.scala 193:48]
    node _T_190 = add(io_Address, _T_189) @[SPI.scala 193:41]
    node _T_191 = tail(_T_190, 1) @[SPI.scala 193:41]
    node _GEN_157 = mux(_T_188, _T_191, _GEN_154) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_158 = mux(_T_188, UInt<4>("hc"), _GEN_156) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_159 = mux(_T_188, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_244 = mux(_T_48, _GEN_155, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_269 = mux(_T_47, _GEN_244, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_302 = mux(_T_21, UInt<1>("h0"), _GEN_269) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_331 = mux(_T_20, UInt<1>("h0"), _GEN_302) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_360 = mux(_T_12, UInt<1>("h0"), _GEN_331) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_389 = mux(_T_8, UInt<1>("h0"), _GEN_360) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_418 = mux(_T, UInt<1>("h0"), _GEN_389) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_12 = _GEN_418 @[SPI.scala 69:19]
    node _GEN_160 = mux(Carry_12, UInt<1>("h1"), _GEN_159) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_161 = mux(Carry_12, _GEN_154, _GEN_157) @[SPI.scala 189:33]
    node _GEN_162 = mux(Carry_12, _GEN_156, _GEN_158) @[SPI.scala 189:33]
    node _GEN_163 = mux(_T_185, io_Address, _GEN_161) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_164 = mux(_T_185, UInt<1>("h1"), _GEN_160) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_165 = mux(_T_185, _GEN_156, _GEN_162) @[SPI.scala 185:68]
    node _T_192 = eq(UInt<4>("hd"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_193 = bits(io_ByteEnable, 13, 13) @[SPI.scala 185:46]
    node _T_194 = and(_T_192, _T_193) @[SPI.scala 185:30]
    node _T_195 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_196 = and(_T_194, _T_195) @[SPI.scala 185:50]
    node _T_197 = gt(UInt<4>("hd"), PosReg) @[SPI.scala 192:28]
    node _T_198 = bits(io_ByteEnable, 13, 13) @[SPI.scala 192:53]
    node _T_199 = and(_T_197, _T_198) @[SPI.scala 192:37]
    node _T_200 = shl(UInt<4>("hd"), 3) @[SPI.scala 193:48]
    node _T_201 = add(io_Address, _T_200) @[SPI.scala 193:41]
    node _T_202 = tail(_T_201, 1) @[SPI.scala 193:41]
    node _GEN_166 = mux(_T_199, _T_202, _GEN_163) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_167 = mux(_T_199, UInt<4>("hd"), _GEN_165) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_168 = mux(_T_199, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_245 = mux(_T_48, _GEN_164, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_270 = mux(_T_47, _GEN_245, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_303 = mux(_T_21, UInt<1>("h0"), _GEN_270) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_332 = mux(_T_20, UInt<1>("h0"), _GEN_303) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_361 = mux(_T_12, UInt<1>("h0"), _GEN_332) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_390 = mux(_T_8, UInt<1>("h0"), _GEN_361) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_419 = mux(_T, UInt<1>("h0"), _GEN_390) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_13 = _GEN_419 @[SPI.scala 69:19]
    node _GEN_169 = mux(Carry_13, UInt<1>("h1"), _GEN_168) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_170 = mux(Carry_13, _GEN_163, _GEN_166) @[SPI.scala 189:33]
    node _GEN_171 = mux(Carry_13, _GEN_165, _GEN_167) @[SPI.scala 189:33]
    node _GEN_172 = mux(_T_196, io_Address, _GEN_170) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_173 = mux(_T_196, UInt<1>("h1"), _GEN_169) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_174 = mux(_T_196, _GEN_165, _GEN_171) @[SPI.scala 185:68]
    node _T_203 = eq(UInt<4>("he"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_204 = bits(io_ByteEnable, 14, 14) @[SPI.scala 185:46]
    node _T_205 = and(_T_203, _T_204) @[SPI.scala 185:30]
    node _T_206 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_207 = and(_T_205, _T_206) @[SPI.scala 185:50]
    node _T_208 = gt(UInt<4>("he"), PosReg) @[SPI.scala 192:28]
    node _T_209 = bits(io_ByteEnable, 14, 14) @[SPI.scala 192:53]
    node _T_210 = and(_T_208, _T_209) @[SPI.scala 192:37]
    node _T_211 = shl(UInt<4>("he"), 3) @[SPI.scala 193:48]
    node _T_212 = add(io_Address, _T_211) @[SPI.scala 193:41]
    node _T_213 = tail(_T_212, 1) @[SPI.scala 193:41]
    node _GEN_175 = mux(_T_210, _T_213, _GEN_172) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_176 = mux(_T_210, UInt<4>("he"), _GEN_174) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_177 = mux(_T_210, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_246 = mux(_T_48, _GEN_173, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_271 = mux(_T_47, _GEN_246, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_304 = mux(_T_21, UInt<1>("h0"), _GEN_271) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_333 = mux(_T_20, UInt<1>("h0"), _GEN_304) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_362 = mux(_T_12, UInt<1>("h0"), _GEN_333) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_391 = mux(_T_8, UInt<1>("h0"), _GEN_362) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_420 = mux(_T, UInt<1>("h0"), _GEN_391) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_14 = _GEN_420 @[SPI.scala 69:19]
    node _GEN_178 = mux(Carry_14, UInt<1>("h1"), _GEN_177) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_179 = mux(Carry_14, _GEN_172, _GEN_175) @[SPI.scala 189:33]
    node _GEN_180 = mux(Carry_14, _GEN_174, _GEN_176) @[SPI.scala 189:33]
    node _GEN_181 = mux(_T_207, io_Address, _GEN_179) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_182 = mux(_T_207, UInt<1>("h1"), _GEN_178) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_183 = mux(_T_207, _GEN_174, _GEN_180) @[SPI.scala 185:68]
    node _T_214 = eq(UInt<4>("hf"), UInt<1>("h0")) @[SPI.scala 185:22]
    node _T_215 = bits(io_ByteEnable, 15, 15) @[SPI.scala 185:46]
    node _T_216 = and(_T_214, _T_215) @[SPI.scala 185:30]
    node _T_217 = eq(PosReg, UInt<1>("h0")) @[SPI.scala 185:60]
    node _T_218 = and(_T_216, _T_217) @[SPI.scala 185:50]
    node _T_219 = gt(UInt<4>("hf"), PosReg) @[SPI.scala 192:28]
    node _T_220 = bits(io_ByteEnable, 15, 15) @[SPI.scala 192:53]
    node _T_221 = and(_T_219, _T_220) @[SPI.scala 192:37]
    node _T_222 = shl(UInt<4>("hf"), 3) @[SPI.scala 193:48]
    node _T_223 = add(io_Address, _T_222) @[SPI.scala 193:41]
    node _T_224 = tail(_T_223, 1) @[SPI.scala 193:41]
    node _GEN_184 = mux(_T_221, _T_224, _GEN_181) @[SPI.scala 192:57 SPI.scala 193:27]
    node _GEN_185 = mux(_T_221, UInt<4>("hf"), _GEN_183) @[SPI.scala 192:57 SPI.scala 194:22]
    node _GEN_186 = mux(_T_221, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 192:57 SPI.scala 195:28 SPI.scala 198:28]
    node _GEN_247 = mux(_T_48, _GEN_182, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_272 = mux(_T_47, _GEN_247, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_305 = mux(_T_21, UInt<1>("h0"), _GEN_272) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_334 = mux(_T_20, UInt<1>("h0"), _GEN_305) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_363 = mux(_T_12, UInt<1>("h0"), _GEN_334) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_392 = mux(_T_8, UInt<1>("h0"), _GEN_363) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_421 = mux(_T, UInt<1>("h0"), _GEN_392) @[Conditional.scala 40:58 SPI.scala 71:14]
    node Carry_15 = _GEN_421 @[SPI.scala 69:19]
    node _GEN_187 = mux(Carry_15, UInt<1>("h1"), _GEN_186) @[SPI.scala 189:33 SPI.scala 190:28]
    node _GEN_188 = mux(Carry_15, _GEN_181, _GEN_184) @[SPI.scala 189:33]
    node _GEN_189 = mux(Carry_15, _GEN_183, _GEN_185) @[SPI.scala 189:33]
    node _GEN_190 = mux(_T_218, io_Address, _GEN_188) @[SPI.scala 185:68 SPI.scala 186:27]
    node _GEN_191 = mux(_T_218, UInt<1>("h1"), _GEN_187) @[SPI.scala 185:68 SPI.scala 187:28]
    node _GEN_192 = mux(_T_218, _GEN_183, _GEN_189) @[SPI.scala 185:68]
    node _T_225 = eq(UInt<3>("h0"), SubStateReg) @[Conditional.scala 37:30]
    node _T_226 = sub(UInt<3>("h7"), CntReg) @[SPI.scala 206:38]
    node _T_227 = tail(_T_226, 1) @[SPI.scala 206:38]
    node _T_228 = dshr(UInt<8>("h2"), _T_227) @[SPI.scala 206:33]
    node _T_229 = bits(_T_228, 0, 0) @[SPI.scala 206:33]
    node _T_230 = add(CntReg, UInt<1>("h1")) @[SPI.scala 207:28]
    node _T_231 = tail(_T_230, 1) @[SPI.scala 207:28]
    node _T_232 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 210:23]
    node _GEN_193 = mux(_T_232, UInt<1>("h0"), _T_231) @[SPI.scala 210:32 SPI.scala 211:20 SPI.scala 207:18]
    node _GEN_194 = mux(_T_232, UInt<3>("h1"), UInt<3>("h0")) @[SPI.scala 210:32 SPI.scala 212:25 SPI.scala 208:23]
    node _T_233 = eq(UInt<3>("h1"), SubStateReg) @[Conditional.scala 37:30]
    node _T_234 = sub(UInt<5>("h17"), CntReg) @[SPI.scala 216:39]
    node _T_235 = tail(_T_234, 1) @[SPI.scala 216:39]
    node _T_236 = dshr(TempAddress, _T_235) @[SPI.scala 216:33]
    node _T_237 = bits(_T_236, 0, 0) @[SPI.scala 216:33]
    node _T_238 = add(CntReg, UInt<1>("h1")) @[SPI.scala 218:28]
    node _T_239 = tail(_T_238, 1) @[SPI.scala 218:28]
    node _T_240 = eq(CntReg, UInt<5>("h17")) @[SPI.scala 221:23]
    node _GEN_195 = mux(_T_240, UInt<1>("h0"), _T_239) @[SPI.scala 221:32 SPI.scala 222:20 SPI.scala 218:18]
    node _GEN_196 = mux(_T_240, UInt<3>("h2"), UInt<3>("h1")) @[SPI.scala 221:32 SPI.scala 223:25 SPI.scala 219:23]
    node _T_241 = eq(UInt<3>("h2"), SubStateReg) @[Conditional.scala 37:30]
    node _T_242 = bits(CntReg, 7, 5) @[SPI.scala 227:41]
    node _T_243 = bits(_T_242, 1, 0)
    node _T_244 = bits(CntReg, 4, 0) @[SPI.scala 227:61]
    node _T_245 = sub(UInt<5>("h1f"), _T_244) @[SPI.scala 227:53]
    node _T_246 = tail(_T_245, 1) @[SPI.scala 227:53]
    node _GEN_197 = validif(eq(UInt<1>("h0"), _T_243), io_WriteData_0) @[SPI.scala 227:47 SPI.scala 227:47]
    node _GEN_198 = mux(eq(UInt<1>("h1"), _T_243), io_WriteData_1, _GEN_197) @[SPI.scala 227:47 SPI.scala 227:47]
    node _GEN_199 = mux(eq(UInt<2>("h2"), _T_243), io_WriteData_2, _GEN_198) @[SPI.scala 227:47 SPI.scala 227:47]
    node _GEN_200 = mux(eq(UInt<2>("h3"), _T_243), io_WriteData_3, _GEN_199) @[SPI.scala 227:47 SPI.scala 227:47]
    node _io_WriteData_T_243 = _GEN_200 @[SPI.scala 227:47]
    node _T_247 = dshr(_io_WriteData_T_243, _T_246) @[SPI.scala 227:47]
    node _T_248 = bits(_T_247, 0, 0) @[SPI.scala 227:47]
    node _T_249 = add(CntReg, UInt<1>("h1")) @[SPI.scala 228:28]
    node _T_250 = tail(_T_249, 1) @[SPI.scala 228:28]
    node _T_251 = eq(CntReg, UInt<3>("h7")) @[SPI.scala 231:23]
    node _T_252 = add(PosReg, UInt<1>("h1")) @[SPI.scala 232:30]
    node _T_253 = tail(_T_252, 1) @[SPI.scala 232:30]
    node _T_254 = add(PosReg, UInt<1>("h1")) @[SPI.scala 235:40]
    node _T_255 = tail(_T_254, 1) @[SPI.scala 235:40]
    node _T_256 = dshr(io_ByteEnable, _T_255) @[SPI.scala 235:32]
    node _T_257 = bits(_T_256, 0, 0) @[SPI.scala 235:32]
    node _T_258 = eq(_T_257, UInt<1>("h0")) @[SPI.scala 235:18]
    node _GEN_201 = mux(_T_258, UInt<1>("h0"), UInt<1>("h0")) @[SPI.scala 235:48 SPI.scala 236:22 SPI.scala 233:20]
    node _GEN_202 = mux(_T_258, UInt<1>("h1"), UInt<1>("h1")) @[SPI.scala 235:48 SPI.scala 237:21 SPI.scala 37:9]
    node _GEN_203 = mux(_T_251, _T_253, PosReg) @[SPI.scala 231:32 SPI.scala 232:20 SPI.scala 66:23]
    node _GEN_204 = mux(_T_251, _GEN_201, _T_250) @[SPI.scala 231:32 SPI.scala 228:18]
    node _GEN_205 = mux(_T_251, _GEN_202, UInt<1>("h1")) @[SPI.scala 231:32 SPI.scala 37:9]
    node _T_259 = shl(PosReg, 3) @[SPI.scala 241:34]
    node _T_260 = add(CntReg, _T_259) @[SPI.scala 241:24]
    node _T_261 = tail(_T_260, 1) @[SPI.scala 241:24]
    node _T_262 = eq(_T_261, UInt<7>("h7f")) @[SPI.scala 241:48]
    node _GEN_206 = mux(_T_262, UInt<1>("h0"), _GEN_204) @[SPI.scala 241:59 SPI.scala 242:20]
    node _GEN_207 = mux(_T_262, UInt<1>("h0"), _GEN_203) @[SPI.scala 241:59 SPI.scala 243:20]
    node _GEN_208 = mux(_T_262, UInt<1>("h1"), UInt<1>("h0")) @[SPI.scala 241:59 SPI.scala 244:31 SPI.scala 47:21]
    node _GEN_209 = mux(_T_262, UInt<3>("h3"), StateReg) @[SPI.scala 241:59 SPI.scala 245:22 SPI.scala 50:25]
    node _GEN_210 = mux(_T_241, _T_248, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 227:19 SPI.scala 38:11]
    node _GEN_211 = mux(_T_241, _GEN_206, CntReg) @[Conditional.scala 39:67 SPI.scala 55:23]
    node _GEN_212 = mux(_T_241, UInt<3>("h2"), UInt<3>("h4")) @[Conditional.scala 39:67 SPI.scala 229:23 SPI.scala 175:19]
    node _GEN_213 = mux(_T_241, _GEN_207, PosReg) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_214 = mux(_T_241, _GEN_205, UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 37:9]
    node _GEN_215 = mux(_T_241, _GEN_208, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_216 = mux(_T_241, _GEN_209, StateReg) @[Conditional.scala 39:67 SPI.scala 50:25]
    node _GEN_217 = mux(_T_233, _T_237, _GEN_210) @[Conditional.scala 39:67 SPI.scala 216:19]
    node _GEN_218 = mux(_T_233, _GEN_195, _GEN_211) @[Conditional.scala 39:67]
    node _GEN_219 = mux(_T_233, _GEN_196, _GEN_212) @[Conditional.scala 39:67]
    node _GEN_220 = mux(_T_233, PosReg, _GEN_213) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_221 = mux(_T_233, UInt<1>("h1"), _GEN_214) @[Conditional.scala 39:67 SPI.scala 37:9]
    node _GEN_222 = mux(_T_233, UInt<1>("h0"), _GEN_215) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_223 = mux(_T_233, StateReg, _GEN_216) @[Conditional.scala 39:67 SPI.scala 50:25]
    node _GEN_224 = mux(_T_225, UInt<1>("h0"), _GEN_221) @[Conditional.scala 39:67 SPI.scala 205:17]
    node _GEN_225 = mux(_T_225, _T_229, _GEN_217) @[Conditional.scala 39:67 SPI.scala 206:19]
    node _GEN_226 = mux(_T_225, _GEN_193, _GEN_218) @[Conditional.scala 39:67]
    node _GEN_227 = mux(_T_225, _GEN_194, _GEN_219) @[Conditional.scala 39:67]
    node _GEN_228 = mux(_T_225, PosReg, _GEN_220) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_229 = mux(_T_225, UInt<1>("h0"), _GEN_222) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_230 = mux(_T_225, StateReg, _GEN_223) @[Conditional.scala 39:67 SPI.scala 50:25]
    node _GEN_231 = mux(_T_48, _GEN_190, TempAddress) @[Conditional.scala 40:58 SPI.scala 63:28]
    node _GEN_233 = mux(_T_48, _GEN_192, _GEN_228) @[Conditional.scala 40:58]
    node _GEN_248 = mux(_T_48, _GEN_191, UInt<1>("h0")) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_249 = mux(_T_48, UInt<3>("h0"), _GEN_227) @[Conditional.scala 40:58 SPI.scala 202:23]
    node _GEN_250 = mux(_T_48, UInt<1>("h1"), _GEN_224) @[Conditional.scala 40:58 SPI.scala 37:9]
    node _GEN_251 = mux(_T_48, UInt<1>("h0"), _GEN_225) @[Conditional.scala 40:58 SPI.scala 38:11]
    node _GEN_252 = mux(_T_48, CntReg, _GEN_226) @[Conditional.scala 40:58 SPI.scala 55:23]
    node _GEN_253 = mux(_T_48, UInt<1>("h0"), _GEN_229) @[Conditional.scala 40:58 SPI.scala 47:21]
    node _GEN_254 = mux(_T_48, StateReg, _GEN_230) @[Conditional.scala 40:58 SPI.scala 50:25]
    node _GEN_255 = mux(_T_47, _GEN_249, SubStateReg) @[Conditional.scala 39:67 SPI.scala 53:28]
    node _GEN_256 = mux(_T_47, _GEN_231, TempAddress) @[Conditional.scala 39:67 SPI.scala 63:28]
    node _GEN_258 = mux(_T_47, _GEN_233, PosReg) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_273 = mux(_T_47, _GEN_248, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_274 = mux(_T_47, _GEN_250, UInt<1>("h1")) @[Conditional.scala 39:67 SPI.scala 37:9]
    node _GEN_275 = mux(_T_47, _GEN_251, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 38:11]
    node _GEN_276 = mux(_T_47, _GEN_252, CntReg) @[Conditional.scala 39:67 SPI.scala 55:23]
    node _GEN_277 = mux(_T_47, _GEN_253, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_278 = mux(_T_47, _GEN_254, StateReg) @[Conditional.scala 39:67 SPI.scala 50:25]
    node _GEN_279 = mux(_T_21, _GEN_39, _GEN_274) @[Conditional.scala 39:67]
    node _GEN_280 = mux(_T_21, _GEN_40, _GEN_275) @[Conditional.scala 39:67]
    node _GEN_281 = mux(_T_21, _GEN_41, _GEN_276) @[Conditional.scala 39:67]
    node _GEN_282 = mux(_T_21, _GEN_42, _GEN_255) @[Conditional.scala 39:67]
    node _GEN_283 = mux(_T_21, _GEN_43, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_284 = mux(_T_21, _GEN_44, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 43:18]
    node _GEN_285 = mux(_T_21, _GEN_45, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 44:18]
    node _GEN_286 = mux(_T_21, _GEN_46, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 45:18]
    node _GEN_287 = mux(_T_21, _GEN_47, UInt<1>("h0")) @[Conditional.scala 39:67 SPI.scala 41:16]
    node _GEN_288 = mux(_T_21, _GEN_48, _GEN_278) @[Conditional.scala 39:67]
    node _GEN_289 = mux(_T_21, TempAddress, _GEN_256) @[Conditional.scala 39:67 SPI.scala 63:28]
    node _GEN_291 = mux(_T_21, PosReg, _GEN_258) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_306 = mux(_T_21, UInt<1>("h0"), _GEN_273) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_307 = mux(_T_21, UInt<1>("h0"), _GEN_277) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_308 = mux(_T_20, UInt<1>("h1"), _GEN_279) @[Conditional.scala 39:67 SPI.scala 119:13]
    node _GEN_309 = mux(_T_20, UInt<1>("h0"), _GEN_287) @[Conditional.scala 39:67 SPI.scala 120:20]
    node _GEN_310 = mux(_T_20, UInt<3>("h0"), _GEN_282) @[Conditional.scala 39:67 SPI.scala 121:19]
    node _GEN_311 = mux(_T_20, _GEN_12, _GEN_288) @[Conditional.scala 39:67]
    node _GEN_312 = mux(_T_20, UInt<1>("h0"), _GEN_280) @[Conditional.scala 39:67 SPI.scala 38:11]
    node _GEN_313 = mux(_T_20, CntReg, _GEN_281) @[Conditional.scala 39:67 SPI.scala 55:23]
    node _GEN_314 = mux(_T_20, UInt<1>("h0"), _GEN_283) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_315 = mux(_T_20, UInt<1>("h0"), _GEN_284) @[Conditional.scala 39:67 SPI.scala 43:18]
    node _GEN_316 = mux(_T_20, UInt<1>("h0"), _GEN_285) @[Conditional.scala 39:67 SPI.scala 44:18]
    node _GEN_317 = mux(_T_20, UInt<1>("h0"), _GEN_286) @[Conditional.scala 39:67 SPI.scala 45:18]
    node _GEN_318 = mux(_T_20, TempAddress, _GEN_289) @[Conditional.scala 39:67 SPI.scala 63:28]
    node _GEN_320 = mux(_T_20, PosReg, _GEN_291) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_335 = mux(_T_20, UInt<1>("h0"), _GEN_306) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_336 = mux(_T_20, UInt<1>("h0"), _GEN_307) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_337 = mux(_T_12, UInt<1>("h0"), _GEN_308) @[Conditional.scala 39:67 SPI.scala 99:13]
    node _GEN_338 = mux(_T_12, _GEN_9, _GEN_312) @[Conditional.scala 39:67]
    node _GEN_339 = mux(_T_12, _GEN_8, _GEN_313) @[Conditional.scala 39:67]
    node _GEN_340 = mux(_T_12, _GEN_10, _GEN_311) @[Conditional.scala 39:67]
    node _GEN_341 = mux(_T_12, UInt<1>("h0"), _GEN_309) @[Conditional.scala 39:67 SPI.scala 41:16]
    node _GEN_342 = mux(_T_12, SubStateReg, _GEN_310) @[Conditional.scala 39:67 SPI.scala 53:28]
    node _GEN_343 = mux(_T_12, UInt<1>("h0"), _GEN_314) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_344 = mux(_T_12, UInt<1>("h0"), _GEN_315) @[Conditional.scala 39:67 SPI.scala 43:18]
    node _GEN_345 = mux(_T_12, UInt<1>("h0"), _GEN_316) @[Conditional.scala 39:67 SPI.scala 44:18]
    node _GEN_346 = mux(_T_12, UInt<1>("h0"), _GEN_317) @[Conditional.scala 39:67 SPI.scala 45:18]
    node _GEN_347 = mux(_T_12, TempAddress, _GEN_318) @[Conditional.scala 39:67 SPI.scala 63:28]
    node _GEN_349 = mux(_T_12, PosReg, _GEN_320) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_364 = mux(_T_12, UInt<1>("h0"), _GEN_335) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_365 = mux(_T_12, UInt<1>("h0"), _GEN_336) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_366 = mux(_T_8, UInt<1>("h1"), _GEN_337) @[Conditional.scala 39:67 SPI.scala 87:13]
    node _GEN_367 = mux(_T_8, _GEN_4, _GEN_338) @[Conditional.scala 39:67]
    node _GEN_368 = mux(_T_8, _GEN_3, _GEN_339) @[Conditional.scala 39:67]
    node _GEN_369 = mux(_T_8, _GEN_5, _GEN_340) @[Conditional.scala 39:67]
    node _GEN_370 = mux(_T_8, UInt<1>("h0"), _GEN_341) @[Conditional.scala 39:67 SPI.scala 41:16]
    node _GEN_371 = mux(_T_8, SubStateReg, _GEN_342) @[Conditional.scala 39:67 SPI.scala 53:28]
    node _GEN_372 = mux(_T_8, UInt<1>("h0"), _GEN_343) @[Conditional.scala 39:67 SPI.scala 42:18]
    node _GEN_373 = mux(_T_8, UInt<1>("h0"), _GEN_344) @[Conditional.scala 39:67 SPI.scala 43:18]
    node _GEN_374 = mux(_T_8, UInt<1>("h0"), _GEN_345) @[Conditional.scala 39:67 SPI.scala 44:18]
    node _GEN_375 = mux(_T_8, UInt<1>("h0"), _GEN_346) @[Conditional.scala 39:67 SPI.scala 45:18]
    node _GEN_376 = mux(_T_8, TempAddress, _GEN_347) @[Conditional.scala 39:67 SPI.scala 63:28]
    node _GEN_378 = mux(_T_8, PosReg, _GEN_349) @[Conditional.scala 39:67 SPI.scala 66:23]
    node _GEN_393 = mux(_T_8, UInt<1>("h0"), _GEN_364) @[Conditional.scala 39:67 SPI.scala 71:14]
    node _GEN_394 = mux(_T_8, UInt<1>("h0"), _GEN_365) @[Conditional.scala 39:67 SPI.scala 47:21]
    node _GEN_395 = mux(_T, UInt<1>("h0"), _GEN_366) @[Conditional.scala 40:58 SPI.scala 76:13]
    node _GEN_396 = mux(_T, _GEN_1, _GEN_367) @[Conditional.scala 40:58]
    node _GEN_397 = mux(_T, _GEN_0, _GEN_368) @[Conditional.scala 40:58]
    node _GEN_398 = mux(_T, _GEN_2, _GEN_369) @[Conditional.scala 40:58]
    node _GEN_399 = mux(_T, UInt<1>("h0"), _GEN_370) @[Conditional.scala 40:58 SPI.scala 41:16]
    node _GEN_400 = mux(_T, SubStateReg, _GEN_371) @[Conditional.scala 40:58 SPI.scala 53:28]
    node _GEN_401 = mux(_T, UInt<1>("h0"), _GEN_372) @[Conditional.scala 40:58 SPI.scala 42:18]
    node _GEN_402 = mux(_T, UInt<1>("h0"), _GEN_373) @[Conditional.scala 40:58 SPI.scala 43:18]
    node _GEN_403 = mux(_T, UInt<1>("h0"), _GEN_374) @[Conditional.scala 40:58 SPI.scala 44:18]
    node _GEN_404 = mux(_T, UInt<1>("h0"), _GEN_375) @[Conditional.scala 40:58 SPI.scala 45:18]
    node _GEN_405 = mux(_T, TempAddress, _GEN_376) @[Conditional.scala 40:58 SPI.scala 63:28]
    node _GEN_407 = mux(_T, PosReg, _GEN_378) @[Conditional.scala 40:58 SPI.scala 66:23]
    node _GEN_422 = mux(_T, UInt<1>("h0"), _GEN_393) @[Conditional.scala 40:58 SPI.scala 71:14]
    node _GEN_423 = mux(_T, UInt<1>("h0"), _GEN_394) @[Conditional.scala 40:58 SPI.scala 47:21]
    node Carry_16 = _GEN_422 @[SPI.scala 69:19]
    io_ReadData_0 <= _GEN_401
    io_ReadData_1 <= _GEN_402
    io_ReadData_2 <= _GEN_403
    io_ReadData_3 <= _GEN_404
    io_DataValid <= _GEN_399
    io_WriteCompleted <= _GEN_423
    io_CE <= _GEN_395
    io_MOSI <= _GEN_396
    io_CntReg <= CntReg @[SPI.scala 56:13]
    io_PosReg <= PosReg @[SPI.scala 67:13]
    StateReg <= mux(reset, UInt<3>("h0"), _GEN_398) @[SPI.scala 50:25 SPI.scala 50:25]
    SubStateReg <= mux(reset, UInt<3>("h0"), _GEN_400) @[SPI.scala 53:28 SPI.scala 53:28]
    CntReg <= mux(reset, UInt<8>("h0"), _GEN_397) @[SPI.scala 55:23 SPI.scala 55:23]
    TempAddress <= mux(reset, UInt<24>("h0"), _GEN_405) @[SPI.scala 63:28 SPI.scala 63:28]
    PosReg <= mux(reset, UInt<4>("h0"), _GEN_407) @[SPI.scala 66:23 SPI.scala 66:23]
    hi <= mux(reset, UInt<128>("h0"), bits(_T_39, 127, 0)) @[SPI.scala 157:32 SPI.scala 157:32 SPI.scala 158:19]

  module OCPburst_SPI_memory :
    input clock : Clock
    input reset : UInt<1>
    input io_OCP_interface_M_Cmd : UInt<3>
    input io_OCP_interface_M_Addr : UInt<24>
    input io_OCP_interface_M_Data : UInt<32>
    input io_OCP_interface_M_DataValid : UInt<1>
    input io_OCP_interface_M_DataByteEn : UInt<4>
    output io_OCP_interface_S_Resp : UInt<2>
    output io_OCP_interface_S_Data : UInt<32>
    output io_OCP_interface_S_CmdAccept : UInt<1>
    output io_OCP_interface_S_DataAccept : UInt<1>
    output io_CE : UInt<1>
    output io_MOSI : UInt<1>
    input io_MISO : UInt<1>
    output io_SR : UInt<4>
    output io_CntReg : UInt<8>
    output io_SPI_DATA_VALID : UInt<1>
    output io_SPI_write_complete : UInt<1>
    output io_SPI_CntReg : UInt<8>
    output io_SPI_POS_REG : UInt<4>

    inst SPI of SPI @[OCPburst_SPI_memory.scala 33:19]
    reg slave_resp : UInt<2>, clock with :
      reset => (UInt<1>("h0"), slave_resp) @[OCPburst_SPI_memory.scala 52:27]
    reg StateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), StateReg) @[OCPburst_SPI_memory.scala 56:25]
    reg CntReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), CntReg) @[OCPburst_SPI_memory.scala 59:23]
    reg WriteData_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_0) @[OCPburst_SPI_memory.scala 62:22]
    reg WriteData_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_1) @[OCPburst_SPI_memory.scala 62:22]
    reg WriteData_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_2) @[OCPburst_SPI_memory.scala 62:22]
    reg WriteData_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), WriteData_3) @[OCPburst_SPI_memory.scala 62:22]
    reg WriteByteEN_0 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_0) @[OCPburst_SPI_memory.scala 63:24]
    reg WriteByteEN_1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_1) @[OCPburst_SPI_memory.scala 63:24]
    reg WriteByteEN_2 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_2) @[OCPburst_SPI_memory.scala 63:24]
    reg WriteByteEN_3 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), WriteByteEN_3) @[OCPburst_SPI_memory.scala 63:24]
    node _T = eq(UInt<3>("h0"), StateReg) @[Conditional.scala 37:30]
    node _T_1 = eq(UInt<3>("h1"), io_OCP_interface_M_Cmd) @[Conditional.scala 37:30]
    node _T_2 = eq(UInt<3>("h2"), io_OCP_interface_M_Cmd) @[Conditional.scala 37:30]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), CntReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 74:18 OCPburst_SPI_memory.scala 59:23]
    node _GEN_1 = mux(_T_2, UInt<3>("h1"), StateReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 75:20 OCPburst_SPI_memory.scala 56:25]
    node _GEN_2 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 70:18]
    node _GEN_3 = mux(_T_1, UInt<3>("h2"), _GEN_1) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 71:20]
    node _T_3 = eq(UInt<3>("h1"), StateReg) @[Conditional.scala 37:30]
    node _GEN_4 = mux(SPI.io_DataValid, UInt<1>("h0"), CntReg) @[OCPburst_SPI_memory.scala 84:29 OCPburst_SPI_memory.scala 85:16 OCPburst_SPI_memory.scala 59:23]
    node _GEN_5 = mux(SPI.io_DataValid, UInt<3>("h3"), StateReg) @[OCPburst_SPI_memory.scala 84:29 OCPburst_SPI_memory.scala 86:18 OCPburst_SPI_memory.scala 56:25]
    node _T_4 = eq(UInt<3>("h3"), StateReg) @[Conditional.scala 37:30]
    node _T_5 = bits(CntReg, 1, 0)
    node _GEN_6 = validif(eq(UInt<1>("h0"), _T_5), SPI.io_ReadData_0) @[OCPburst_SPI_memory.scala 90:31 OCPburst_SPI_memory.scala 90:31]
    node _GEN_7 = mux(eq(UInt<1>("h1"), _T_5), SPI.io_ReadData_1, _GEN_6) @[OCPburst_SPI_memory.scala 90:31 OCPburst_SPI_memory.scala 90:31]
    node _GEN_8 = mux(eq(UInt<2>("h2"), _T_5), SPI.io_ReadData_2, _GEN_7) @[OCPburst_SPI_memory.scala 90:31 OCPburst_SPI_memory.scala 90:31]
    node _GEN_9 = mux(eq(UInt<2>("h3"), _T_5), SPI.io_ReadData_3, _GEN_8) @[OCPburst_SPI_memory.scala 90:31 OCPburst_SPI_memory.scala 90:31]
    node _T_6 = add(CntReg, UInt<1>("h1")) @[OCPburst_SPI_memory.scala 91:24]
    node _T_7 = tail(_T_6, 1) @[OCPburst_SPI_memory.scala 91:24]
    node _T_8 = eq(CntReg, UInt<2>("h3")) @[OCPburst_SPI_memory.scala 95:19]
    node _GEN_10 = mux(_T_8, UInt<1>("h0"), _T_7) @[OCPburst_SPI_memory.scala 95:28 OCPburst_SPI_memory.scala 96:16 OCPburst_SPI_memory.scala 91:14]
    node _GEN_11 = mux(_T_8, UInt<3>("h0"), StateReg) @[OCPburst_SPI_memory.scala 95:28 OCPburst_SPI_memory.scala 97:18 OCPburst_SPI_memory.scala 56:25]
    node _T_9 = eq(UInt<3>("h2"), StateReg) @[Conditional.scala 37:30]
    node _T_10 = eq(CntReg, UInt<1>("h0")) @[OCPburst_SPI_memory.scala 101:19]
    node _GEN_12 = mux(_T_10, UInt<1>("h1"), UInt<1>("h0")) @[OCPburst_SPI_memory.scala 101:27 OCPburst_SPI_memory.scala 102:38 OCPburst_SPI_memory.scala 104:38]
    node _T_11 = bits(io_OCP_interface_M_DataValid, 0, 0) @[OCPburst_SPI_memory.scala 108:47]
    node _T_12 = bits(CntReg, 1, 0)
    node _WriteData_T_12 = io_OCP_interface_M_Data @[OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 109:27]
    node _GEN_13 = mux(eq(UInt<1>("h0"), _T_12), _WriteData_T_12, WriteData_0) @[OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 62:22]
    node _GEN_14 = mux(eq(UInt<1>("h1"), _T_12), _WriteData_T_12, WriteData_1) @[OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 62:22]
    node _GEN_15 = mux(eq(UInt<2>("h2"), _T_12), _WriteData_T_12, WriteData_2) @[OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 62:22]
    node _GEN_16 = mux(eq(UInt<2>("h3"), _T_12), _WriteData_T_12, WriteData_3) @[OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 109:27 OCPburst_SPI_memory.scala 62:22]
    node _T_13 = bits(CntReg, 1, 0)
    node _WriteByteEN_T_13 = io_OCP_interface_M_DataByteEn @[OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 110:29]
    node _GEN_17 = mux(eq(UInt<1>("h0"), _T_13), _WriteByteEN_T_13, WriteByteEN_0) @[OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 63:24]
    node _GEN_18 = mux(eq(UInt<1>("h1"), _T_13), _WriteByteEN_T_13, WriteByteEN_1) @[OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 63:24]
    node _GEN_19 = mux(eq(UInt<2>("h2"), _T_13), _WriteByteEN_T_13, WriteByteEN_2) @[OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 63:24]
    node _GEN_20 = mux(eq(UInt<2>("h3"), _T_13), _WriteByteEN_T_13, WriteByteEN_3) @[OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 110:29 OCPburst_SPI_memory.scala 63:24]
    node _T_14 = add(CntReg, UInt<1>("h1")) @[OCPburst_SPI_memory.scala 111:26]
    node _T_15 = tail(_T_14, 1) @[OCPburst_SPI_memory.scala 111:26]
    node _GEN_21 = mux(_T_11, _GEN_13, WriteData_0) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 62:22]
    node _GEN_22 = mux(_T_11, _GEN_14, WriteData_1) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 62:22]
    node _GEN_23 = mux(_T_11, _GEN_15, WriteData_2) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 62:22]
    node _GEN_24 = mux(_T_11, _GEN_16, WriteData_3) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 62:22]
    node _GEN_25 = mux(_T_11, _GEN_17, WriteByteEN_0) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 63:24]
    node _GEN_26 = mux(_T_11, _GEN_18, WriteByteEN_1) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 63:24]
    node _GEN_27 = mux(_T_11, _GEN_19, WriteByteEN_2) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 63:24]
    node _GEN_28 = mux(_T_11, _GEN_20, WriteByteEN_3) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 63:24]
    node _GEN_29 = mux(_T_11, _T_15, CntReg) @[OCPburst_SPI_memory.scala 108:51 OCPburst_SPI_memory.scala 111:16 OCPburst_SPI_memory.scala 59:23]
    node _T_16 = eq(CntReg, UInt<2>("h3")) @[OCPburst_SPI_memory.scala 114:19]
    node _GEN_30 = mux(_T_16, UInt<1>("h0"), _GEN_29) @[OCPburst_SPI_memory.scala 114:28 OCPburst_SPI_memory.scala 115:16]
    node _GEN_31 = mux(_T_16, UInt<3>("h4"), StateReg) @[OCPburst_SPI_memory.scala 114:28 OCPburst_SPI_memory.scala 116:18 OCPburst_SPI_memory.scala 56:25]
    node _T_17 = eq(UInt<3>("h4"), StateReg) @[Conditional.scala 37:30]
    node _T_18 = shl(WriteByteEN_3, 12) @[OCPburst_SPI_memory.scala 124:44]
    node _T_19 = shl(WriteByteEN_2, 8) @[OCPburst_SPI_memory.scala 124:76]
    node _T_20 = add(_T_18, _T_19) @[OCPburst_SPI_memory.scala 124:58]
    node _T_21 = tail(_T_20, 1) @[OCPburst_SPI_memory.scala 124:58]
    node _T_22 = shl(WriteByteEN_1, 4) @[OCPburst_SPI_memory.scala 124:107]
    node _T_23 = add(_T_21, _T_22) @[OCPburst_SPI_memory.scala 124:89]
    node _T_24 = tail(_T_23, 1) @[OCPburst_SPI_memory.scala 124:89]
    node _T_25 = add(_T_24, WriteByteEN_0) @[OCPburst_SPI_memory.scala 124:120]
    node _T_26 = tail(_T_25, 1) @[OCPburst_SPI_memory.scala 124:120]
    node _GEN_32 = mux(SPI.io_WriteCompleted, UInt<2>("h1"), slave_resp) @[OCPburst_SPI_memory.scala 126:35 OCPburst_SPI_memory.scala 127:20 OCPburst_SPI_memory.scala 52:27]
    node _GEN_33 = mux(SPI.io_WriteCompleted, UInt<3>("h0"), StateReg) @[OCPburst_SPI_memory.scala 126:35 OCPburst_SPI_memory.scala 128:18 OCPburst_SPI_memory.scala 56:25]
    node _GEN_34 = mux(_T_17, io_OCP_interface_M_Addr, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 120:22 OCPburst_SPI_memory.scala 38:18]
    node _GEN_35 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 121:26 OCPburst_SPI_memory.scala 40:22]
    node _GEN_36 = mux(_T_17, WriteData_0, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 123:24 OCPburst_SPI_memory.scala 35:25]
    node _GEN_37 = mux(_T_17, WriteData_1, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 123:24 OCPburst_SPI_memory.scala 35:25]
    node _GEN_38 = mux(_T_17, WriteData_2, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 123:24 OCPburst_SPI_memory.scala 35:25]
    node _GEN_39 = mux(_T_17, WriteData_3, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 123:24 OCPburst_SPI_memory.scala 35:25]
    node _GEN_40 = mux(_T_17, _T_26, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 124:25 OCPburst_SPI_memory.scala 41:21]
    node _GEN_41 = mux(_T_17, _GEN_32, slave_resp) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 52:27]
    node _GEN_42 = mux(_T_17, _GEN_33, StateReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 56:25]
    node _GEN_43 = mux(_T_9, _GEN_12, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 28:32]
    node _GEN_44 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 106:37 OCPburst_SPI_memory.scala 29:33]
    node _GEN_45 = mux(_T_9, _GEN_21, WriteData_0) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_46 = mux(_T_9, _GEN_22, WriteData_1) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_47 = mux(_T_9, _GEN_23, WriteData_2) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_48 = mux(_T_9, _GEN_24, WriteData_3) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_49 = mux(_T_9, _GEN_25, WriteByteEN_0) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_50 = mux(_T_9, _GEN_26, WriteByteEN_1) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_51 = mux(_T_9, _GEN_27, WriteByteEN_2) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_52 = mux(_T_9, _GEN_28, WriteByteEN_3) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_53 = mux(_T_9, _GEN_30, CntReg) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 59:23]
    node _GEN_54 = mux(_T_9, _GEN_31, _GEN_42) @[Conditional.scala 39:67]
    node _GEN_55 = mux(_T_9, UInt<1>("h0"), _GEN_34) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 38:18]
    node _GEN_56 = mux(_T_9, UInt<1>("h0"), _GEN_35) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 40:22]
    node _GEN_57 = mux(_T_9, UInt<1>("h0"), _GEN_36) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_58 = mux(_T_9, UInt<1>("h0"), _GEN_37) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_59 = mux(_T_9, UInt<1>("h0"), _GEN_38) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_60 = mux(_T_9, UInt<1>("h0"), _GEN_39) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_61 = mux(_T_9, UInt<1>("h0"), _GEN_40) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:21]
    node _GEN_62 = mux(_T_9, slave_resp, _GEN_41) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 52:27]
    node _SPI_io_ReadData_T_5 = _GEN_9 @[OCPburst_SPI_memory.scala 90:31]
    node _GEN_63 = mux(_T_4, _SPI_io_ReadData_T_5, UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 90:31 OCPburst_SPI_memory.scala 30:27]
    node _GEN_64 = mux(_T_4, _GEN_10, _GEN_53) @[Conditional.scala 39:67]
    node _GEN_65 = mux(_T_4, UInt<1>("h0"), UInt<1>("h0")) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 92:25 OCPburst_SPI_memory.scala 39:21]
    node _GEN_66 = mux(_T_4, UInt<2>("h1"), slave_resp) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 93:31 OCPburst_SPI_memory.scala 53:27]
    node _GEN_67 = mux(_T_4, _GEN_11, _GEN_54) @[Conditional.scala 39:67]
    node _GEN_68 = mux(_T_4, UInt<1>("h0"), _GEN_43) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 28:32]
    node _GEN_69 = mux(_T_4, UInt<1>("h0"), _GEN_44) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 29:33]
    node _GEN_70 = mux(_T_4, WriteData_0, _GEN_45) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_71 = mux(_T_4, WriteData_1, _GEN_46) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_72 = mux(_T_4, WriteData_2, _GEN_47) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_73 = mux(_T_4, WriteData_3, _GEN_48) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_74 = mux(_T_4, WriteByteEN_0, _GEN_49) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_75 = mux(_T_4, WriteByteEN_1, _GEN_50) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_76 = mux(_T_4, WriteByteEN_2, _GEN_51) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_77 = mux(_T_4, WriteByteEN_3, _GEN_52) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_78 = mux(_T_4, UInt<1>("h0"), _GEN_55) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 38:18]
    node _GEN_79 = mux(_T_4, UInt<1>("h0"), _GEN_56) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 40:22]
    node _GEN_80 = mux(_T_4, UInt<1>("h0"), _GEN_57) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_81 = mux(_T_4, UInt<1>("h0"), _GEN_58) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_82 = mux(_T_4, UInt<1>("h0"), _GEN_59) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_83 = mux(_T_4, UInt<1>("h0"), _GEN_60) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_84 = mux(_T_4, UInt<1>("h0"), _GEN_61) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:21]
    node _GEN_85 = mux(_T_4, slave_resp, _GEN_62) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 52:27]
    node _GEN_86 = mux(_T_3, io_OCP_interface_M_Addr, _GEN_78) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 80:22]
    node _GEN_87 = mux(_T_3, UInt<1>("h1"), _GEN_65) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 81:25]
    node _GEN_88 = mux(_T_3, UInt<1>("h1"), _GEN_68) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 82:36]
    node _GEN_89 = mux(_T_3, _GEN_4, _GEN_64) @[Conditional.scala 39:67]
    node _GEN_90 = mux(_T_3, _GEN_5, _GEN_67) @[Conditional.scala 39:67]
    node _GEN_91 = mux(_T_3, UInt<1>("h0"), _GEN_63) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 30:27]
    node _GEN_92 = mux(_T_3, slave_resp, _GEN_66) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 53:27]
    node _GEN_93 = mux(_T_3, UInt<1>("h0"), _GEN_69) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 29:33]
    node _GEN_94 = mux(_T_3, WriteData_0, _GEN_70) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_95 = mux(_T_3, WriteData_1, _GEN_71) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_96 = mux(_T_3, WriteData_2, _GEN_72) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_97 = mux(_T_3, WriteData_3, _GEN_73) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 62:22]
    node _GEN_98 = mux(_T_3, WriteByteEN_0, _GEN_74) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_99 = mux(_T_3, WriteByteEN_1, _GEN_75) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_100 = mux(_T_3, WriteByteEN_2, _GEN_76) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_101 = mux(_T_3, WriteByteEN_3, _GEN_77) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 63:24]
    node _GEN_102 = mux(_T_3, UInt<1>("h0"), _GEN_79) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 40:22]
    node _GEN_103 = mux(_T_3, UInt<1>("h0"), _GEN_80) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_104 = mux(_T_3, UInt<1>("h0"), _GEN_81) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_105 = mux(_T_3, UInt<1>("h0"), _GEN_82) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_106 = mux(_T_3, UInt<1>("h0"), _GEN_83) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 35:25]
    node _GEN_107 = mux(_T_3, UInt<1>("h0"), _GEN_84) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 41:21]
    node _GEN_108 = mux(_T_3, slave_resp, _GEN_85) @[Conditional.scala 39:67 OCPburst_SPI_memory.scala 52:27]
    node _GEN_109 = mux(_T, UInt<2>("h0"), _GEN_108) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 67:18]
    node _GEN_110 = mux(_T, _GEN_2, _GEN_89) @[Conditional.scala 40:58]
    node _GEN_111 = mux(_T, _GEN_3, _GEN_90) @[Conditional.scala 40:58]
    node _GEN_112 = mux(_T, UInt<1>("h0"), _GEN_86) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 38:18]
    node _GEN_113 = mux(_T, UInt<1>("h0"), _GEN_87) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 39:21]
    node _GEN_114 = mux(_T, UInt<1>("h0"), _GEN_88) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 28:32]
    node _GEN_115 = mux(_T, UInt<1>("h0"), _GEN_91) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 30:27]
    node _GEN_116 = mux(_T, slave_resp, _GEN_92) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 53:27]
    node _GEN_117 = mux(_T, UInt<1>("h0"), _GEN_93) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 29:33]
    node _GEN_118 = mux(_T, WriteData_0, _GEN_94) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 62:22]
    node _GEN_119 = mux(_T, WriteData_1, _GEN_95) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 62:22]
    node _GEN_120 = mux(_T, WriteData_2, _GEN_96) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 62:22]
    node _GEN_121 = mux(_T, WriteData_3, _GEN_97) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 62:22]
    node _GEN_122 = mux(_T, WriteByteEN_0, _GEN_98) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 63:24]
    node _GEN_123 = mux(_T, WriteByteEN_1, _GEN_99) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 63:24]
    node _GEN_124 = mux(_T, WriteByteEN_2, _GEN_100) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 63:24]
    node _GEN_125 = mux(_T, WriteByteEN_3, _GEN_101) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 63:24]
    node _GEN_126 = mux(_T, UInt<1>("h0"), _GEN_102) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 40:22]
    node _GEN_127 = mux(_T, UInt<1>("h0"), _GEN_103) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 35:25]
    node _GEN_128 = mux(_T, UInt<1>("h0"), _GEN_104) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 35:25]
    node _GEN_129 = mux(_T, UInt<1>("h0"), _GEN_105) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 35:25]
    node _GEN_130 = mux(_T, UInt<1>("h0"), _GEN_106) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 35:25]
    node _GEN_131 = mux(_T, UInt<1>("h0"), _GEN_107) @[Conditional.scala 40:58 OCPburst_SPI_memory.scala 41:21]
    io_OCP_interface_S_Resp <= _GEN_116
    io_OCP_interface_S_Data <= _GEN_115
    io_OCP_interface_S_CmdAccept <= _GEN_114
    io_OCP_interface_S_DataAccept <= _GEN_117
    io_CE <= SPI.io_CE @[OCPburst_SPI_memory.scala 49:9]
    io_MOSI <= SPI.io_MOSI @[OCPburst_SPI_memory.scala 48:11]
    io_SR <= StateReg @[OCPburst_SPI_memory.scala 57:9]
    io_CntReg <= CntReg @[OCPburst_SPI_memory.scala 60:13]
    io_SPI_DATA_VALID <= SPI.io_DataValid @[OCPburst_SPI_memory.scala 43:21]
    io_SPI_write_complete <= SPI.io_WriteCompleted @[OCPburst_SPI_memory.scala 44:25]
    io_SPI_CntReg <= SPI.io_CntReg @[OCPburst_SPI_memory.scala 45:17]
    io_SPI_POS_REG <= SPI.io_PosReg @[OCPburst_SPI_memory.scala 46:18]
    SPI.clock <= clock
    SPI.reset <= reset
    SPI.io_ReadEnable <= _GEN_113
    SPI.io_WriteEnable <= _GEN_126
    SPI.io_Address <= _GEN_112
    SPI.io_WriteData_0 <= _GEN_127
    SPI.io_WriteData_1 <= _GEN_128
    SPI.io_WriteData_2 <= _GEN_129
    SPI.io_WriteData_3 <= _GEN_130
    SPI.io_ByteEnable <= _GEN_131
    SPI.io_MISO <= io_MISO @[OCPburst_SPI_memory.scala 50:15]
    slave_resp <= mux(reset, UInt<2>("h0"), _GEN_109) @[OCPburst_SPI_memory.scala 52:27 OCPburst_SPI_memory.scala 52:27]
    StateReg <= mux(reset, UInt<3>("h0"), _GEN_111) @[OCPburst_SPI_memory.scala 56:25 OCPburst_SPI_memory.scala 56:25]
    CntReg <= mux(reset, UInt<8>("h0"), _GEN_110) @[OCPburst_SPI_memory.scala 59:23 OCPburst_SPI_memory.scala 59:23]
    WriteData_0 <= _GEN_118
    WriteData_1 <= _GEN_119
    WriteData_2 <= _GEN_120
    WriteData_3 <= _GEN_121
    WriteByteEN_0 <= _GEN_122
    WriteByteEN_1 <= _GEN_123
    WriteByteEN_2 <= _GEN_124
    WriteByteEN_3 <= _GEN_125
