Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd" into library work
Parsing entity <WBctrl>.
Parsing architecture <Behavioral> of entity <wbctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd" into library work
Parsing entity <MEMctrl>.
Parsing architecture <Behavioral> of entity <memctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd" into library work
Parsing entity <IFctrl>.
Parsing architecture <Behavioral> of entity <ifctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\fp.vhd" into library work
Parsing entity <fp>.
Parsing architecture <Behavioral> of entity <fp>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd" into library work
Parsing entity <EXctrl>.
Parsing architecture <Behavioral> of entity <exctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd" into library work
Parsing entity <CLKctrl>.
Parsing architecture <Behavioral> of entity <clkctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd" into library work
Parsing entity <ACctrl>.
Parsing architecture <Behavioral> of entity <acctrl>.
Parsing VHDL file "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <CLKctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <IFctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <EXctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEMctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <WBctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <ACctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <fp> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd" Line 197. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CPU.vhd".
    Found 4-bit register for signal <an>.
    Found 8-bit register for signal <seg>.
    Found 4-bit register for signal <shift>.
    Found 16x7-bit Read Only RAM for signal <PC[15]_GND_5_o_wide_mux_4_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[15]_GND_5_o_wide_mux_5_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[11]_GND_5_o_wide_mux_7_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[11]_GND_5_o_wide_mux_8_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[7]_GND_5_o_wide_mux_10_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[7]_GND_5_o_wide_mux_11_OUT>
    Found 16x7-bit Read Only RAM for signal <PC[3]_GND_5_o_wide_mux_13_OUT>
    Found 16x7-bit Read Only RAM for signal <IR[3]_GND_5_o_wide_mux_14_OUT>
    Summary:
	inferred   8 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <CLKctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\CLKctrl.vhd".
    Found 4-bit register for signal <tmp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <CLKctrl> synthesized.

Synthesizing Unit <IFctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\IFctrl.vhd".
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <IR>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IFctrl> synthesized.

Synthesizing Unit <EXctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\EXctrl.vhd".
    Found 8-bit register for signal <B>.
    Found 16-bit register for signal <Addr>.
    Found 1-bit register for signal <Cy>.
    Found 8-bit register for signal <ALUOUT>.
    Found 8-bit register for signal <Reg<7>>.
    Found 8-bit register for signal <Reg<6>>.
    Found 8-bit register for signal <Reg<5>>.
    Found 8-bit register for signal <Reg<4>>.
    Found 8-bit register for signal <Reg<3>>.
    Found 8-bit register for signal <Reg<2>>.
    Found 8-bit register for signal <Reg<1>>.
    Found 8-bit register for signal <Reg<0>>.
    Found 8-bit register for signal <A>.
    Found 9-bit adder for signal <n0087> created at line 112.
    Found 9-bit adder for signal <A[7]_GND_9_o_add_7_OUT> created at line 112.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_9_OUT<8:0>> created at line 115.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<8:0>> created at line 115.
    Found 8-bit 8-to-1 multiplexer for signal <IR[10]_Reg[7][7]_wide_mux_0_OUT> created at line 56.
    Found 8-bit 8-to-1 multiplexer for signal <IR[2]_Reg[7][7]_wide_mux_1_OUT> created at line 57.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <EXctrl> synthesized.

Synthesizing Unit <MEMctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\MEMctrl.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <MEMctrl> synthesized.

Synthesizing Unit <WBctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\WBctrl.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <PCnew> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <WBctrl> synthesized.

Synthesizing Unit <ACctrl>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\ACctrl.vhd".
    Found 1-bit register for signal <PC[15]_dff_0<15>>.
    Found 1-bit register for signal <PC[15]_dff_0<14>>.
    Found 1-bit register for signal <PC[15]_dff_0<13>>.
    Found 1-bit register for signal <PC[15]_dff_0<12>>.
    Found 1-bit register for signal <PC[15]_dff_0<11>>.
    Found 1-bit register for signal <PC[15]_dff_0<10>>.
    Found 1-bit register for signal <PC[15]_dff_0<9>>.
    Found 1-bit register for signal <PC[15]_dff_0<8>>.
    Found 1-bit register for signal <PC[15]_dff_0<7>>.
    Found 1-bit register for signal <PC[15]_dff_0<6>>.
    Found 1-bit register for signal <PC[15]_dff_0<5>>.
    Found 1-bit register for signal <PC[15]_dff_0<4>>.
    Found 1-bit register for signal <PC[15]_dff_0<3>>.
    Found 1-bit register for signal <PC[15]_dff_0<2>>.
    Found 1-bit register for signal <PC[15]_dff_0<1>>.
    Found 1-bit register for signal <PC[15]_dff_0<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <data<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <DBUS<15>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<14>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<13>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<12>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<11>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<10>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<9>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<8>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<7>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<6>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<5>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<4>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<3>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<2>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<1>> created at line 78
    Found 1-bit tristate buffer for signal <DBUS<0>> created at line 78
    Found 1-bit tristate buffer for signal <IODB<7>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<6>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<5>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<4>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<3>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<2>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<1>> created at line 85
    Found 1-bit tristate buffer for signal <IODB<0>> created at line 85
WARNING:Xst:737 - Found 1-bit latch for signal <data<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Rtemp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  24 Latch(s).
	inferred  40 Multiplexer(s).
	inferred  24 Tristate(s).
Unit <ACctrl> synthesized.

Synthesizing Unit <fp>.
    Related source file is "C:\Users\Administrator\CPU\RISC-CPU\RISC-CPU\fp.vhd".
    Found 16-bit register for signal <js>.
    Found 16-bit adder for signal <js[15]_GND_69_o_add_0_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <fp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x7-bit single-port Read Only RAM                    : 8
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 36
 1-bit register                                        : 17
 16-bit register                                       : 4
 4-bit register                                        : 3
 8-bit register                                        : 12
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 52
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 8-to-1 multiplexer                              : 2
# Tristates                                            : 24
 1-bit tristate buffer                                 : 24
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into accumulator <comIF/PC>: 1 register on signal <comIF/PC>.
INFO:Xst:3231 - The small RAM <Mram_IR[15]_GND_5_o_wide_mux_5_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_IR[7]_GND_5_o_wide_mux_11_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_IR[11]_GND_5_o_wide_mux_8_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_IR[3]_GND_5_o_wide_mux_14_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[15]_GND_5_o_wide_mux_4_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<15:12>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[11]_GND_5_o_wide_mux_7_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<11:8>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[7]_GND_5_o_wide_mux_10_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<7:4>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PC[3]_GND_5_o_wide_mux_13_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC<3:0>>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <fp>.
The following registers are absorbed into counter <js>: 1 register on signal <js>.
Unit <fp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x7-bit single-port distributed Read Only RAM        : 8
# Adders/Subtractors                                   : 2
 9-bit adder carry in                                  : 1
 9-bit subtractor borrow in                            : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Accumulators                                         : 1
 16-bit up accumulator                                 : 1
# Registers                                            : 157
 Flip-Flops                                            : 157
# Multiplexers                                         : 88
 1-bit 2-to-1 multiplexer                              : 52
 1-bit 8-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 20
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <shift_1> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <an_0> 
INFO:Xst:2261 - The FF/Latch <shift_2> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <an_1> 
INFO:Xst:2261 - The FF/Latch <shift_3> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <an_2> 
INFO:Xst:2261 - The FF/Latch <shift_0> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <an_3> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    comAC/PC[15]_dff_0_15 in unit <CPU>
    comAC/PC[15]_dff_0_12 in unit <CPU>
    comAC/PC[15]_dff_0_14 in unit <CPU>
    comAC/PC[15]_dff_0_13 in unit <CPU>
    comAC/PC[15]_dff_0_9 in unit <CPU>
    comAC/PC[15]_dff_0_11 in unit <CPU>
    comAC/PC[15]_dff_0_10 in unit <CPU>
    comAC/PC[15]_dff_0_6 in unit <CPU>
    comAC/PC[15]_dff_0_8 in unit <CPU>
    comAC/PC[15]_dff_0_7 in unit <CPU>
    comAC/PC[15]_dff_0_5 in unit <CPU>
    comAC/PC[15]_dff_0_4 in unit <CPU>
    comAC/PC[15]_dff_0_3 in unit <CPU>
    comAC/PC[15]_dff_0_2 in unit <CPU>
    comAC/PC[15]_dff_0_1 in unit <CPU>
    comAC/PC[15]_dff_0_0 in unit <CPU>


Optimizing unit <CPU> ...

Optimizing unit <EXctrl> ...

Optimizing unit <MEMctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 4.
Latch comAC/data_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch comAC/data_7 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_6 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_5 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_4 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_3 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_2 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_1 has been replicated 2 time(s) to handle iob=true attribute.
Latch comAC/data_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 201
 Flip-Flops                                            : 201

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 494
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 37
#      LUT3                        : 87
#      LUT4                        : 52
#      LUT5                        : 60
#      LUT6                        : 117
#      MUXCY                       : 46
#      MUXF7                       : 26
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 273
#      FD                          : 60
#      FDC                         : 35
#      FDE                         : 64
#      FDE_1                       : 25
#      FDP                         : 17
#      LD                          : 48
#      LDC                         : 16
#      LDE                         : 8
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 72
#      IBUF                        : 3
#      IOBUF                       : 24
#      OBUF                        : 45

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             249  out of  18224     1%  
 Number of Slice LUTs:                  370  out of   9112     4%  
    Number used as Logic:               370  out of   9112     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    440
   Number with an unused Flip Flop:     191  out of    440    43%  
   Number with an unused LUT:            70  out of    440    15%  
   Number of fully used LUT-FF pairs:   179  out of    440    40%  
   Number of unique control sets:        66

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    232    31%  
    IOB Flip Flops/Latches:              24

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)             | Load  |
-------------------------------------------------------------+-----------------------------------+-------+
comFP/js_15                                                  | NONE(shift_0)                     | 12    |
CLK                                                          | IBUF+BUFG                         | 29    |
CLOCK                                                        | BUFGP                             | 16    |
PCupdate(comWB/Mmux_PCupdate13:O)                            | NONE(*)(comIF/PC_0)               | 16    |
comAC/nMEM_nMEM_OR_69_o(comAC/nMEM_nMEM_OR_69_o1:O)          | NONE(*)(comAC/Rtemp_1)            | 8     |
comAC/WR_RD_OR_37_o(comAC/WR_RD_OR_37_o1:O)                  | NONE(*)(comAC/data_1)             | 40    |
comCLK/tmp[3]_dff_1_1                                        | BUFG                              | 32    |
Rupdate(comWB/Mmux_Rupdate1:O)                               | BUFG(*)(comEX/Reg_0_7)            | 64    |
comCLK/tmp[3]_dff_1_2                                        | NONE(comMEM/Rtemp_7)              | 8     |
comAC/nMEM_Addr[0]_AND_70_o(comAC/nMEM_Addr[0]_AND_70_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_0_LDC) | 1     |
comCLK/tmp[3]_dff_1_0                                        | BUFG                              | 32    |
comAC/nMEM_Addr[1]_AND_68_o(comAC/nMEM_Addr[1]_AND_68_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_1_LDC) | 1     |
comAC/nMEM_Addr[2]_AND_66_o(comAC/nMEM_Addr[2]_AND_66_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_2_LDC) | 1     |
comAC/nMEM_Addr[3]_AND_64_o(comAC/nMEM_Addr[3]_AND_64_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_3_LDC) | 1     |
comAC/nMEM_Addr[4]_AND_62_o(comAC/nMEM_Addr[4]_AND_62_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_4_LDC) | 1     |
comAC/nMEM_Addr[5]_AND_60_o(comAC/nMEM_Addr[5]_AND_60_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_5_LDC) | 1     |
comAC/nMEM_Addr[7]_AND_56_o(comAC/nMEM_Addr[7]_AND_56_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_7_LDC) | 1     |
comAC/nMEM_Addr[8]_AND_54_o(comAC/nMEM_Addr[8]_AND_54_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_8_LDC) | 1     |
comAC/nMEM_Addr[6]_AND_58_o(comAC/nMEM_Addr[6]_AND_58_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_6_LDC) | 1     |
comAC/nMEM_Addr[10]_AND_50_o(comAC/nMEM_Addr[10]_AND_50_o1:O)| NONE(*)(comAC/PC[15]_dff_0_10_LDC)| 1     |
comAC/nMEM_Addr[11]_AND_48_o(comAC/nMEM_Addr[11]_AND_48_o1:O)| NONE(*)(comAC/PC[15]_dff_0_11_LDC)| 1     |
comAC/nMEM_Addr[9]_AND_52_o(comAC/nMEM_Addr[9]_AND_52_o1:O)  | NONE(*)(comAC/PC[15]_dff_0_9_LDC) | 1     |
comAC/nMEM_Addr[13]_AND_44_o(comAC/nMEM_Addr[13]_AND_44_o1:O)| NONE(*)(comAC/PC[15]_dff_0_13_LDC)| 1     |
comAC/nMEM_Addr[14]_AND_42_o(comAC/nMEM_Addr[14]_AND_42_o1:O)| NONE(*)(comAC/PC[15]_dff_0_14_LDC)| 1     |
comAC/nMEM_Addr[12]_AND_46_o(comAC/nMEM_Addr[12]_AND_46_o1:O)| NONE(*)(comAC/PC[15]_dff_0_12_LDC)| 1     |
comAC/nMEM_Addr[15]_AND_40_o(comAC/nMEM_Addr[15]_AND_40_o1:O)| NONE(*)(comAC/PC[15]_dff_0_15_LDC)| 1     |
-------------------------------------------------------------+-----------------------------------+-------+
(*) These 20 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.386ns (Maximum Frequency: 185.677MHz)
   Minimum input arrival time before clock: 7.058ns
   Maximum output required time after clock: 7.433ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'comFP/js_15'
  Clock period: 4.965ns (frequency: 201.402MHz)
  Total number of paths / destination ports: 214 / 12
-------------------------------------------------------------------------
Delay:               4.965ns (Levels of Logic = 4)
  Source:            shift_0 (FF)
  Destination:       seg_0 (FF)
  Source Clock:      comFP/js_15 rising
  Destination Clock: comFP/js_15 rising

  Data Path: shift_0 to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.447   1.591  shift_0 (shift_0)
     LUT6:I3->O            1   0.205   0.808  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT12123 (Mmux_shift[3]_digit4[7]_wide_mux_0_OUT12123)
     LUT6:I3->O            2   0.205   0.617  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT12124 (Mmux_shift[3]_digit4[7]_wide_mux_0_OUT1212)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT311_SW0 (N88)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT311 (shift[3]_digit4[7]_wide_mux_0_OUT<0>)
     FD:D                      0.102          seg_0
    ----------------------------------------
    Total                      4.965ns (1.369ns logic, 3.596ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.386ns (frequency: 185.677MHz)
  Total number of paths / destination ports: 407 / 54
-------------------------------------------------------------------------
Delay:               2.693ns (Levels of Logic = 1)
  Source:            comCLK/tmp[3]_dff_1_3 (FF)
  Destination:       comIF/IR_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: comCLK/tmp[3]_dff_1_3 to comIF/IR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.447   0.715  comCLK/tmp[3]_dff_1_3 (comCLK/tmp[3]_dff_1_3)
     LUT6:I5->O           16   0.205   1.004  comIF/_n0025_inv1_cepot (comIF/_n0025_inv1_cepot)
     FDE_1:CE                  0.322          comIF/IR_0
    ----------------------------------------
    Total                      2.693ns (0.974ns logic, 1.719ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 1.952ns (frequency: 512.334MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               1.952ns (Levels of Logic = 17)
  Source:            comFP/js_0 (FF)
  Destination:       comFP/js_15 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: comFP/js_0 to comFP/js_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  comFP/js_0 (comFP/js_0)
     INV:I->O              1   0.206   0.000  comFP/Mcount_js_lut<0>_INV_0 (comFP/Mcount_js_lut<0>)
     MUXCY:S->O            1   0.172   0.000  comFP/Mcount_js_cy<0> (comFP/Mcount_js_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<1> (comFP/Mcount_js_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<2> (comFP/Mcount_js_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<3> (comFP/Mcount_js_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<4> (comFP/Mcount_js_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<5> (comFP/Mcount_js_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<6> (comFP/Mcount_js_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<7> (comFP/Mcount_js_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<8> (comFP/Mcount_js_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<9> (comFP/Mcount_js_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<10> (comFP/Mcount_js_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<11> (comFP/Mcount_js_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<12> (comFP/Mcount_js_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  comFP/Mcount_js_cy<13> (comFP/Mcount_js_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  comFP/Mcount_js_cy<14> (comFP/Mcount_js_cy<14>)
     XORCY:CI->O           1   0.180   0.000  comFP/Mcount_js_xor<15> (Result<15>)
     FD:D                      0.102          comFP/js_15
    ----------------------------------------
    Total                      1.952ns (1.373ns logic, 0.579ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCupdate'
  Clock period: 2.357ns (frequency: 424.214MHz)
  Total number of paths / destination ports: 256 / 16
-------------------------------------------------------------------------
Delay:               2.357ns (Levels of Logic = 17)
  Source:            comIF/PC_0 (FF)
  Destination:       comIF/PC_15 (FF)
  Source Clock:      PCupdate rising
  Destination Clock: PCupdate rising

  Data Path: comIF/PC_0 to comIF/PC_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.447   0.987  comIF/PC_0 (comIF/PC_0)
     LUT2:I0->O            1   0.203   0.000  comIF/Maccum_PC_lut<0> (comIF/Maccum_PC_lut<0>)
     MUXCY:S->O            1   0.172   0.000  comIF/Maccum_PC_cy<0> (comIF/Maccum_PC_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<1> (comIF/Maccum_PC_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<2> (comIF/Maccum_PC_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<3> (comIF/Maccum_PC_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<4> (comIF/Maccum_PC_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<5> (comIF/Maccum_PC_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<6> (comIF/Maccum_PC_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<7> (comIF/Maccum_PC_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<8> (comIF/Maccum_PC_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<9> (comIF/Maccum_PC_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<10> (comIF/Maccum_PC_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<11> (comIF/Maccum_PC_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<12> (comIF/Maccum_PC_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  comIF/Maccum_PC_cy<13> (comIF/Maccum_PC_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  comIF/Maccum_PC_cy<14> (comIF/Maccum_PC_cy<14>)
     XORCY:CI->O           1   0.180   0.000  comIF/Maccum_PC_xor<15> (Result<15>1)
     FDC:D                     0.102          comIF/PC_15
    ----------------------------------------
    Total                      2.357ns (1.370ns logic, 0.987ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              4.636ns (Levels of Logic = 3)
  Source:            CLK (PAD)
  Destination:       comIF/IR_0 (FF)
  Destination Clock: CLK falling

  Data Path: CLK to comIF/IR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  CLK_IBUF (CLK_IBUF)
     LUT5:I0->O            2   0.203   0.721  comWB/Mmux_PCupdate12 (comWB/Mmux_PCupdate11)
     LUT6:I4->O           16   0.203   1.004  comIF/_n0025_inv1_cepot (comIF/_n0025_inv1_cepot)
     FDE_1:CE                  0.322          comIF/IR_0
    ----------------------------------------
    Total                      4.636ns (1.950ns logic, 2.686ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comFP/js_15'
  Total number of paths / destination ports: 72 / 7
-------------------------------------------------------------------------
Offset:              7.058ns (Levels of Logic = 6)
  Source:            btnU (PAD)
  Destination:       seg_0 (FF)
  Destination Clock: comFP/js_15 rising

  Data Path: btnU to seg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.222   1.762  btnU_IBUF (btnU_IBUF)
     LUT3:I0->O            1   0.205   0.944  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT1151_SW0 (N69)
     LUT6:I0->O            1   0.203   0.808  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT12123 (Mmux_shift[3]_digit4[7]_wide_mux_0_OUT12123)
     LUT6:I3->O            2   0.205   0.617  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT12124 (Mmux_shift[3]_digit4[7]_wide_mux_0_OUT1212)
     LUT6:I5->O            1   0.205   0.580  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT311_SW0 (N88)
     LUT6:I5->O            1   0.205   0.000  Mmux_shift[3]_digit4[7]_wide_mux_0_OUT311 (shift[3]_digit4[7]_wide_mux_0_OUT<0>)
     FD:D                      0.102          seg_0
    ----------------------------------------
    Total                      7.058ns (2.347ns logic, 4.711ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCupdate'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.000ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       comIF/PC_0 (FF)
  Destination Clock: PCupdate rising

  Data Path: RST to comIF/PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.348  RST_IBUF (RST_IBUF)
     FDC:CLR                   0.430          comIF/PC_0
    ----------------------------------------
    Total                      3.000ns (1.652ns logic, 1.348ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'comAC/WR_RD_OR_37_o'
  Total number of paths / destination ports: 80 / 40
-------------------------------------------------------------------------
Offset:              2.309ns (Levels of Logic = 2)
  Source:            IODB<1> (PAD)
  Destination:       comAC/data_1 (LATCH)
  Destination Clock: comAC/WR_RD_OR_37_o falling

  Data Path: IODB<1> to comAC/data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.845  IODB_1_IOBUF (N30)
     LUT5:I2->O            3   0.205   0.000  comAC/Mmux_data[15]_ALUOUT[1]_MUX_150_o11 (comAC/data[15]_ALUOUT[1]_MUX_150_o)
     LD:D                      0.037          comAC/data_1
    ----------------------------------------
    Total                      2.309ns (1.464ns logic, 0.845ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[15]_AND_40_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_15_LDC (LATCH)
  Destination:       ABUS<14> (PAD)
  Source Clock:      comAC/nMEM_Addr[15]_AND_40_o falling

  Data Path: comAC/PC[15]_dff_0_15_LDC to ABUS<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_15_LDC (comAC/PC[15]_dff_0_15_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_151 (comAC/PC[15]_dff_0_15)
     OBUF:I->O                 2.571          ABUS_14_OBUF (ABUS<14>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comCLK/tmp[3]_dff_1_0'
  Total number of paths / destination ports: 38 / 19
-------------------------------------------------------------------------
Offset:              5.674ns (Levels of Logic = 3)
  Source:            comAC/PC[15]_dff_0_0_C_0 (FF)
  Destination:       nBLE (PAD)
  Source Clock:      comCLK/tmp[3]_dff_1_0 rising

  Data Path: comAC/PC[15]_dff_0_0_C_0 to nBLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.684  comAC/PC[15]_dff_0_0_C_0 (comAC/PC[15]_dff_0_0_C_0)
     LUT3:I1->O           11   0.203   0.987  comAC/PC[15]_dff_0_01 (comAC/PC[15]_dff_0_0)
     LUT6:I4->O            1   0.203   0.579  comAC/nBLE1 (nBLE_OBUF)
     OBUF:I->O                 2.571          nBLE_OBUF (nBLE)
    ----------------------------------------
    Total                      5.674ns (3.424ns logic, 2.250ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[14]_AND_42_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_14_LDC (LATCH)
  Destination:       ABUS<13> (PAD)
  Source Clock:      comAC/nMEM_Addr[14]_AND_42_o falling

  Data Path: comAC/PC[15]_dff_0_14_LDC to ABUS<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_14_LDC (comAC/PC[15]_dff_0_14_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_141 (comAC/PC[15]_dff_0_14)
     OBUF:I->O                 2.571          ABUS_13_OBUF (ABUS<13>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[13]_AND_44_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_13_LDC (LATCH)
  Destination:       ABUS<12> (PAD)
  Source Clock:      comAC/nMEM_Addr[13]_AND_44_o falling

  Data Path: comAC/PC[15]_dff_0_13_LDC to ABUS<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_13_LDC (comAC/PC[15]_dff_0_13_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_131 (comAC/PC[15]_dff_0_13)
     OBUF:I->O                 2.571          ABUS_12_OBUF (ABUS<12>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[12]_AND_46_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_12_LDC (LATCH)
  Destination:       ABUS<11> (PAD)
  Source Clock:      comAC/nMEM_Addr[12]_AND_46_o falling

  Data Path: comAC/PC[15]_dff_0_12_LDC to ABUS<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_12_LDC (comAC/PC[15]_dff_0_12_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_121 (comAC/PC[15]_dff_0_12)
     OBUF:I->O                 2.571          ABUS_11_OBUF (ABUS<11>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[11]_AND_48_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_11_LDC (LATCH)
  Destination:       ABUS<10> (PAD)
  Source Clock:      comAC/nMEM_Addr[11]_AND_48_o falling

  Data Path: comAC/PC[15]_dff_0_11_LDC to ABUS<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_11_LDC (comAC/PC[15]_dff_0_11_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_111 (comAC/PC[15]_dff_0_11)
     OBUF:I->O                 2.571          ABUS_10_OBUF (ABUS<10>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[10]_AND_50_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_10_LDC (LATCH)
  Destination:       ABUS<9> (PAD)
  Source Clock:      comAC/nMEM_Addr[10]_AND_50_o falling

  Data Path: comAC/PC[15]_dff_0_10_LDC to ABUS<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_10_LDC (comAC/PC[15]_dff_0_10_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_101 (comAC/PC[15]_dff_0_10)
     OBUF:I->O                 2.571          ABUS_9_OBUF (ABUS<9>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[9]_AND_52_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_9_LDC (LATCH)
  Destination:       ABUS<8> (PAD)
  Source Clock:      comAC/nMEM_Addr[9]_AND_52_o falling

  Data Path: comAC/PC[15]_dff_0_9_LDC to ABUS<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_9_LDC (comAC/PC[15]_dff_0_9_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_91 (comAC/PC[15]_dff_0_9)
     OBUF:I->O                 2.571          ABUS_8_OBUF (ABUS<8>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[8]_AND_54_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_8_LDC (LATCH)
  Destination:       ABUS<7> (PAD)
  Source Clock:      comAC/nMEM_Addr[8]_AND_54_o falling

  Data Path: comAC/PC[15]_dff_0_8_LDC to ABUS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_8_LDC (comAC/PC[15]_dff_0_8_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_81 (comAC/PC[15]_dff_0_8)
     OBUF:I->O                 2.571          ABUS_7_OBUF (ABUS<7>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[7]_AND_56_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_7_LDC (LATCH)
  Destination:       ABUS<6> (PAD)
  Source Clock:      comAC/nMEM_Addr[7]_AND_56_o falling

  Data Path: comAC/PC[15]_dff_0_7_LDC to ABUS<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_7_LDC (comAC/PC[15]_dff_0_7_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_71 (comAC/PC[15]_dff_0_7)
     OBUF:I->O                 2.571          ABUS_6_OBUF (ABUS<6>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[6]_AND_58_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_6_LDC (LATCH)
  Destination:       ABUS<5> (PAD)
  Source Clock:      comAC/nMEM_Addr[6]_AND_58_o falling

  Data Path: comAC/PC[15]_dff_0_6_LDC to ABUS<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_6_LDC (comAC/PC[15]_dff_0_6_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_61 (comAC/PC[15]_dff_0_6)
     OBUF:I->O                 2.571          ABUS_5_OBUF (ABUS<5>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[5]_AND_60_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_5_LDC (LATCH)
  Destination:       ABUS<4> (PAD)
  Source Clock:      comAC/nMEM_Addr[5]_AND_60_o falling

  Data Path: comAC/PC[15]_dff_0_5_LDC to ABUS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_5_LDC (comAC/PC[15]_dff_0_5_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_51 (comAC/PC[15]_dff_0_5)
     OBUF:I->O                 2.571          ABUS_4_OBUF (ABUS<4>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[4]_AND_62_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_4_LDC (LATCH)
  Destination:       ABUS<3> (PAD)
  Source Clock:      comAC/nMEM_Addr[4]_AND_62_o falling

  Data Path: comAC/PC[15]_dff_0_4_LDC to ABUS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_4_LDC (comAC/PC[15]_dff_0_4_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_41 (comAC/PC[15]_dff_0_4)
     OBUF:I->O                 2.571          ABUS_3_OBUF (ABUS<3>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[3]_AND_64_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_3_LDC (LATCH)
  Destination:       ABUS<2> (PAD)
  Source Clock:      comAC/nMEM_Addr[3]_AND_64_o falling

  Data Path: comAC/PC[15]_dff_0_3_LDC to ABUS<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_3_LDC (comAC/PC[15]_dff_0_3_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_31 (comAC/PC[15]_dff_0_3)
     OBUF:I->O                 2.571          ABUS_2_OBUF (ABUS<2>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[2]_AND_66_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.661ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_2_LDC (LATCH)
  Destination:       ABUS<1> (PAD)
  Source Clock:      comAC/nMEM_Addr[2]_AND_66_o falling

  Data Path: comAC/PC[15]_dff_0_2_LDC to ABUS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_2_LDC (comAC/PC[15]_dff_0_2_LDC)
     LUT3:I0->O            1   0.205   0.579  comAC/PC[15]_dff_0_21 (comAC/PC[15]_dff_0_2)
     OBUF:I->O                 2.571          ABUS_1_OBUF (ABUS<1>)
    ----------------------------------------
    Total                      4.661ns (3.274ns logic, 1.387ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[1]_AND_68_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            comAC/PC[15]_dff_0_1_LDC (LATCH)
  Destination:       ABUS<0> (PAD)
  Source Clock:      comAC/nMEM_Addr[1]_AND_68_o falling

  Data Path: comAC/PC[15]_dff_0_1_LDC to ABUS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_1_LDC (comAC/PC[15]_dff_0_1_LDC)
     LUT3:I0->O            2   0.205   0.616  comAC/PC[15]_dff_0_16 (comAC/PC[15]_dff_0_1)
     OBUF:I->O                 2.571          ABUS_0_OBUF (ABUS<0>)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/WR_RD_OR_37_o'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            comAC/data_15_1 (LATCH)
  Destination:       DBUS<15> (PAD)
  Source Clock:      comAC/WR_RD_OR_37_o falling

  Data Path: comAC/data_15_1 to DBUS<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  comAC/data_15_1 (comAC/data_15_1)
     IOBUF:I->IO               2.571          DBUS_15_IOBUF (DBUS<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 221 / 32
-------------------------------------------------------------------------
Offset:              7.433ns (Levels of Logic = 3)
  Source:            comIF/IR_15 (FF)
  Destination:       nRD (PAD)
  Source Clock:      CLK falling

  Data Path: comIF/IR_15 to nRD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           48   0.447   1.864  comIF/IR_15 (comIF/IR_15)
     LUT5:I0->O           44   0.203   1.567  comMEM/nMEM1 (nMEM)
     LUT4:I2->O            1   0.203   0.579  comAC/nRD1 (nRD_OBUF)
     OBUF:I->O                 2.571          nRD_OBUF (nRD)
    ----------------------------------------
    Total                      7.433ns (3.424ns logic, 4.009ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comAC/nMEM_Addr[0]_AND_70_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.851ns (Levels of Logic = 3)
  Source:            comAC/PC[15]_dff_0_0_LDC (LATCH)
  Destination:       nBLE (PAD)
  Source Clock:      comAC/nMEM_Addr[0]_AND_70_o falling

  Data Path: comAC/PC[15]_dff_0_0_LDC to nBLE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.808  comAC/PC[15]_dff_0_0_LDC (comAC/PC[15]_dff_0_0_LDC)
     LUT3:I0->O           11   0.205   0.987  comAC/PC[15]_dff_0_01 (comAC/PC[15]_dff_0_0)
     LUT6:I4->O            1   0.203   0.579  comAC/nBLE1 (nBLE_OBUF)
     OBUF:I->O                 2.571          nBLE_OBUF (nBLE)
    ----------------------------------------
    Total                      5.851ns (3.477ns logic, 2.374ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'comFP/js_15'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.480ns (Levels of Logic = 1)
  Source:            shift_2 (FF)
  Destination:       an<1> (PAD)
  Source Clock:      comFP/js_15 rising

  Data Path: shift_2 to an<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              44   0.447   1.462  shift_2 (shift_2)
     OBUF:I->O                 2.571          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      4.480ns (3.018ns logic, 1.462ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |    1.702|         |    4.524|         |
comAC/WR_RD_OR_37_o  |         |         |    1.667|         |
comCLK/tmp[3]_dff_1_1|         |         |    3.936|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    1.952|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCupdate
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
PCupdate             |    2.357|         |         |         |
comCLK/tmp[3]_dff_1_1|    2.023|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rupdate
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |    3.903|         |         |
comCLK/tmp[3]_dff_1_2|         |    1.385|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/WR_RD_OR_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    4.077|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[0]_AND_70_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[10]_AND_50_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[11]_AND_48_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[12]_AND_46_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[13]_AND_44_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[14]_AND_42_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[15]_AND_40_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[1]_AND_68_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[2]_AND_66_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[3]_AND_64_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[4]_AND_62_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[5]_AND_60_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[6]_AND_58_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[7]_AND_56_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[8]_AND_54_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_Addr[9]_AND_52_o
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |         |         |    5.228|         |
comCLK/tmp[3]_dff_1_1|         |         |    2.578|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comAC/nMEM_nMEM_OR_69_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
CLK                        |         |         |    4.320|         |
comAC/WR_RD_OR_37_o        |         |         |    1.602|         |
comAC/nMEM_Addr[0]_AND_70_o|         |         |    2.864|         |
comCLK/tmp[3]_dff_1_0      |         |         |    2.687|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCLK/tmp[3]_dff_1_0
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
CLK                  |    4.725|    5.330|         |         |
PCupdate             |    1.481|         |         |         |
comCLK/tmp[3]_dff_1_1|    2.578|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCLK/tmp[3]_dff_1_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |    2.577|         |         |
Rupdate        |    1.773|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock comCLK/tmp[3]_dff_1_2
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
CLK                    |         |         |    3.689|         |
comAC/nMEM_nMEM_OR_69_o|         |         |    1.114|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock comFP/js_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.921|    5.832|         |         |
PCupdate       |    5.113|         |         |         |
comFP/js_15    |    4.965|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.30 secs
 
--> 

Total memory usage is 260548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   13 (   0 filtered)

