Timing Analyzer report for Linuk_bus
Sun Dec  7 16:41:56 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'
 16. Slow 1200mV 85C Model Recovery: 'clk'
 17. Slow 1200mV 85C Model Removal: 'clk'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk'
 26. Slow 1200mV 0C Model Setup: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Hold: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'
 29. Slow 1200mV 0C Model Recovery: 'clk'
 30. Slow 1200mV 0C Model Removal: 'clk'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk'
 38. Fast 1200mV 0C Model Setup: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'
 39. Fast 1200mV 0C Model Hold: 'clk'
 40. Fast 1200mV 0C Model Hold: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'
 41. Fast 1200mV 0C Model Recovery: 'clk'
 42. Fast 1200mV 0C Model Removal: 'clk'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Linuk_bus                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
;     Processor 3            ;   1.7%      ;
;     Processors 4-14        ;   1.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en } ;
; clk                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                        ;
+-------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; 286.45 MHz  ; 250.0 MHz       ; clk                                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.491 ; -565.425      ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.318  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.342 ; 0.000         ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.385 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.649 ; -527.868              ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 1.762 ; 0.000                 ;
+-------+-------+-----------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -3.000 ; -412.000      ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; -1.000 ; -1.000        ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.491 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.394     ; 3.092      ;
; -2.438 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.399     ; 3.034      ;
; -2.375 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[14]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.394     ; 2.976      ;
; -2.348 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[13]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[15]        ; clk          ; clk         ; 1.000        ; -0.398     ; 2.945      ;
; -2.326 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[14]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.399     ; 2.922      ;
; -2.325 ; initiator:u_initiator_1|init_rw_r                                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.435     ; 2.885      ;
; -2.316 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.600      ;
; -2.310 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.594      ;
; -2.305 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.589      ;
; -2.302 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.290      ; 3.587      ;
; -2.239 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.523      ;
; -2.223 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.290      ; 3.508      ;
; -2.215 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.289      ; 3.499      ;
; -2.213 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.289      ; 3.497      ;
; -2.211 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.289      ; 3.495      ;
; -2.209 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.289      ; 3.493      ;
; -2.207 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.289      ; 3.491      ;
; -2.205 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.289      ; 3.489      ;
; -2.204 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.289      ; 3.488      ;
; -2.202 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.289      ; 3.486      ;
; -2.201 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.290      ; 3.486      ;
; -2.200 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.289      ; 3.484      ;
; -2.199 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.290      ; 3.484      ;
; -2.197 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.290      ; 3.482      ;
; -2.167 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; -0.046     ; 3.116      ;
; -2.165 ; initiator:u_initiator_1|init_rw_r                                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.435     ; 2.725      ;
; -2.165 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.291      ; 3.451      ;
; -2.138 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.289      ; 3.422      ;
; -2.136 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.289      ; 3.420      ;
; -2.134 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.289      ; 3.418      ;
; -2.124 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.399     ; 2.720      ;
; -2.122 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.290      ; 3.407      ;
; -2.120 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.290      ; 3.405      ;
; -2.119 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.288      ; 3.402      ;
; -2.118 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.290      ; 3.403      ;
; -2.101 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.385      ;
; -2.099 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 3.018      ;
; -2.099 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; -0.076     ; 3.018      ;
; -2.097 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 3.016      ;
; -2.094 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; -0.076     ; 3.013      ;
; -2.093 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_DONE                                                                      ; clk          ; clk         ; 1.000        ; -0.076     ; 3.012      ;
; -2.093 ; bus:bus_a|active_init.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.377      ;
; -2.086 ; bus:bus_a|active_init.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.289      ; 3.370      ;
; -2.072 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.066     ; 3.001      ;
; -2.072 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.066     ; 3.001      ;
; -2.072 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.066     ; 3.001      ;
; -2.070 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.066     ; 2.999      ;
; -2.070 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.066     ; 2.999      ;
; -2.070 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.066     ; 2.999      ;
; -2.068 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[12]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[15]        ; clk          ; clk         ; 1.000        ; -0.398     ; 2.665      ;
; -2.066 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; -0.046     ; 3.015      ;
; -2.064 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.291      ; 3.350      ;
; -2.064 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; -0.046     ; 3.013      ;
; -2.063 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]          ; clk          ; clk         ; 1.000        ; -0.061     ; 2.997      ;
; -2.062 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]          ; clk          ; clk         ; 1.000        ; -0.061     ; 2.996      ;
; -2.062 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.291      ; 3.348      ;
; -2.062 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; -0.046     ; 3.011      ;
; -2.060 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.291      ; 3.346      ;
; -2.058 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                      ; clk          ; clk         ; 1.000        ; -0.062     ; 2.991      ;
; -2.058 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                      ; clk          ; clk         ; 1.000        ; -0.062     ; 2.991      ;
; -2.058 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[12]                                                      ; clk          ; clk         ; 1.000        ; -0.062     ; 2.991      ;
; -2.056 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]          ; clk          ; clk         ; 1.000        ; -0.061     ; 2.990      ;
; -2.055 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]          ; clk          ; clk         ; 1.000        ; -0.061     ; 2.989      ;
; -2.053 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|split_owner.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.061     ; 2.987      ;
; -2.047 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 2.966      ;
; -2.046 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.063     ; 2.978      ;
; -2.044 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Tx                  ; clk          ; clk         ; 1.000        ; -0.061     ; 2.978      ;
; -2.037 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Tx                  ; clk          ; clk         ; 1.000        ; -0.061     ; 2.971      ;
; -2.018 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_data_out_valid     ; clk          ; clk         ; 1.000        ; -0.066     ; 2.947      ;
; -2.018 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.288      ; 3.301      ;
; -2.016 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.948      ;
; -2.016 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.948      ;
; -2.016 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.948      ;
; -2.016 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.288      ; 3.299      ;
; -2.014 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.288      ; 3.297      ;
; -2.011 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.064     ; 2.942      ;
; -2.009 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 2.928      ;
; -2.009 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; -0.076     ; 2.928      ;
; -2.008 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[12]        ; clk          ; clk         ; 1.000        ; -0.398     ; 2.605      ;
; -2.007 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; -0.076     ; 2.926      ;
; -2.006 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[14]        ; clk          ; clk         ; 1.000        ; -0.398     ; 2.603      ;
; -2.004 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.936      ;
; -2.004 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.936      ;
; -2.004 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.936      ;
; -2.004 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; -0.076     ; 2.923      ;
; -2.003 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_DONE                                                                      ; clk          ; clk         ; 1.000        ; -0.076     ; 2.922      ;
; -2.001 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.933      ;
; -2.001 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.933      ;
; -2.001 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.063     ; 2.933      ;
; -2.000 ; bus:bus_a|active_init.INIT_1                                                                   ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.067     ; 2.928      ;
; -2.000 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.289      ; 3.284      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[0]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[3]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[1]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[2]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[4]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[5]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[6]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[7]                                            ; clk          ; clk         ; 1.000        ; 0.298      ; 3.291      ;
; -1.998 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.289      ; 3.282      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.318 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 1.000        ; -0.038     ; 0.659      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                           ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                           ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                                  ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                             ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                          ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                          ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                             ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|state.S_READ_REQ                                                                   ; initiator:u_initiator_1|state.S_READ_REQ                                                                   ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|state.S_DONE                                                                       ; initiator:u_initiator_1|state.S_DONE                                                                       ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|state.S_READ_WAIT                                                                  ; initiator:u_initiator_1|state.S_READ_WAIT                                                                  ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                  ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                  ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|addr_sent                                                                          ; initiator:u_initiator_1|addr_sent                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                        ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|init_rw_r                                                                          ; initiator:u_initiator_1|init_rw_r                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; initiator:u_initiator_1|init_addr_out_r[15]                                                                ; initiator:u_initiator_1|init_addr_out_r[15]                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|target_port:u_target_port_2|tx_active                                                            ; bus:bus_a|target_port:u_target_port_2|tx_active                                                            ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                                 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                              ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                              ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                              ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                               ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                               ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                               ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                               ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                             ; clk          ; clk         ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[0]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[0]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[3]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[3]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[1]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[1]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[4]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[4]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[5]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[5]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[6]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[6]                                           ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_2|addr_pending                                                         ; bus:bus_a|target_port:u_target_port_2|addr_pending                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_2|addr_expect_data                                                     ; bus:bus_a|target_port:u_target_port_2|addr_expect_data                                                     ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_1|addr_pending                                                         ; bus:bus_a|target_port:u_target_port_1|addr_pending                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                                     ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                                     ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_2|data_pending                                                         ; bus:bus_a|target_port:u_target_port_2|data_pending                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[2]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[2]                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[1]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[1]                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[0]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[0]                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_1|data_pending                                                         ; bus:bus_a|target_port:u_target_port_1|data_pending                                                         ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                                    ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; initiator:u_initiator_1|write_ptr[1]                                                                       ; initiator:u_initiator_1|write_ptr[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                                       ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                                 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 0.580      ;
; 0.347 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[0]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[0]            ; clk          ; clk         ; 0.000        ; 0.076      ; 0.580      ;
; 0.347 ; initiator:u_initiator_1|write_ptr[0]                                                                       ; initiator:u_initiator_1|write_ptr[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 0.580      ;
; 0.347 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                                       ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                                       ; clk          ; clk         ; 0.000        ; 0.076      ; 0.580      ;
; 0.357 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                    ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                    ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                  ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE             ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; initiator:u_initiator_1|split_active                                                                       ; initiator:u_initiator_1|split_active                                                                       ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; initiator:u_initiator_1|split_resume_ack                                                                   ; initiator:u_initiator_1|split_resume_ack                                                                   ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; initiator:u_initiator_1|state.S_IDLE                                                                       ; initiator:u_initiator_1|state.S_IDLE                                                                       ; clk          ; clk         ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[0]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[0]               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE    ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE    ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                      ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT  ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|init_port:u_init_port_1|data_pending                                                             ; bus:bus_a|init_port:u_init_port_1|data_pending                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                             ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                             ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target3_expect_data                                                                              ; bus:bus_a|target3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target3_release_pending                                                                          ; bus:bus_a|target3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target3_select_hold                                                                              ; bus:bus_a|target3_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target2_expect_data                                                                              ; bus:bus_a|target2_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; target:u_target_2|pending_write                                                                            ; target:u_target_2|pending_write                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target1_expect_data                                                                              ; bus:bus_a|target1_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; target:u_target_1|pending_write                                                                            ; target:u_target_1|pending_write                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|last_bus_rw                                                                                      ; bus:bus_a|last_bus_rw                                                                                      ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|split_owner.INIT_NONE                                                                            ; bus:bus_a|split_owner.INIT_NONE                                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|active_init.INIT_1                                                                               ; bus:bus_a|active_init.INIT_1                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|split_response_pending                                                                           ; bus:bus_a|split_response_pending                                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                       ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target1_release_pending                                                                          ; bus:bus_a|target1_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target1_select_hold                                                                              ; bus:bus_a|target1_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[1]                                                 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[1]                                                 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target_port:u_target_port_1|tx_active                                                            ; bus:bus_a|target_port:u_target_port_1|tx_active                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                                       ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[1]                                                       ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[1]                                                       ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target2_release_pending                                                                          ; bus:bus_a|target2_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus:bus_a|target2_select_hold                                                                              ; bus:bus_a|target2_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                              ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                  ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                            ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[0]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[0]           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_START ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_START ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|data[0]                 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|data[0]                 ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.385 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.000        ; 0.038      ; 0.580      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                        ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                              ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                    ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_ready_clr                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                      ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE      ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                                ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_split_ack             ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                               ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_1                                                            ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|active_init.INIT_1                                                                                 ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                               ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[1]                                                            ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[5]                                                            ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_addr[15]                                                           ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[13]                                                               ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[12]                                                               ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[11]                                                               ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[10]                                                               ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[9]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[8]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[7]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[6]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[5]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[4]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[3]                                                            ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[3]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[2]                                                            ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[2]                                                                ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[1]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[0]                                                            ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[0]                                                                ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_data_out_valid                                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                         ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                         ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[1]                                                      ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[1]                                                         ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_select_hold                                                                                ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_expect_data                                                                                ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; target:u_target_2|target_data_out_valid                                                                      ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_release_pending                                                                            ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|bus_data_out_valid                                                     ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_data_seen                                                                                  ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_decoder_release                                                                            ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target1_select_hold                                                                                ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[12]                                                         ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[0]                                                      ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[2]                                                      ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|hold_active                                                            ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_load                                                           ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                                         ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|bus_data_out_valid                                                     ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target1_owner.INIT_NONE                                                                            ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target3_select_hold                                                                                ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|split_owner.INIT_NONE                                                                              ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                         ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_uses_split_path      ; clk          ; clk         ; 1.000        ; -0.090     ; 2.554      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT    ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                                           ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_owner.INIT_1                                                                               ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target2_owner.INIT_NONE                                                                            ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target1_owner.INIT_1                                                                               ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target3_owner.INIT_1                                                                               ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; trigger_sync_prev                                                                                            ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_IDLE                                                                         ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|addr_is_read                                                               ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|expect_read_data                                                           ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|data_pending                                                               ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[0]                                                       ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[1]                                                       ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[2]                                                       ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[3]                                                       ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[4]                                                       ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_active                                                                  ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                                   ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE               ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                   ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|split_response_pending                                                                             ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; initiator:u_initiator_1|split_active                                                                         ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; initiator:u_initiator_1|split_resume_ack                                                                     ; clk          ; clk         ; 1.000        ; -0.085     ; 2.559      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|active_init.INIT_NONE                                                                              ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target3_expect_data                                                                                ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target3_data_seen                                                                                  ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target3_release_pending                                                                            ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|target3_decoder_release                                                                            ; clk          ; clk         ; 1.000        ; -0.087     ; 2.557      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                                         ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in_valid                                         ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA    ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                    ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                        ; clk          ; clk         ; 1.000        ; -0.086     ; 2.558      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ           ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                               ; clk          ; clk         ; 1.000        ; -0.091     ; 2.553      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.write_data[6] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[6]            ; clk          ; clk         ; 1.000        ; -0.090     ; 2.554      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[14]           ; clk          ; clk         ; 1.000        ; -0.090     ; 2.554      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.write_data[5] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[13]           ; clk          ; clk         ; 1.000        ; -0.090     ; 2.554      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[5]            ; clk          ; clk         ; 1.000        ; -0.090     ; 2.554      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[5]                                           ; clk          ; clk         ; 1.000        ; -0.089     ; 2.555      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.write_data[4] ; clk          ; clk         ; 1.000        ; -0.088     ; 2.556      ;
; -1.649 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[4]            ; clk          ; clk         ; 1.000        ; -0.090     ; 2.554      ;
+--------+----------------+--------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                            ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.762 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                        ; clk          ; clk         ; 0.000        ; 0.474      ; 2.393      ;
; 1.762 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_pending                                     ; clk          ; clk         ; 0.000        ; 0.474      ; 2.393      ;
; 1.762 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                 ; clk          ; clk         ; 0.000        ; 0.474      ; 2.393      ;
; 1.762 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_pending                                     ; clk          ; clk         ; 0.000        ; 0.474      ; 2.393      ;
; 1.762 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_data_in_valid                             ; clk          ; clk         ; 0.000        ; 0.474      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[0]                                ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[1]                                ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[2]                                ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[3]                                ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[4]                                ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[5]                                 ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.772 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[2]                                 ; clk          ; clk         ; 0.000        ; 0.464      ; 2.393      ;
; 1.786 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_data_out                                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.389      ;
; 1.786 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[15]                                  ; clk          ; clk         ; 0.000        ; 0.450      ; 2.393      ;
; 1.786 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[7]                                   ; clk          ; clk         ; 0.000        ; 0.450      ; 2.393      ;
; 1.786 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[7]                                ; clk          ; clk         ; 0.000        ; 0.450      ; 2.393      ;
; 1.786 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[1]                                ; clk          ; clk         ; 0.000        ; 0.450      ; 2.393      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[6]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[5]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[4]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[7]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[2]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[1]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[3]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.789 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_is_write ; clk          ; clk         ; 0.000        ; 0.442      ; 2.388      ;
; 1.789 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[0]                                   ; clk          ; clk         ; 0.000        ; 0.446      ; 2.392      ;
; 1.791 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                 ; clk          ; clk         ; 0.000        ; 0.445      ; 2.393      ;
; 1.796 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[15]                                                   ; clk          ; clk         ; 0.000        ; 0.440      ; 2.393      ;
; 1.796 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[14]                                                   ; clk          ; clk         ; 0.000        ; 0.440      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_ready_q                                      ; clk          ; clk         ; 0.000        ; 0.432      ; 2.386      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en                                        ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_tx_busy_d                                    ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                   ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                   ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                   ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                     ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                     ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                    ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                    ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|init_addr_out_r[15]                                                      ; clk          ; clk         ; 0.000        ; 0.439      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[15]                                             ; clk          ; clk         ; 0.000        ; 0.437      ; 2.391      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                       ; clk          ; clk         ; 0.000        ; 0.433      ; 2.387      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                       ; clk          ; clk         ; 0.000        ; 0.433      ; 2.387      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[2]                                       ; clk          ; clk         ; 0.000        ; 0.433      ; 2.387      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[3]                                       ; clk          ; clk         ; 0.000        ; 0.433      ; 2.387      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.437      ; 2.391      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.437      ; 2.391      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.437      ; 2.391      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.437      ; 2.391      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[4]                                          ; clk          ; clk         ; 0.000        ; 0.437      ; 2.391      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_DONE                                                             ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                       ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                   ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_READ_WAIT                                                        ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|init_rw_r                                                                ; clk          ; clk         ; 0.000        ; 0.439      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|addr_sent                                                                ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|init_addr_out_valid_r                                                    ; clk          ; clk         ; 0.000        ; 0.439      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_READ_REQ                                                         ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|data_sent                                                                ; clk          ; clk         ; 0.000        ; 0.439      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|init_data_out_valid_r                                                    ; clk          ; clk         ; 0.000        ; 0.439      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                        ; clk          ; clk         ; 0.000        ; 0.438      ; 2.392      ;
; 1.797 ; reset_sync_ff2 ; initiator:u_initiator_1|init_req_r                                                               ; clk          ; clk         ; 0.000        ; 0.439      ; 2.393      ;
; 1.797 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                   ; clk          ; clk         ; 0.000        ; 0.435      ; 2.389      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_active                                                  ; clk          ; clk         ; 0.000        ; 0.432      ; 2.387      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.431      ; 2.386      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.431      ; 2.386      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.431      ; 2.386      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.431      ; 2.386      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                           ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_pending                                               ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_pending                                               ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|target_addr_in_valid                                       ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; target:u_target_1|target_data_out_valid                                                          ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|target_data_in_valid                                       ; clk          ; clk         ; 0.000        ; 0.433      ; 2.388      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                             ; clk          ; clk         ; 0.000        ; 0.438      ; 2.393      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                             ; clk          ; clk         ; 0.000        ; 0.438      ; 2.393      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[2]                             ; clk          ; clk         ; 0.000        ; 0.438      ; 2.393      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[3]                             ; clk          ; clk         ; 0.000        ; 0.438      ; 2.393      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_byte_ready                                                  ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                              ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                               ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                   ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.798 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                             ; clk          ; clk         ; 0.000        ; 0.437      ; 2.392      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.418      ; 2.389      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.418      ; 2.389      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.418      ; 2.389      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.418      ; 2.389      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_bit_count[4]                                          ; clk          ; clk         ; 0.000        ; 0.418      ; 2.389      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[14]                                ; clk          ; clk         ; 0.000        ; 0.422      ; 2.393      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[14]                                  ; clk          ; clk         ; 0.000        ; 0.422      ; 2.393      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[13]                                ; clk          ; clk         ; 0.000        ; 0.422      ; 2.393      ;
; 1.814 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[13]                                  ; clk          ; clk         ; 0.000        ; 0.422      ; 2.393      ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                         ;
+-------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
; 321.23 MHz  ; 250.0 MHz       ; clk                                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.113 ; -468.832      ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.398  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.297 ; 0.000         ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.341 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -1.351 ; -427.211             ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.556 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -3.000 ; -412.000      ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; -1.000 ; -1.000        ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.113 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.351     ; 2.757      ;
; -2.062 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.356     ; 2.701      ;
; -2.056 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[14]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.351     ; 2.700      ;
; -1.997 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[14]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.356     ; 2.636      ;
; -1.986 ; initiator:u_initiator_1|init_rw_r                                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.391     ; 2.590      ;
; -1.976 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[13]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[15]        ; clk          ; clk         ; 1.000        ; -0.355     ; 2.616      ;
; -1.959 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.214      ;
; -1.955 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.210      ;
; -1.953 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.208      ;
; -1.945 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.261      ; 3.201      ;
; -1.903 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.158      ;
; -1.885 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.260      ; 3.140      ;
; -1.881 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.260      ; 3.136      ;
; -1.879 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.260      ; 3.134      ;
; -1.871 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.261      ; 3.127      ;
; -1.870 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.260      ; 3.125      ;
; -1.866 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.260      ; 3.121      ;
; -1.864 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.260      ; 3.119      ;
; -1.861 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.260      ; 3.116      ;
; -1.861 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.261      ; 3.117      ;
; -1.858 ; initiator:u_initiator_1|init_rw_r                                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.391     ; 2.462      ;
; -1.857 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.260      ; 3.112      ;
; -1.856 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.262      ; 3.113      ;
; -1.856 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.261      ; 3.112      ;
; -1.855 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.260      ; 3.110      ;
; -1.847 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.261      ; 3.103      ;
; -1.829 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.260      ; 3.084      ;
; -1.824 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; -0.039     ; 2.780      ;
; -1.814 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.260      ; 3.069      ;
; -1.806 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.061      ;
; -1.805 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.260      ; 3.060      ;
; -1.797 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.059     ; 2.733      ;
; -1.797 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.059     ; 2.733      ;
; -1.797 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.059     ; 2.733      ;
; -1.795 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]          ; clk          ; clk         ; 1.000        ; -0.054     ; 2.736      ;
; -1.794 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.059     ; 2.730      ;
; -1.794 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.059     ; 2.730      ;
; -1.794 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.059     ; 2.730      ;
; -1.793 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]          ; clk          ; clk         ; 1.000        ; -0.054     ; 2.734      ;
; -1.788 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]          ; clk          ; clk         ; 1.000        ; -0.054     ; 2.729      ;
; -1.787 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.261      ; 3.043      ;
; -1.786 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]          ; clk          ; clk         ; 1.000        ; -0.054     ; 2.727      ;
; -1.782 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.262      ; 3.039      ;
; -1.781 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.036      ;
; -1.779 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                      ; clk          ; clk         ; 1.000        ; -0.055     ; 2.719      ;
; -1.779 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                      ; clk          ; clk         ; 1.000        ; -0.055     ; 2.719      ;
; -1.779 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[12]                                                      ; clk          ; clk         ; 1.000        ; -0.055     ; 2.719      ;
; -1.777 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.356     ; 2.416      ;
; -1.772 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.261      ; 3.028      ;
; -1.770 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[8] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Tx                  ; clk          ; clk         ; 1.000        ; -0.054     ; 2.711      ;
; -1.768 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; -0.068     ; 2.695      ;
; -1.768 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; -0.068     ; 2.695      ;
; -1.767 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.262      ; 3.024      ;
; -1.764 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; -0.068     ; 2.691      ;
; -1.763 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.261      ; 3.019      ;
; -1.763 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|tx_acc[7] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|Tx                  ; clk          ; clk         ; 1.000        ; -0.054     ; 2.704      ;
; -1.762 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; -0.068     ; 2.689      ;
; -1.761 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_DONE                                                                      ; clk          ; clk         ; 1.000        ; -0.068     ; 2.688      ;
; -1.758 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.262      ; 3.015      ;
; -1.757 ; bus:bus_a|active_init.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.012      ;
; -1.754 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|split_owner.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.055     ; 2.694      ;
; -1.750 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; -0.039     ; 2.706      ;
; -1.747 ; bus:bus_a|active_init.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.260      ; 3.002      ;
; -1.735 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; -0.039     ; 2.691      ;
; -1.732 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[12]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[15]        ; clk          ; clk         ; 1.000        ; -0.355     ; 2.372      ;
; -1.727 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                 ; clk          ; clk         ; 1.000        ; -0.068     ; 2.654      ;
; -1.726 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; -0.039     ; 2.682      ;
; -1.725 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.057     ; 2.663      ;
; -1.725 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.057     ; 2.663      ;
; -1.725 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.057     ; 2.663      ;
; -1.724 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.260      ; 2.979      ;
; -1.720 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 2.659      ;
; -1.717 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.260      ; 2.972      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[0]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[3]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[1]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[2]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[4]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[5]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[6]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.713 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[7]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.976      ;
; -1.712 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|target3_owner.INIT_1                                                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 2.651      ;
; -1.707 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.260      ; 2.962      ;
; -1.699 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.260      ; 2.954      ;
; -1.697 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[4]                                                   ; clk          ; clk         ; 1.000        ; -0.060     ; 2.632      ;
; -1.695 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.057     ; 2.633      ;
; -1.695 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.057     ; 2.633      ;
; -1.695 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.057     ; 2.633      ;
; -1.692 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.260      ; 2.947      ;
; -1.692 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; -0.068     ; 2.619      ;
; -1.692 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; -0.068     ; 2.619      ;
; -1.691 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 2.630      ;
; -1.688 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; -0.068     ; 2.615      ;
; -1.686 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; -0.068     ; 2.613      ;
; -1.686 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[0]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.949      ;
; -1.686 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[3]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.949      ;
; -1.686 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[1]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.949      ;
; -1.686 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[2]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.949      ;
; -1.686 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[4]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.949      ;
; -1.686 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[5]                                            ; clk          ; clk         ; 1.000        ; 0.268      ; 2.949      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.398 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 1.000        ; -0.034     ; 0.583      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                           ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                           ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                                  ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                                  ; clk          ; clk         ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                           ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                        ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                        ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                          ; clk          ; clk         ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                             ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[0]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[0]                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[3]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[3]                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[1]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[1]                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[4]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[4]                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[5]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[5]                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[6]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[6]                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_1|addr_pending                                                         ; bus:bus_a|target_port:u_target_port_1|addr_pending                                                         ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                                     ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                                     ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_1|data_pending                                                         ; bus:bus_a|target_port:u_target_port_1|data_pending                                                         ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                                    ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                                    ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                                    ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                          ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                          ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                             ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|state.S_READ_REQ                                                                   ; initiator:u_initiator_1|state.S_READ_REQ                                                                   ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|state.S_DONE                                                                       ; initiator:u_initiator_1|state.S_DONE                                                                       ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|state.S_READ_WAIT                                                                  ; initiator:u_initiator_1|state.S_READ_WAIT                                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                  ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                  ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|addr_sent                                                                          ; initiator:u_initiator_1|addr_sent                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|init_rw_r                                                                          ; initiator:u_initiator_1|init_rw_r                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; initiator:u_initiator_1|init_addr_out_r[15]                                                                ; initiator:u_initiator_1|init_addr_out_r[15]                                                                ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                                       ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                                       ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_2|tx_active                                                            ; bus:bus_a|target_port:u_target_port_2|tx_active                                                            ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                                 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                                 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                              ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                              ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                              ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                               ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                               ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                               ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                             ; clk          ; clk         ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; bus:bus_a|target_port:u_target_port_2|addr_pending                                                         ; bus:bus_a|target_port:u_target_port_2|addr_pending                                                         ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|target_port:u_target_port_2|addr_expect_data                                                     ; bus:bus_a|target_port:u_target_port_2|addr_expect_data                                                     ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|target_port:u_target_port_2|data_pending                                                         ; bus:bus_a|target_port:u_target_port_2|data_pending                                                         ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[2]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[2]                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[1]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[1]                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[0]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[0]                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; initiator:u_initiator_1|write_ptr[1]                                                                       ; initiator:u_initiator_1|write_ptr[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[0]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[0]            ; clk          ; clk         ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                                       ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                                       ; clk          ; clk         ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                                 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                                 ; clk          ; clk         ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; initiator:u_initiator_1|write_ptr[0]                                                                       ; initiator:u_initiator_1|write_ptr[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.067      ; 0.519      ;
; 0.311 ; bus:bus_a|target3_select_hold                                                                              ; bus:bus_a|target3_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus:bus_a|split_owner.INIT_NONE                                                                            ; bus:bus_a|split_owner.INIT_NONE                                                                            ; clk          ; clk         ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|data[0]                 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|data[0]                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|scratch[0]              ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|scratch[0]              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[0]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[0]               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state.RX_STATE_DATA     ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state.RX_STATE_DATA     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                    ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                  ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                      ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|init_port:u_init_port_1|data_pending                                                             ; bus:bus_a|init_port:u_init_port_1|data_pending                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                             ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                             ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target3_expect_data                                                                              ; bus:bus_a|target3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target3_release_pending                                                                          ; bus:bus_a|target3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target2_expect_data                                                                              ; bus:bus_a|target2_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; target:u_target_2|pending_write                                                                            ; target:u_target_2|pending_write                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target1_expect_data                                                                              ; bus:bus_a|target1_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; target:u_target_1|pending_write                                                                            ; target:u_target_1|pending_write                                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|last_bus_rw                                                                                      ; bus:bus_a|last_bus_rw                                                                                      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; initiator:u_initiator_1|split_active                                                                       ; initiator:u_initiator_1|split_active                                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|active_init.INIT_1                                                                               ; bus:bus_a|active_init.INIT_1                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; initiator:u_initiator_1|split_resume_ack                                                                   ; initiator:u_initiator_1|split_resume_ack                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|split_response_pending                                                                           ; bus:bus_a|split_response_pending                                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; initiator:u_initiator_1|state.S_IDLE                                                                       ; initiator:u_initiator_1|state.S_IDLE                                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target1_release_pending                                                                          ; bus:bus_a|target1_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target1_select_hold                                                                              ; bus:bus_a|target1_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[1]                                                 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[1]                                                 ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target_port:u_target_port_1|tx_active                                                            ; bus:bus_a|target_port:u_target_port_1|tx_active                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                                       ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[1]                                                       ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[1]                                                       ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target2_release_pending                                                                          ; bus:bus_a|target2_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus:bus_a|target2_select_hold                                                                              ; bus:bus_a|target2_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[0]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[0]           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_START ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_START ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE    ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE    ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT  ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                       ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                              ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.341 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.000        ; 0.034      ; 0.519      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                      ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[6]         ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[6]                                        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[14]        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[14]   ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[14]                                       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[13]        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[13]   ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[13]                                       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[5]         ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[5]    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[4]         ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[4]    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[4]                                        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[12]        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[12]   ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[12]                                       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[7]         ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[7]    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[2]         ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[2]    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[2]                                        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[10]        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[10]   ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[9]         ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[9]    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.351 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[9]                                        ; clk          ; clk         ; 1.000        ; -0.082     ; 2.264      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                           ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                 ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_ready_clr                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                   ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE   ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                             ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                            ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[1]                                                         ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[5]                                                         ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[13]                                                            ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[12]                                                            ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[11]                                                            ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[7]                                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[6]                                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[5]                                                             ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[3]                                                         ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[2]                                                         ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[2]                                                             ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[0]                                                         ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                      ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                      ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[1]                                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[1]                                                      ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_select_hold                                                                             ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_expect_data                                                                             ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; target:u_target_2|target_data_out_valid                                                                   ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; target:u_target_2|pending_write                                                                           ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; target:u_target_2|target_ack                                                                              ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_release_pending                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|bus_data_out_valid                                                  ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_data_seen                                                                               ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_decoder_release                                                                         ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_select_hold                                                                             ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_decoder_release                                                                         ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[12]                                                      ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[0]                                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[2]                                                   ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|hold_active                                                         ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_load                                                        ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                                      ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[0]                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.266      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[1]                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.266      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[2]                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.266      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|tx_bits_remaining[3]                                                ; clk          ; clk         ; 1.000        ; -0.079     ; 2.266      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|tx_active                                                           ; clk          ; clk         ; 1.000        ; -0.079     ; 2.266      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|bus_data_out_valid                                                  ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_expect_data                                                                             ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; target:u_target_1|pending_write                                                                           ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; target:u_target_1|target_ack                                                                              ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_release_pending                                                                         ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_data_seen                                                                               ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_owner.INIT_NONE                                                                         ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target3_select_hold                                                                             ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|split_owner.INIT_NONE                                                                           ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                      ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_uses_split_path   ; clk          ; clk         ; 1.000        ; -0.081     ; 2.264      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                                        ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_owner.INIT_1                                                                            ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target2_owner.INIT_NONE                                                                         ; clk          ; clk         ; 1.000        ; -0.078     ; 2.267      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|target1_owner.INIT_1                                                                            ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; trigger_sync_prev                                                                                         ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_IDLE                                                                      ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|expect_read_data                                                        ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                                ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE            ; clk          ; clk         ; 1.000        ; -0.082     ; 2.263      ;
; -1.350 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|split_owner.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; initiator:u_initiator_1|split_active                                                                      ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; initiator:u_initiator_1|split_resume_ack                                                                  ; clk          ; clk         ; 1.000        ; -0.075     ; 2.270      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|active_init.INIT_NONE                                                                           ; clk          ; clk         ; 1.000        ; -0.077     ; 2.268      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|last_bus_rw                                                                                     ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
; -1.350 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                                      ; clk          ; clk         ; 1.000        ; -0.076     ; 2.269      ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                             ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.556 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                        ; clk          ; clk         ; 0.000        ; 0.425      ; 2.125      ;
; 1.556 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_pending                                     ; clk          ; clk         ; 0.000        ; 0.425      ; 2.125      ;
; 1.556 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                 ; clk          ; clk         ; 0.000        ; 0.425      ; 2.125      ;
; 1.556 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_pending                                     ; clk          ; clk         ; 0.000        ; 0.425      ; 2.125      ;
; 1.556 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_data_in_valid                             ; clk          ; clk         ; 0.000        ; 0.425      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[0]                                ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[1]                                ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[2]                                ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[3]                                ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[4]                                ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[5]                                 ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.564 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[2]                                 ; clk          ; clk         ; 0.000        ; 0.417      ; 2.125      ;
; 1.580 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[15]                                  ; clk          ; clk         ; 0.000        ; 0.402      ; 2.126      ;
; 1.580 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[7]                                   ; clk          ; clk         ; 0.000        ; 0.402      ; 2.126      ;
; 1.580 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[7]                                ; clk          ; clk         ; 0.000        ; 0.402      ; 2.126      ;
; 1.580 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[1]                                ; clk          ; clk         ; 0.000        ; 0.402      ; 2.126      ;
; 1.581 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_data_out                                                   ; clk          ; clk         ; 0.000        ; 0.397      ; 2.122      ;
; 1.582 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_is_write ; clk          ; clk         ; 0.000        ; 0.395      ; 2.121      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[6]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[5]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[4]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[7]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[2]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[1]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[3]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.583 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[0]                                   ; clk          ; clk         ; 0.000        ; 0.398      ; 2.125      ;
; 1.584 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                 ; clk          ; clk         ; 0.000        ; 0.397      ; 2.125      ;
; 1.589 ; reset_sync_ff2 ; initiator:u_initiator_1|init_addr_out_r[15]                                                      ; clk          ; clk         ; 0.000        ; 0.392      ; 2.125      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[15]                                                   ; clk          ; clk         ; 0.000        ; 0.393      ; 2.126      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[14]                                                   ; clk          ; clk         ; 0.000        ; 0.393      ; 2.126      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[15]                                             ; clk          ; clk         ; 0.000        ; 0.390      ; 2.123      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.390      ; 2.123      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.390      ; 2.123      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.390      ; 2.123      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.390      ; 2.123      ;
; 1.589 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[4]                                          ; clk          ; clk         ; 0.000        ; 0.390      ; 2.123      ;
; 1.589 ; reset_sync_ff2 ; initiator:u_initiator_1|init_rw_r                                                                ; clk          ; clk         ; 0.000        ; 0.392      ; 2.125      ;
; 1.589 ; reset_sync_ff2 ; initiator:u_initiator_1|init_addr_out_valid_r                                                    ; clk          ; clk         ; 0.000        ; 0.392      ; 2.125      ;
; 1.589 ; reset_sync_ff2 ; initiator:u_initiator_1|data_sent                                                                ; clk          ; clk         ; 0.000        ; 0.392      ; 2.125      ;
; 1.589 ; reset_sync_ff2 ; initiator:u_initiator_1|init_data_out_valid_r                                                    ; clk          ; clk         ; 0.000        ; 0.392      ; 2.125      ;
; 1.589 ; reset_sync_ff2 ; initiator:u_initiator_1|init_req_r                                                               ; clk          ; clk         ; 0.000        ; 0.392      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en                                        ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_tx_busy_d                                    ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                   ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                   ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                   ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                     ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                     ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                    ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                    ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                       ; clk          ; clk         ; 0.000        ; 0.386      ; 2.120      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                       ; clk          ; clk         ; 0.000        ; 0.386      ; 2.120      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[2]                                       ; clk          ; clk         ; 0.000        ; 0.386      ; 2.120      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[3]                                       ; clk          ; clk         ; 0.000        ; 0.386      ; 2.120      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_active                                                  ; clk          ; clk         ; 0.000        ; 0.385      ; 2.119      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.384      ; 2.118      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.384      ; 2.118      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.384      ; 2.118      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.384      ; 2.118      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                           ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_pending                                               ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_pending                                               ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|target_addr_in_valid                                       ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; target:u_target_1|target_data_out_valid                                                          ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|target_data_in_valid                                       ; clk          ; clk         ; 0.000        ; 0.387      ; 2.121      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                             ; clk          ; clk         ; 0.000        ; 0.392      ; 2.126      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                             ; clk          ; clk         ; 0.000        ; 0.392      ; 2.126      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[2]                             ; clk          ; clk         ; 0.000        ; 0.392      ; 2.126      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[3]                             ; clk          ; clk         ; 0.000        ; 0.392      ; 2.126      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_byte_ready                                                  ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_DONE                                                             ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                       ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                   ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_READ_WAIT                                                        ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                              ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                               ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                   ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|addr_sent                                                                ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_READ_REQ                                                         ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                             ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                        ; clk          ; clk         ; 0.000        ; 0.391      ; 2.125      ;
; 1.590 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                   ; clk          ; clk         ; 0.000        ; 0.388      ; 2.122      ;
; 1.591 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_ready_q                                      ; clk          ; clk         ; 0.000        ; 0.384      ; 2.119      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[14]                                ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[14]                                  ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[13]                                ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[13]                                  ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[15]                                ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[12]                                ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[12]                                  ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[11]                                ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
; 1.606 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[11]                                  ; clk          ; clk         ; 0.000        ; 0.376      ; 2.126      ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -1.011 ; -158.150      ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.626  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.178 ; 0.000         ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.208 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.563 ; -167.256             ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.052 ; 0.000                ;
+-------+-------+----------------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -3.000 ; -438.194      ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; -1.000 ; -1.000        ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.011 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.216     ; 1.782      ;
; -0.949 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.220     ; 1.716      ;
; -0.904 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[14]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.216     ; 1.675      ;
; -0.881 ; initiator:u_initiator_1|init_rw_r                                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.240     ; 1.628      ;
; -0.873 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.154      ; 2.014      ;
; -0.872 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[13]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[15]        ; clk          ; clk         ; 1.000        ; -0.219     ; 1.640      ;
; -0.849 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.989      ;
; -0.845 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.985      ;
; -0.842 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[14]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.220     ; 1.609      ;
; -0.837 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.977      ;
; -0.821 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.154      ; 1.962      ;
; -0.818 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.154      ; 1.959      ;
; -0.818 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[0]                                           ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.154      ; 1.959      ;
; -0.811 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.951      ;
; -0.802 ; initiator:u_initiator_1|init_rw_r                                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.240     ; 1.549      ;
; -0.797 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.153      ; 1.937      ;
; -0.797 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.937      ;
; -0.794 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.153      ; 1.934      ;
; -0.794 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.153      ; 1.934      ;
; -0.793 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.153      ; 1.933      ;
; -0.790 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.038     ; 1.739      ;
; -0.790 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.153      ; 1.930      ;
; -0.790 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack     ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.153      ; 1.930      ;
; -0.785 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.153      ; 1.925      ;
; -0.783 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.154      ; 1.924      ;
; -0.782 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.153      ; 1.922      ;
; -0.782 ; bus:bus_a|split_owner.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.153      ; 1.922      ;
; -0.776 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.220     ; 1.543      ;
; -0.773 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; -0.044     ; 1.716      ;
; -0.773 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; -0.044     ; 1.716      ;
; -0.772 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; -0.044     ; 1.715      ;
; -0.770 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.038     ; 1.719      ;
; -0.768 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; -0.044     ; 1.711      ;
; -0.767 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_DONE                                                                      ; clk          ; clk         ; 1.000        ; -0.044     ; 1.710      ;
; -0.765 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; -0.028     ; 1.724      ;
; -0.759 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.153      ; 1.899      ;
; -0.756 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.153      ; 1.896      ;
; -0.756 ; bus:bus_a|target1_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.153      ; 1.896      ;
; -0.755 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                             ; bus:bus_a|split_owner.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.706      ;
; -0.752 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.152      ; 1.891      ;
; -0.747 ; bus:bus_a|active_init.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.152      ; 1.886      ;
; -0.746 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_data_out_valid     ; clk          ; clk         ; 1.000        ; -0.038     ; 1.695      ;
; -0.745 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.153      ; 1.885      ;
; -0.742 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.153      ; 1.882      ;
; -0.742 ; bus:bus_a|addr_decoder:u_addr_decoder|held_valids[2]                                           ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.153      ; 1.882      ;
; -0.732 ; bus:bus_a|target2_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.154      ; 1.873      ;
; -0.731 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.154      ; 1.872      ;
; -0.728 ; bus:bus_a|active_init.INIT_1                                                                   ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.154      ; 1.869      ;
; -0.728 ; bus:bus_a|target2_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.154      ; 1.869      ;
; -0.727 ; bus:bus_a|active_init.INIT_NONE                                                                ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.867      ;
; -0.726 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                 ; clk          ; clk         ; 1.000        ; -0.044     ; 1.669      ;
; -0.720 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.860      ;
; -0.719 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.669      ;
; -0.719 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                     ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[12]                                                      ; clk          ; clk         ; 1.000        ; -0.037     ; 1.669      ;
; -0.716 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.152      ; 1.855      ;
; -0.716 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.152      ; 1.855      ;
; -0.716 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; -0.044     ; 1.659      ;
; -0.716 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; -0.044     ; 1.659      ;
; -0.715 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[12]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[15]        ; clk          ; clk         ; 1.000        ; -0.219     ; 1.483      ;
; -0.715 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; -0.044     ; 1.658      ;
; -0.713 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; -0.028     ; 1.672      ;
; -0.711 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; -0.044     ; 1.654      ;
; -0.711 ; bus:bus_a|target3_select_hold                                                                  ; bus:bus_a|split_owner.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.036     ; 1.662      ;
; -0.710 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                           ; initiator:u_initiator_1|state.S_DONE                                                                      ; clk          ; clk         ; 1.000        ; -0.044     ; 1.653      ;
; -0.710 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; -0.028     ; 1.669      ;
; -0.710 ; bus:bus_a|target3_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; -0.028     ; 1.669      ;
; -0.708 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.040     ; 1.655      ;
; -0.708 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.040     ; 1.655      ;
; -0.708 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[2] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.040     ; 1.655      ;
; -0.708 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.152      ; 1.847      ;
; -0.707 ; bus:bus_a|target2_select_hold                                                                  ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.154      ; 1.848      ;
; -0.705 ; bus:bus_a|target2_owner.INIT_1                                                                 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.154      ; 1.846      ;
; -0.703 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.040     ; 1.650      ;
; -0.703 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.040     ; 1.650      ;
; -0.703 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|baudrate:uart_baud|rx_acc[3] ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.040     ; 1.650      ;
; -0.703 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[14]        ; clk          ; clk         ; 1.000        ; -0.219     ; 1.471      ;
; -0.702 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.651      ;
; -0.702 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.651      ;
; -0.702 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.651      ;
; -0.702 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[12]        ; clk          ; clk         ; 1.000        ; -0.219     ; 1.470      ;
; -0.700 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.152      ; 1.839      ;
; -0.698 ; bus:bus_a|split_owner.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                            ; clk          ; clk         ; 1.000        ; 0.152      ; 1.837      ;
; -0.698 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                      ; clk          ; clk         ; 1.000        ; -0.038     ; 1.647      ;
; -0.698 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                      ; clk          ; clk         ; 1.000        ; -0.038     ; 1.647      ;
; -0.698 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[12]                                                      ; clk          ; clk         ; 1.000        ; -0.038     ; 1.647      ;
; -0.697 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.152      ; 1.836      ;
; -0.697 ; bus:bus_a|target1_owner.INIT_NONE                                                              ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.152      ; 1.836      ;
; -0.695 ; bus:bus_a|active_init.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                                        ; clk          ; clk         ; 1.000        ; 0.152      ; 1.834      ;
; -0.695 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                            ; clk          ; clk         ; 1.000        ; 0.153      ; 1.835      ;
; -0.695 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; initiator:u_initiator_1|state.S_READ_REQ                                                                  ; clk          ; clk         ; 1.000        ; 0.153      ; 1.835      ;
; -0.694 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; initiator:u_initiator_1|state.S_READ_WAIT                                                                 ; clk          ; clk         ; 1.000        ; 0.153      ; 1.834      ;
; -0.692 ; bus:bus_a|active_init.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                       ; clk          ; clk         ; 1.000        ; 0.152      ; 1.831      ;
; -0.692 ; bus:bus_a|active_init.INIT_1                                                                   ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                                      ; clk          ; clk         ; 1.000        ; 0.152      ; 1.831      ;
; -0.690 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.639      ;
; -0.690 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.639      ;
; -0.690 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]   ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[3]           ; clk          ; clk         ; 1.000        ; -0.038     ; 1.639      ;
; -0.690 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                          ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                ; clk          ; clk         ; 1.000        ; 0.153      ; 1.830      ;
; -0.689 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[15]                             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[13]        ; clk          ; clk         ; 1.000        ; -0.219     ; 1.457      ;
+--------+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.626 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 1.000        ; -0.022     ; 0.359      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                             ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                           ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                           ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|target_port:u_target_port_1|addr_pending                                                         ; bus:bus_a|target_port:u_target_port_1|addr_pending                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                                     ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|target_port:u_target_port_1|data_pending                                                         ; bus:bus_a|target_port:u_target_port_1|data_pending                                                         ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                                    ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                             ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|state.S_READ_REQ                                                                   ; initiator:u_initiator_1|state.S_READ_REQ                                                                   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|state.S_DONE                                                                       ; initiator:u_initiator_1|state.S_DONE                                                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|state.S_READ_WAIT                                                                  ; initiator:u_initiator_1|state.S_READ_WAIT                                                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                  ; initiator:u_initiator_1|state.S_WRITE_REQ                                                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; initiator:u_initiator_1|addr_sent                                                                          ; initiator:u_initiator_1|addr_sent                                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                        ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                          ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                                  ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                              ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                              ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                              ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                              ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                               ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                               ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                             ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_addr_b[0]          ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|request_buffer.addr[0]     ; clk          ; clk         ; 0.000        ; 0.218      ; 0.481      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[0]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[0]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[3]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[3]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[1]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[1]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[4]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[4]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[5]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[5]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[6]                                           ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[6]                                           ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|addr_pending                                                         ; bus:bus_a|target_port:u_target_port_2|addr_pending                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|addr_expect_data                                                     ; bus:bus_a|target_port:u_target_port_2|addr_expect_data                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|data_pending                                                         ; bus:bus_a|target_port:u_target_port_2|data_pending                                                         ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[2]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[2]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[1]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[1]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|data_bit_count[0]                                                    ; bus:bus_a|target_port:u_target_port_2|data_bit_count[0]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                          ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                          ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; initiator:u_initiator_1|init_rw_r                                                                          ; initiator:u_initiator_1|init_rw_r                                                                          ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; initiator:u_initiator_1|init_addr_out_r[15]                                                                ; initiator:u_initiator_1|init_addr_out_r[15]                                                                ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; initiator:u_initiator_1|write_ptr[1]                                                                       ; initiator:u_initiator_1|write_ptr[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                                       ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|tx_active                                                            ; bus:bus_a|target_port:u_target_port_2|tx_active                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                                 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                                 ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[2]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[0]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[0]            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]            ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|bit_count[1]            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                             ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                    ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE    ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                  ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                      ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_SPLIT                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE             ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT  ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_READ_GRANT  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|init_port:u_init_port_1|data_pending                                                             ; bus:bus_a|init_port:u_init_port_1|data_pending                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                             ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                             ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target3_expect_data                                                                              ; bus:bus_a|target3_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target3_release_pending                                                                          ; bus:bus_a|target3_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target3_select_hold                                                                              ; bus:bus_a|target3_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target2_expect_data                                                                              ; bus:bus_a|target2_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; target:u_target_2|pending_write                                                                            ; target:u_target_2|pending_write                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target1_expect_data                                                                              ; bus:bus_a|target1_expect_data                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; target:u_target_1|pending_write                                                                            ; target:u_target_1|pending_write                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|last_bus_rw                                                                                      ; bus:bus_a|last_bus_rw                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|split_owner.INIT_NONE                                                                            ; bus:bus_a|split_owner.INIT_NONE                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; initiator:u_initiator_1|split_active                                                                       ; initiator:u_initiator_1|split_active                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|active_init.INIT_1                                                                               ; bus:bus_a|active_init.INIT_1                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; initiator:u_initiator_1|split_resume_ack                                                                   ; initiator:u_initiator_1|split_resume_ack                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; initiator:u_initiator_1|write_ptr[0]                                                                       ; initiator:u_initiator_1|write_ptr[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus:bus_a|split_response_pending                                                                           ; bus:bus_a|split_response_pending                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|init_port:u_init_port_1|tx_shift[15]                                                             ; bus:bus_a|init_port:u_init_port_1|tx_shift[14]                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; initiator:u_initiator_1|state.S_IDLE                                                                       ; initiator:u_initiator_1|state.S_IDLE                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                                       ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                       ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_pending.is_write                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target1_release_pending                                                                          ; bus:bus_a|target1_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target1_select_hold                                                                              ; bus:bus_a|target1_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target2_release_pending                                                                          ; bus:bus_a|target2_release_pending                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target2_select_hold                                                                              ; bus:bus_a|target2_select_hold                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                                 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                                 ; clk          ; clk         ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                              ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                  ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                            ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[1]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[2]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[0]           ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|bit_pos[0]           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_START ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_START ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|state.TX_STATE_STOP  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|data[0]                 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|data[0]                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|scratch[0]              ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|scratch[0]              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[2]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[1]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[3]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[0]               ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|sample[0]               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state.RX_STATE_DATA     ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|receiver:uart_Rx|state.RX_STATE_DATA     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.208 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart:u_target_uart|transmitter:uart_Tx|flag1 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.000        ; 0.022      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                      ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_IDLE                                   ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_split_ack          ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|addr_pending                                                            ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_addr[15]                                                        ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[10]                                                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[9]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[8]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[4]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[3]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[2]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[1]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[0]                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target2_select_hold                                                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target2_expect_data                                                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; target:u_target_2|target_data_out_valid                                                                   ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; target:u_target_2|pending_write                                                                           ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; target:u_target_2|target_ack                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target2_release_pending                                                                         ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|bus_data_out_valid                                                  ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target2_data_seen                                                                               ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_select_hold                                                                             ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_decoder_release                                                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|bus_data_out_valid                                                  ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_expect_data                                                                             ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; target:u_target_1|pending_write                                                                           ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; target:u_target_1|target_ack                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_release_pending                                                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_data_seen                                                                               ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_owner.INIT_NONE                                                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target3_select_hold                                                                             ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|split_owner.INIT_NONE                                                                           ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|bus_data_out_valid                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target2_owner.INIT_1                                                                            ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target2_owner.INIT_NONE                                                                         ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target1_owner.INIT_1                                                                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target3_owner.INIT_1                                                                            ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|addr_is_read                                                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|expect_read_data                                                        ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|data_pending                                                            ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[0]                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[1]                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[2]                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[3]                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_bits_remaining[4]                                                    ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_active                                                               ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_mode                                                                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_IDLE            ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|target_ack                ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|split_response_pending                                                                          ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|split_owner.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|active_init.INIT_NONE                                                                           ; clk          ; clk         ; 1.000        ; -0.054     ; 1.496      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|last_bus_rw                                                                                     ; clk          ; clk         ; 1.000        ; -0.053     ; 1.497      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target3_expect_data                                                                             ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target3_data_seen                                                                               ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target3_release_pending                                                                         ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|target3_decoder_release                                                                         ; clk          ; clk         ; 1.000        ; -0.055     ; 1.495      ;
; -0.563 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in_valid                                      ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_WRITE_DATA ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|split_req                 ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_SEND_REQ        ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_L                            ; clk          ; clk         ; 1.000        ; -0.058     ; 1.492      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[6]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[6]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[5]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[5]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[4]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[4]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[7]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[7]                                        ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[7]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[2]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.addr[10]                                       ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[2]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[1]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[1]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_pending.write_data[3]                                  ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.563 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[3]                                            ; clk          ; clk         ; 1.000        ; -0.056     ; 1.494      ;
; -0.562 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_WAIT_FLAGS                           ; clk          ; clk         ; 1.000        ; -0.058     ; 1.491      ;
; -0.562 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_rx_state.RESP_RX_HOLD                                 ; clk          ; clk         ; 1.000        ; -0.058     ; 1.491      ;
; -0.562 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_ready_clr                                             ; clk          ; clk         ; 1.000        ; -0.058     ; 1.491      ;
; -0.562 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|state.TGT_WAIT_RESPONSE   ; clk          ; clk         ; 1.000        ; -0.058     ; 1.491      ;
; -0.562 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|resp_valid_reg                                             ; clk          ; clk         ; 1.000        ; -0.058     ; 1.491      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|arbiter:u_arbiter|current_state.IDLE                                                            ; clk          ; clk         ; 1.000        ; -0.053     ; 1.496      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|arbiter:u_arbiter|current_state.GRANT_1                                                         ; clk          ; clk         ; 1.000        ; -0.053     ; 1.496      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|active_init.INIT_1                                                                              ; clk          ; clk         ; 1.000        ; -0.053     ; 1.496      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[1]                                                         ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[5]                                                         ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[13]                                                            ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[12]                                                            ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[11]                                                            ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[7]                                                             ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[6]                                                             ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[5]                                                             ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[3]                                                         ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[2]                                                         ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|pending_data[0]                                                         ; clk          ; clk         ; 1.000        ; -0.052     ; 1.497      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_data_out_valid                                                      ; clk          ; clk         ; 1.000        ; -0.053     ; 1.496      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[14]                                                      ; clk          ; clk         ; 1.000        ; -0.054     ; 1.495      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[13]                                                      ; clk          ; clk         ; 1.000        ; -0.054     ; 1.495      ;
; -0.562 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|pending_valids[1]                                                   ; clk          ; clk         ; 1.000        ; -0.054     ; 1.495      ;
+--------+----------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                             ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.052 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_active                                        ; clk          ; clk         ; 0.000        ; 0.256      ; 1.392      ;
; 1.052 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_pending                                     ; clk          ; clk         ; 0.000        ; 0.256      ; 1.392      ;
; 1.052 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_expect_data                                 ; clk          ; clk         ; 0.000        ; 0.256      ; 1.392      ;
; 1.052 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_pending                                     ; clk          ; clk         ; 0.000        ; 0.256      ; 1.392      ;
; 1.052 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_data_in_valid                             ; clk          ; clk         ; 0.000        ; 0.256      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[0]                                ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[1]                                ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[2]                                ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[3]                                ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_bit_count[4]                                ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[5]                                 ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.058 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[2]                                 ; clk          ; clk         ; 0.000        ; 0.250      ; 1.392      ;
; 1.062 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|bus_data_out                                                   ; clk          ; clk         ; 0.000        ; 0.242      ; 1.388      ;
; 1.062 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[15]                                  ; clk          ; clk         ; 0.000        ; 0.246      ; 1.392      ;
; 1.062 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|addr_buffer[7]                                   ; clk          ; clk         ; 0.000        ; 0.246      ; 1.392      ;
; 1.062 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[7]                                ; clk          ; clk         ; 0.000        ; 0.246      ; 1.392      ;
; 1.062 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|target_addr_in[1]                                ; clk          ; clk         ; 0.000        ; 0.246      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[6]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[5]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[4]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[7]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[2]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[1]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[3]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.064 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|bus_bridge_target_if:u_target_if|current_is_write ; clk          ; clk         ; 0.000        ; 0.241      ; 1.389      ;
; 1.064 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_buffer[0]                                   ; clk          ; clk         ; 0.000        ; 0.244      ; 1.392      ;
; 1.067 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_data_shift[2]                                 ; clk          ; clk         ; 0.000        ; 0.241      ; 1.392      ;
; 1.068 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[15]                                                   ; clk          ; clk         ; 0.000        ; 0.240      ; 1.392      ;
; 1.068 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|tx_shift[14]                                                   ; clk          ; clk         ; 0.000        ; 0.240      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en                                        ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_tx_busy_d                                    ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_L                   ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_ADDR_H                   ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_ADDR_H                   ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_DATA                     ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_DATA                     ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_SEND_FLAGS                    ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|req_tx_state.REQ_TX_WAIT_FLAGS                    ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|init_addr_out_r[15]                                                      ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[0]                                       ; clk          ; clk         ; 0.000        ; 0.233      ; 1.386      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[1]                                       ; clk          ; clk         ; 0.000        ; 0.233      ; 1.386      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[2]                                       ; clk          ; clk         ; 0.000        ; 0.233      ; 1.386      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_bits_remaining[3]                                       ; clk          ; clk         ; 0.000        ; 0.233      ; 1.386      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.385      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.385      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.385      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.232      ; 1.385      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_expect_data                                           ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|data_pending                                               ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|addr_pending                                               ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|target_addr_in_valid                                       ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; target:u_target_1|target_data_out_valid                                                          ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_1|target_data_in_valid                                       ; clk          ; clk         ; 0.000        ; 0.234      ; 1.387      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[0]                                                ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[1]                                                ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_bit_count[2]                                                ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|rx_byte_ready                                                  ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_DONE                                                             ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_HOLD                                                       ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_WAIT_ACK                                                   ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_READ_WAIT                                                        ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|init_rw_r                                                                ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|read_data_pending                                              ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|ack_pending_read                                               ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|init_ack_reg                                                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|addr_sent                                                                ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|init_addr_out_valid_r                                                    ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_READ_REQ                                                         ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|data_sent                                                                ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|init_data_out_valid_r                                                    ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; bus:bus_a|init_port:u_init_port_1|init_data_in_valid                                             ; clk          ; clk         ; 0.000        ; 0.238      ; 1.391      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|state.S_WRITE_REQ                                                        ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; initiator:u_initiator_1|init_req_r                                                               ; clk          ; clk         ; 0.000        ; 0.239      ; 1.392      ;
; 1.069 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_data_in[0]                                   ; clk          ; clk         ; 0.000        ; 0.236      ; 1.389      ;
; 1.070 ; reset_sync_ff2 ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_ready_q                                      ; clk          ; clk         ; 0.000        ; 0.233      ; 1.387      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_shift[15]                                             ; clk          ; clk         ; 0.000        ; 0.237      ; 1.391      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|target_port:u_target_port_2|tx_active                                                  ; clk          ; clk         ; 0.000        ; 0.232      ; 1.386      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[0]                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 1.391      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[1]                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 1.391      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[2]                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 1.391      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[3]                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 1.391      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|addr_decoder:u_addr_decoder|addr_bit_count[4]                                          ; clk          ; clk         ; 0.000        ; 0.237      ; 1.391      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[0]                             ; clk          ; clk         ; 0.000        ; 0.239      ; 1.393      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[1]                             ; clk          ; clk         ; 0.000        ; 0.239      ; 1.393      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[2]                             ; clk          ; clk         ; 0.000        ; 0.239      ; 1.393      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|tx_bits_remaining[3]                             ; clk          ; clk         ; 0.000        ; 0.239      ; 1.393      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[1]                                ; clk          ; clk         ; 0.000        ; 0.238      ; 1.392      ;
; 1.070 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|data_bit_count[2]                                ; clk          ; clk         ; 0.000        ; 0.238      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[14]                                ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[13]                                ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[15]                                ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[12]                                ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[11]                                ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[6]                                 ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[4]                                 ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[7]                                 ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
; 1.076 ; reset_sync_ff2 ; bus:bus_a|split_target_port:u_split_target_port|rx_addr_shift[10]                                ; clk          ; clk         ; 0.000        ; 0.232      ; 1.392      ;
+-------+----------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -2.491   ; 0.178 ; -1.649   ; 1.052   ; -3.000              ;
;  bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.318    ; 0.208 ; N/A      ; N/A     ; -1.000              ;
;  clk                                                       ; -2.491   ; 0.178 ; -1.649   ; 1.052   ; -3.000              ;
; Design-wide TNS                                            ; -565.425 ; 0.0   ; -527.868 ; 0.0     ; -439.194            ;
;  bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 0.000    ; 0.000 ; N/A      ; N/A     ; -1.000              ;
;  clk                                                       ; -565.425 ; 0.000 ; -527.868 ; 0.000   ; -438.194            ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_tx_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_reset               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_trigger             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; uart_tx_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_tx_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 1        ; 0        ; 0        ; 0        ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; clk                                                       ; 14       ; 0        ; 0        ; 0        ;
; clk                                                       ; clk                                                       ; 5151     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; 1        ; 0        ; 0        ; 0        ;
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; clk                                                       ; 14       ; 0        ; 0        ; 0        ;
; clk                                                       ; clk                                                       ; 5151     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 359      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 359      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+
; Target                                                    ; Clock                                                     ; Type ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+
; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en ; Base ; Constrained ;
; clk                                                       ; clk                                                       ; Base ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; btn_reset   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_trigger ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; btn_reset   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_trigger ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Dec  7 16:41:55 2025
Info: Command: quartus_sta Linuk_bus -c Linuk_bus
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Linuk_bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.491            -565.425 clk 
    Info (332119):     0.318               0.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk 
    Info (332119):     0.385               0.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332146): Worst-case recovery slack is -1.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.649            -527.868 clk 
Info (332146): Worst-case removal slack is 1.762
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.762               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -412.000 clk 
    Info (332119):    -1.000              -1.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.113            -468.832 clk 
    Info (332119):     0.398               0.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 clk 
    Info (332119):     0.341               0.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332146): Worst-case recovery slack is -1.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.351            -427.211 clk 
Info (332146): Worst-case removal slack is 1.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.556               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -412.000 clk 
    Info (332119):    -1.000              -1.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.011            -158.150 clk 
    Info (332119):     0.626               0.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
    Info (332119):     0.208               0.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332146): Worst-case recovery slack is -0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.563            -167.256 clk 
Info (332146): Worst-case removal slack is 1.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.052               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -438.194 clk 
    Info (332119):    -1.000              -1.000 bus_bridge_target_uart_wrapper:u_bridge_target|uart_wr_en 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4935 megabytes
    Info: Processing ended: Sun Dec  7 16:41:56 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


