$date
	Sun Oct 23 04:35:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#77149
b100 !
1"
#77150
b100 &
b100 %
1$
#77151
0"
#77154
b10 &
b10 %
#77158
b1 &
1#
b1 %
#77162
b0 &
b0 %
0#
0$
#1164275
b10010 !
1"
#1164278
b10010 &
b10010 %
1$
#1164279
0"
#1164282
b1001 &
b1001 %
#1164286
b11100 &
b11100 %
#1164290
b1110 &
b1110 %
#1164294
b111 &
b111 %
#1164298
b10110 &
b10110 %
#1164302
b1011 &
b1011 %
#1164306
b100010 &
b100010 %
#1164310
b10001 &
b10001 %
#1164314
b110100 &
b110100 %
#1164318
b11010 &
b11010 %
#1164322
b1101 &
b1101 %
#1164326
b101000 &
b101000 %
#1164330
b10100 &
b10100 %
#1164334
b1010 &
b1010 %
#1164338
b101 &
b101 %
#1164342
b10000 &
b10000 %
#1164346
b1000 &
b1000 %
#1164350
b100 &
b100 %
#1164354
b10 &
b10 %
#1164358
b1 &
1#
b1 %
#1164362
b0 &
b0 %
0#
0$
#2150383
b10001 !
1"
#2150386
b10001 &
b10001 %
1$
#2150387
0"
#2150390
b110100 &
b110100 %
#2150394
b11010 &
b11010 %
#2150398
b1101 &
b1101 %
#2150402
b101000 &
b101000 %
#2150406
b10100 &
b10100 %
#2150410
b1010 &
b1010 %
#2150414
b101 &
b101 %
#2150418
b10000 &
b10000 %
#2150422
b1000 &
b1000 %
#2150426
b100 &
b100 %
#2150430
b10 &
b10 %
#2150434
b1 &
b1 %
1#
#2150438
b0 &
0#
b0 %
0$
#4500012
