$date
	Sun Dec 11 15:28:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module parser_tb $end
$var wire 1 ! valid_out $end
$var wire 76 " dInst [75:0] $end
$var reg 1 # clk $end
$var reg 32 $ instruction [31:0] $end
$var reg 16 % pc [15:0] $end
$var reg 1 & rst $end
$var reg 1 ' valid_in $end
$scope module ip $end
$var wire 1 # clk $end
$var wire 32 ( instruction [31:0] $end
$var wire 16 ) pc_in [15:0] $end
$var wire 1 & rst $end
$var wire 1 * stall $end
$var wire 1 ' valid_in $end
$var reg 76 + dInst [75:0] $end
$var reg 2 , func [1:0] $end
$var reg 76 - nextDInst [75:0] $end
$var reg 3 . opcode [2:0] $end
$var reg 16 / pc_out [15:0] $end
$var reg 1 ! valid_out $end
$var integer 32 0 state [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
bx /
b0 .
b0 -
bx ,
bx +
0*
bx )
bx (
0'
0&
bx %
bx $
0#
bx "
x!
$end
#5000
b0 "
b0 +
0!
1#
#10000
0#
#15000
1#
#20000
0#
1&
#25000
b0 /
1#
#30000
0#
0&
#35000
bx /
1#
#40000
0#
#45000
1#
#50000
b1000000000000000000000000000000000000000000000000000000000000000000000000 -
b0 ,
0#
1'
b0 $
b0 (
#55000
b1000000000000000000000000000000000000000000000000000000000000000000000000 "
b1000000000000000000000000000000000000000000000000000000000000000000000000 +
1!
1#
#60000
0#
#65000
1#
#70000
b10000000000000000000000000000000000000000000000000000000000000000000000000 -
b1 ,
0#
b1000000000 $
b1000000000 (
#75000
b10000000000000000000000000000000000000000000000000000000000000000000000000 "
b10000000000000000000000000000000000000000000000000000000000000000000000000 +
1#
#80000
0#
#85000
1#
#90000
b101000000000000000000000000000000000010000001010101010111110000000000000000 -
b1 .
0#
b1010101010111110000100000000001 $
b1010101010111110000100000000001 (
#95000
b101000000000000000000000000000000000010000001010101010111110000000000000000 "
b101000000000000000000000000000000000010000001010101010111110000000000000000 +
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
