<stg><name>word_width_Pipeline_LOAD</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="42" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="21" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln20_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln20

]]></Node>
<StgValue><ssdm name="sext_ln20_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln20_cast = sext i58 %sext_ln20_read

]]></Node>
<StgValue><ssdm name="sext_ln20_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i21 0, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i504 0, i504 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i42 0, i42 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i21 0, i21 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0 %i_2 = load i21 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:3 %icmp_ln20 = icmp_eq  i21 %i_2, i21 1228800

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:5 %add_ln20 = add i21 %i_2, i21 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln20 = br i1 %icmp_ln20, void %.split, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="21">
<![CDATA[
.split:2 %trunc_ln20 = trunc i21 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:5 %icmp_ln22 = icmp_eq  i6 %trunc_ln20, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:36 %store_ln20 = store i21 %add_ln20, i21 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln20_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
.split:0 %shiftreg_load = load i504 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="504">
<![CDATA[
.split:1 %zext_ln20 = zext i504 %shiftreg_load

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:3 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:6 %br_ln22 = br i1 %icmp_ln22, void %.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln22 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split._crit_edge:0 %empty_30 = phi i512 %gmem_addr_read, void, i512 %zext_ln20, void %.split

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.split._crit_edge:1 %phi_urem_load = load i21 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
.split._crit_edge:2 %phi_mul_load = load i42 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split._crit_edge:3 %add_ln22 = add i21 %phi_urem_load, i21 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.split._crit_edge:4 %icmp_ln22_1 = icmp_ult  i21 %add_ln22, i21 3

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
.split._crit_edge:5 %select_ln22 = select i1 %icmp_ln22_1, i21 %add_ln22, i21 0

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="512">
<![CDATA[
.split._crit_edge:6 %trunc_ln22 = trunc i512 %empty_30

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="504" op_0_bw="504" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:7 %trunc_ln22_1 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_30, i32 8, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
.split._crit_edge:8 %add_ln22_1 = add i42 %phi_mul_load, i42 2796203

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="19" op_0_bw="19" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:9 %tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="19">
<![CDATA[
.split._crit_edge:10 %zext_ln22 = zext i19 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split._crit_edge:11 %word_width_ap_int_8_ap_int_8_bool_x_addr = getelementptr i24 %word_width_ap_int_8_ap_int_8_bool_x, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="21">
<![CDATA[
.split._crit_edge:12 %trunc_ln22_2 = trunc i21 %phi_urem_load

]]></Node>
<StgValue><ssdm name="trunc_ln22_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split._crit_edge:13 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln22_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge:14 %or_ln22 = or i5 %shl_ln, i5 7

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge:15 %icmp_ln22_2 = icmp_ugt  i5 %shl_ln, i5 %or_ln22

]]></Node>
<StgValue><ssdm name="icmp_ln22_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="8">
<![CDATA[
.split._crit_edge:16 %zext_ln22_1 = zext i8 %trunc_ln22

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge:17 %sub_ln22 = sub i5 23, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln22"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge:18 %select_ln22_1 = select i1 %icmp_ln22_2, i5 %shl_ln, i5 %or_ln22

]]></Node>
<StgValue><ssdm name="select_ln22_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge:19 %select_ln22_2 = select i1 %icmp_ln22_2, i5 %or_ln22, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split._crit_edge:20 %select_ln22_3 = select i1 %icmp_ln22_2, i5 %sub_ln22, i5 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln22_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split._crit_edge:21 %sub_ln22_1 = sub i5 23, i5 %select_ln22_1

]]></Node>
<StgValue><ssdm name="sub_ln22_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="5">
<![CDATA[
.split._crit_edge:22 %zext_ln22_2 = zext i5 %select_ln22_3

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="5">
<![CDATA[
.split._crit_edge:23 %zext_ln22_3 = zext i5 %select_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="5">
<![CDATA[
.split._crit_edge:24 %zext_ln22_4 = zext i5 %sub_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22_4"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split._crit_edge:25 %shl_ln22 = shl i24 %zext_ln22_1, i24 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="shl_ln22"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split._crit_edge:26 %tmp_1 = partselect i24 @llvm.part.select.i24, i24 %shl_ln22, i32 23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.split._crit_edge:27 %select_ln22_4 = select i1 %icmp_ln22_2, i24 %tmp_1, i24 %shl_ln22

]]></Node>
<StgValue><ssdm name="select_ln22_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split._crit_edge:28 %shl_ln22_1 = shl i24 16777215, i24 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="shl_ln22_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split._crit_edge:29 %lshr_ln22 = lshr i24 16777215, i24 %zext_ln22_4

]]></Node>
<StgValue><ssdm name="lshr_ln22"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split._crit_edge:30 %and_ln22 = and i24 %shl_ln22_1, i24 %lshr_ln22

]]></Node>
<StgValue><ssdm name="and_ln22"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split._crit_edge:31 %and_ln22_1 = and i24 %select_ln22_4, i24 %and_ln22

]]></Node>
<StgValue><ssdm name="and_ln22_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
.split._crit_edge:32 %specbramwithbyteenable_ln22 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %word_width_ap_int_8_ap_int_8_bool_x

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln22"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="2">
<![CDATA[
.split._crit_edge:33 %zext_ln22_5 = zext i2 %trunc_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln22_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split._crit_edge:34 %shl_ln22_2 = shl i3 1, i3 %zext_ln22_5

]]></Node>
<StgValue><ssdm name="shl_ln22_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="24" op_3_bw="3">
<![CDATA[
.split._crit_edge:35 %store_ln22 = store void @_ssdm_op_Write.bram.i24, i19 %word_width_ap_int_8_ap_int_8_bool_x_addr, i24 %and_ln22_1, i3 %shl_ln22_2

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:37 %store_ln22 = store i504 %trunc_ln22_1, i504 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="42" op_1_bw="42" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:38 %store_ln22 = store i42 %add_ln22_1, i42 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="21" op_1_bw="21" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:39 %store_ln22 = store i21 %select_ln22, i21 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:40 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="93" name="sext_ln20" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln20"/></StgValue>
</port>
<port id="94" name="word_width_ap_int_8_ap_int_8_bool_x" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="word_width_ap_int_8_ap_int_8_bool_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="StgValue_95" to="phi_urem" fromId="95" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_95" to="phi_mul" fromId="95" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_95" to="shiftreg" fromId="95" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_95" to="i" fromId="95" toId="9">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln20_read" fromId="100" toId="10">
</dataflow>
<dataflow id="102" from="sext_ln20" to="sext_ln20_read" fromId="93" toId="10">
</dataflow>
<dataflow id="103" from="sext_ln20_read" to="sext_ln20_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="word_width_ap_int_8_ap_int_8_bool_x" to="specmemcore_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specmemcore_ln0" fromId="107" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specmemcore_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specmemcore_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="gmem" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="117" from="empty" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_118" to="specinterface_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="127" from="empty_1" to="specinterface_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="129" from="empty_2" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_138" to="store_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="140" from="i" to="store_ln0" fromId="9" toId="14">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="143" from="shiftreg" to="store_ln0" fromId="8" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln0" fromId="144" toId="16">
</dataflow>
<dataflow id="146" from="phi_mul" to="store_ln0" fromId="7" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_138" to="store_ln0" fromId="138" toId="17">
</dataflow>
<dataflow id="148" from="phi_urem" to="store_ln0" fromId="6" toId="17">
</dataflow>
<dataflow id="149" from="i" to="i_2" fromId="9" toId="19">
</dataflow>
<dataflow id="150" from="i_2" to="icmp_ln20" fromId="19" toId="20">
</dataflow>
<dataflow id="152" from="StgValue_151" to="icmp_ln20" fromId="151" toId="20">
</dataflow>
<dataflow id="153" from="i_2" to="add_ln20" fromId="19" toId="21">
</dataflow>
<dataflow id="155" from="StgValue_154" to="add_ln20" fromId="154" toId="21">
</dataflow>
<dataflow id="156" from="icmp_ln20" to="br_ln20" fromId="20" toId="22">
</dataflow>
<dataflow id="157" from="i_2" to="trunc_ln20" fromId="19" toId="23">
</dataflow>
<dataflow id="158" from="trunc_ln20" to="icmp_ln22" fromId="23" toId="24">
</dataflow>
<dataflow id="160" from="StgValue_159" to="icmp_ln22" fromId="159" toId="24">
</dataflow>
<dataflow id="161" from="add_ln20" to="store_ln20" fromId="21" toId="25">
</dataflow>
<dataflow id="162" from="i" to="store_ln20" fromId="9" toId="25">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="163" toId="26">
</dataflow>
<dataflow id="165" from="gmem" to="specbitsmap_ln0" fromId="92" toId="26">
</dataflow>
<dataflow id="166" from="gmem" to="gmem_addr" fromId="92" toId="27">
</dataflow>
<dataflow id="167" from="sext_ln20_cast" to="gmem_addr" fromId="11" toId="27">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="168" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_170" to="empty" fromId="170" toId="28">
</dataflow>
<dataflow id="172" from="StgValue_170" to="empty" fromId="170" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_170" to="empty" fromId="170" toId="28">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.m_axi.p1i512" to="gmem_addr_read" fromId="174" toId="29">
</dataflow>
<dataflow id="176" from="gmem_addr" to="gmem_addr_read" fromId="27" toId="29">
</dataflow>
<dataflow id="177" from="shiftreg" to="shiftreg_load" fromId="8" toId="30">
</dataflow>
<dataflow id="178" from="shiftreg_load" to="zext_ln20" fromId="30" toId="31">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="179" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_95" to="specpipeline_ln20" fromId="95" toId="32">
</dataflow>
<dataflow id="182" from="StgValue_118" to="specpipeline_ln20" fromId="118" toId="32">
</dataflow>
<dataflow id="183" from="StgValue_118" to="specpipeline_ln20" fromId="118" toId="32">
</dataflow>
<dataflow id="184" from="StgValue_118" to="specpipeline_ln20" fromId="118" toId="32">
</dataflow>
<dataflow id="185" from="empty_0" to="specpipeline_ln20" fromId="121" toId="32">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopName" to="specloopname_ln20" fromId="186" toId="33">
</dataflow>
<dataflow id="189" from="empty_12" to="specloopname_ln20" fromId="188" toId="33">
</dataflow>
<dataflow id="190" from="icmp_ln22" to="br_ln22" fromId="24" toId="34">
</dataflow>
<dataflow id="191" from="gmem_addr_read" to="empty_30" fromId="29" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln22" to="empty_30" fromId="35" toId="36">
</dataflow>
<dataflow id="193" from="zext_ln20" to="empty_30" fromId="31" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="br_ln22" to="empty_30" fromId="34" toId="36">
</dataflow>
<dataflow id="195" from="phi_urem" to="phi_urem_load" fromId="6" toId="37">
</dataflow>
<dataflow id="196" from="phi_mul" to="phi_mul_load" fromId="7" toId="38">
</dataflow>
<dataflow id="197" from="phi_urem_load" to="add_ln22" fromId="37" toId="39">
</dataflow>
<dataflow id="198" from="StgValue_154" to="add_ln22" fromId="154" toId="39">
</dataflow>
<dataflow id="199" from="add_ln22" to="icmp_ln22_1" fromId="39" toId="40">
</dataflow>
<dataflow id="201" from="StgValue_200" to="icmp_ln22_1" fromId="200" toId="40">
</dataflow>
<dataflow id="202" from="icmp_ln22_1" to="select_ln22" fromId="40" toId="41">
</dataflow>
<dataflow id="203" from="add_ln22" to="select_ln22" fromId="39" toId="41">
</dataflow>
<dataflow id="204" from="StgValue_138" to="select_ln22" fromId="138" toId="41">
</dataflow>
<dataflow id="205" from="empty_30" to="trunc_ln22" fromId="36" toId="42">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i504.i512.i32.i32" to="trunc_ln22_1" fromId="206" toId="43">
</dataflow>
<dataflow id="208" from="empty_30" to="trunc_ln22_1" fromId="36" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_209" to="trunc_ln22_1" fromId="209" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_211" to="trunc_ln22_1" fromId="211" toId="43">
</dataflow>
<dataflow id="213" from="phi_mul_load" to="add_ln22_1" fromId="38" toId="44">
</dataflow>
<dataflow id="215" from="StgValue_214" to="add_ln22_1" fromId="214" toId="44">
</dataflow>
<dataflow id="217" from="_ssdm_op_PartSelect.i19.i42.i32.i32" to="tmp" fromId="216" toId="45">
</dataflow>
<dataflow id="218" from="phi_mul_load" to="tmp" fromId="38" toId="45">
</dataflow>
<dataflow id="220" from="StgValue_219" to="tmp" fromId="219" toId="45">
</dataflow>
<dataflow id="222" from="StgValue_221" to="tmp" fromId="221" toId="45">
</dataflow>
<dataflow id="223" from="tmp" to="zext_ln22" fromId="45" toId="46">
</dataflow>
<dataflow id="224" from="word_width_ap_int_8_ap_int_8_bool_x" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="94" toId="47">
</dataflow>
<dataflow id="226" from="StgValue_225" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="225" toId="47">
</dataflow>
<dataflow id="227" from="zext_ln22" to="word_width_ap_int_8_ap_int_8_bool_x_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="228" from="phi_urem_load" to="trunc_ln22_2" fromId="37" toId="48">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="shl_ln" fromId="229" toId="49">
</dataflow>
<dataflow id="231" from="trunc_ln22_2" to="shl_ln" fromId="48" toId="49">
</dataflow>
<dataflow id="233" from="StgValue_232" to="shl_ln" fromId="232" toId="49">
</dataflow>
<dataflow id="234" from="shl_ln" to="or_ln22" fromId="49" toId="50">
</dataflow>
<dataflow id="236" from="StgValue_235" to="or_ln22" fromId="235" toId="50">
</dataflow>
<dataflow id="237" from="shl_ln" to="icmp_ln22_2" fromId="49" toId="51">
</dataflow>
<dataflow id="238" from="or_ln22" to="icmp_ln22_2" fromId="50" toId="51">
</dataflow>
<dataflow id="239" from="trunc_ln22" to="zext_ln22_1" fromId="42" toId="52">
</dataflow>
<dataflow id="241" from="StgValue_240" to="sub_ln22" fromId="240" toId="53">
</dataflow>
<dataflow id="242" from="shl_ln" to="sub_ln22" fromId="49" toId="53">
</dataflow>
<dataflow id="243" from="icmp_ln22_2" to="select_ln22_1" fromId="51" toId="54">
</dataflow>
<dataflow id="244" from="shl_ln" to="select_ln22_1" fromId="49" toId="54">
</dataflow>
<dataflow id="245" from="or_ln22" to="select_ln22_1" fromId="50" toId="54">
</dataflow>
<dataflow id="246" from="icmp_ln22_2" to="select_ln22_2" fromId="51" toId="55">
</dataflow>
<dataflow id="247" from="or_ln22" to="select_ln22_2" fromId="50" toId="55">
</dataflow>
<dataflow id="248" from="shl_ln" to="select_ln22_2" fromId="49" toId="55">
</dataflow>
<dataflow id="249" from="icmp_ln22_2" to="select_ln22_3" fromId="51" toId="56">
</dataflow>
<dataflow id="250" from="sub_ln22" to="select_ln22_3" fromId="53" toId="56">
</dataflow>
<dataflow id="251" from="shl_ln" to="select_ln22_3" fromId="49" toId="56">
</dataflow>
<dataflow id="252" from="StgValue_240" to="sub_ln22_1" fromId="240" toId="57">
</dataflow>
<dataflow id="253" from="select_ln22_1" to="sub_ln22_1" fromId="54" toId="57">
</dataflow>
<dataflow id="254" from="select_ln22_3" to="zext_ln22_2" fromId="56" toId="58">
</dataflow>
<dataflow id="255" from="select_ln22_2" to="zext_ln22_3" fromId="55" toId="59">
</dataflow>
<dataflow id="256" from="sub_ln22_1" to="zext_ln22_4" fromId="57" toId="60">
</dataflow>
<dataflow id="257" from="zext_ln22_1" to="shl_ln22" fromId="52" toId="61">
</dataflow>
<dataflow id="258" from="zext_ln22_2" to="shl_ln22" fromId="58" toId="61">
</dataflow>
<dataflow id="260" from="llvm.part.select.i24" to="tmp_1" fromId="259" toId="62">
</dataflow>
<dataflow id="261" from="shl_ln22" to="tmp_1" fromId="61" toId="62">
</dataflow>
<dataflow id="262" from="StgValue_219" to="tmp_1" fromId="219" toId="62">
</dataflow>
<dataflow id="263" from="StgValue_118" to="tmp_1" fromId="118" toId="62">
</dataflow>
<dataflow id="264" from="icmp_ln22_2" to="select_ln22_4" fromId="51" toId="63">
</dataflow>
<dataflow id="265" from="tmp_1" to="select_ln22_4" fromId="62" toId="63">
</dataflow>
<dataflow id="266" from="shl_ln22" to="select_ln22_4" fromId="61" toId="63">
</dataflow>
<dataflow id="268" from="StgValue_267" to="shl_ln22_1" fromId="267" toId="64">
</dataflow>
<dataflow id="269" from="zext_ln22_3" to="shl_ln22_1" fromId="59" toId="64">
</dataflow>
<dataflow id="270" from="StgValue_267" to="lshr_ln22" fromId="267" toId="65">
</dataflow>
<dataflow id="271" from="zext_ln22_4" to="lshr_ln22" fromId="60" toId="65">
</dataflow>
<dataflow id="272" from="shl_ln22_1" to="and_ln22" fromId="64" toId="66">
</dataflow>
<dataflow id="273" from="lshr_ln22" to="and_ln22" fromId="65" toId="66">
</dataflow>
<dataflow id="274" from="select_ln22_4" to="and_ln22_1" fromId="63" toId="67">
</dataflow>
<dataflow id="275" from="and_ln22" to="and_ln22_1" fromId="66" toId="67">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln22" fromId="276" toId="68">
</dataflow>
<dataflow id="278" from="word_width_ap_int_8_ap_int_8_bool_x" to="specbramwithbyteenable_ln22" fromId="94" toId="68">
</dataflow>
<dataflow id="279" from="trunc_ln22_2" to="zext_ln22_5" fromId="48" toId="69">
</dataflow>
<dataflow id="281" from="StgValue_280" to="shl_ln22_2" fromId="280" toId="70">
</dataflow>
<dataflow id="282" from="zext_ln22_5" to="shl_ln22_2" fromId="69" toId="70">
</dataflow>
<dataflow id="284" from="_ssdm_op_Write.bram.i24" to="store_ln22" fromId="283" toId="71">
</dataflow>
<dataflow id="285" from="word_width_ap_int_8_ap_int_8_bool_x_addr" to="store_ln22" fromId="47" toId="71">
</dataflow>
<dataflow id="286" from="and_ln22_1" to="store_ln22" fromId="67" toId="71">
</dataflow>
<dataflow id="287" from="shl_ln22_2" to="store_ln22" fromId="70" toId="71">
</dataflow>
<dataflow id="288" from="trunc_ln22_1" to="store_ln22" fromId="43" toId="72">
</dataflow>
<dataflow id="289" from="shiftreg" to="store_ln22" fromId="8" toId="72">
</dataflow>
<dataflow id="290" from="add_ln22_1" to="store_ln22" fromId="44" toId="73">
</dataflow>
<dataflow id="291" from="phi_mul" to="store_ln22" fromId="7" toId="73">
</dataflow>
<dataflow id="292" from="select_ln22" to="store_ln22" fromId="41" toId="74">
</dataflow>
<dataflow id="293" from="phi_urem" to="store_ln22" fromId="6" toId="74">
</dataflow>
<dataflow id="294" from="icmp_ln20" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="295" from="icmp_ln20" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="296" from="icmp_ln22" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="297" from="icmp_ln20" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="298" from="icmp_ln22" to="StgValue_4" fromId="24" toId="4">
</dataflow>
</dataflows>


</stg>
