#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 13 17:23:53 2024
# Process ID: 10552
# Current directory: C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.runs/synth_1
# Command line: vivado.exe -log Timer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Timer.tcl
# Log file: C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.runs/synth_1/Timer.vds
# Journal file: C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Timer.tcl -notrace
Command: synth_design -top Timer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1105.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/new/Clock.v:21]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:169]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:169]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:145]
	Parameter MAX_COUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:145]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/new/Clock.v:46]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:4]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:169]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (2#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:169]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:145]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:145]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:126]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:133]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (3#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:63]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (4#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:63]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:78]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:78]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:98]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:104]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (6#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:98]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (7#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/imports/new/fndController.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (8#1) [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/sources_1/new/Clock.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.820 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1105.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Timer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Timer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1162.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.867 ; gain = 57.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.867 ; gain = 57.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.867 ; gain = 57.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.867 ; gain = 57.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1162.867 ; gain = 57.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1162.867 ; gain = 57.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.594 ; gain = 67.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1174.398 ; gain = 68.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |    31|
|7     |LUT5   |     7|
|8     |LUT6   |     9|
|9     |FDCE   |    40|
|10    |FDRE   |     1|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1181.160 ; gain = 18.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1181.160 ; gain = 75.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1195.664 ; gain = 89.844
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/VIVADO_CLASS/20240513_project/20240513_project.runs/synth_1/Timer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Timer_utilization_synth.rpt -pb Timer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 17:24:14 2024...
