<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: ADC</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('group__xg_nut_arch_arm_at91_adc.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ADC</div>  </div>
<div class="ingroups"><a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a></div></div>
<div class="contents">

<p>A/D Converter.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ADC:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_adc.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__adc"/>
<map name="group____xg__nut__arch__arm__at91__adc" id="group____xg__nut__arch__arm__at91__adc">
<area shape="rect" id="node1" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="" coords="5,5,101,30"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gad645227ef1ee7e6ea25b65760106f14f">AT91_ADC_INITIAL_MODE</a>&#160;&#160;&#160;SINGLE_CONVERSION</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gab1bc69c5af54932e582d74cbf364d510">AT91_ADC_INITIAL_PRESCALE</a>&#160;&#160;&#160;55</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga335e75c6e067f3513cb0c4c31f2e292b">AT91_ADC_BUF_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gabbd0e29518341e251c751c2465fd8aa5">_adc_buf_head</a>&#160;&#160;&#160;AT91_ADC_BUF_SIZE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga7e8934305bbeb0952a6ced312e7f1fe4">_adc_buf_tail</a>&#160;&#160;&#160;AT91_ADC_BUF_SIZE+1</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga604626a608a79a636cbf70638e8dfde0">ADCBufRead</a> (<a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> channel, <a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *read)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the adc buffer.  <a href="#ga604626a608a79a636cbf70638e8dfde0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga47a947afbfbc013a1477292695cea2a1">ADCSetMode</a> (<a class="el" href="dev_2at91__adc_8h.html#a243a8fcfe1eb5024ca88937276489036">TADCMode</a> mode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the data aquisition mode for the adc.  <a href="#ga47a947afbfbc013a1477292695cea2a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga36933f1bab32f58664fb2a5882890639">ADCEnableChannel</a> (<a class="el" href="dev_2at91__adc_8h.html#a5a782d0bbf6552a0091c3129193590c0">TADCChannel</a> channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a channel used to sample when conversion started.  <a href="#ga36933f1bab32f58664fb2a5882890639"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga6642a195dcb08bd0ebc5d07a823cf05c">ADCDisableChannel</a> (<a class="el" href="dev_2at91__adc_8h.html#a5a782d0bbf6552a0091c3129193590c0">TADCChannel</a> channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a channel.  <a href="#ga6642a195dcb08bd0ebc5d07a823cf05c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gad200d3b552fd844ec601711a9cb06aee">ADCSetPrescale</a> (<a class="el" href="stdint_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a> prescale)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler for the adc.  <a href="#gad200d3b552fd844ec601711a9cb06aee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga64c49fbfc4f517b28f907f14e3dcbfa2">ADCStartConversion</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start conversion.  <a href="#ga64c49fbfc4f517b28f907f14e3dcbfa2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga39150f192703c8fc5f1885bc21deee7f">ADCInit</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the adc to the configured default values and enable interrupt.  <a href="#ga39150f192703c8fc5f1885bc21deee7f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gac7337f4590b1c6c989d23c2b44608bac">ADC_Buffer</a> = NULL</td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Control Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga26a8d1b0d0ea90982bee6acf95546233">ADC_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset.  <a href="#ga26a8d1b0d0ea90982bee6acf95546233"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga3d82abd19ec83649cdda24829d114cbe">ADC_CR</a>&#160;&#160;&#160;(ADC_BASE + ADC_CR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address.  <a href="#ga3d82abd19ec83649cdda24829d114cbe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga84afd9846a0c6153a1989ff70dd7fe1e">ADC_SWRST</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="#ga84afd9846a0c6153a1989ff70dd7fe1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gacc93f5a70b7081637be3d30cc04cb4dd">ADC_START</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a conversion.  <a href="#gacc93f5a70b7081637be3d30cc04cb4dd"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga0f85ff8bf307f1e2a6cdf926336a6b7e">ADC_MR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register offset.  <a href="#ga0f85ff8bf307f1e2a6cdf926336a6b7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga875c9590c133ab1ad39e229e84a65329">ADC_MR</a>&#160;&#160;&#160;(ADC_BASE + ADC_MR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode register address.  <a href="#ga875c9590c133ab1ad39e229e84a65329"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaf20d1a7c4d07522f4524dd6fa2b54ecf">ADC_TRGEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware trigger enable.  <a href="#gaf20d1a7c4d07522f4524dd6fa2b54ecf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaa944fec09394fa25b53ef36ae7ef9f78">ADC_TRGSEL</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger select mask.  <a href="#gaa944fec09394fa25b53ef36ae7ef9f78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gae48df92e065e2fd7330ac3bf93e99a1f">ADC_TRGSEL_TIOA0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger select timer counter 0 output.  <a href="#gae48df92e065e2fd7330ac3bf93e99a1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga801d50fd2a1f9df89979e3d5a639ff65">ADC_TRGSEL_TIOA1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger select timer counter 1 output.  <a href="#ga801d50fd2a1f9df89979e3d5a639ff65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga944e0053a2faef99808eb2739dae43d4">ADC_TRGSEL_TIOA2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger select timer counter 2 output.  <a href="#ga944e0053a2faef99808eb2739dae43d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gac43a174ffb7d968c34d8df81ac8ef3b7">ADC_TRGSEL_EXT</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Single trigger.  <a href="#gac43a174ffb7d968c34d8df81ac8ef3b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gacf3c5c9a41616801566d07e1a3050bae">ADC_LOWRES</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">10bit / 8bit selection  <a href="#gacf3c5c9a41616801566d07e1a3050bae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gadd70a71e10c21f0a06ddc8f221c99fae">ADC_SLEEP</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enter sleep mode.  <a href="#gadd70a71e10c21f0a06ddc8f221c99fae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gad5e096a611098909cd899f254d79f343">ADC_PRESCAL</a>&#160;&#160;&#160;0x00003F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler mask.  <a href="#gad5e096a611098909cd899f254d79f343"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga6c0bc1e50f567bb4ed03ddb5fba9039c">ADC_PRESCAL_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Prescaler LSB.  <a href="#ga6c0bc1e50f567bb4ed03ddb5fba9039c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaaaf9589ebf26c88c7e9dd0005fe4ea58">ADC_STARTUP</a>&#160;&#160;&#160;0x001F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Startup time mask.  <a href="#gaaaf9589ebf26c88c7e9dd0005fe4ea58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga9edec7d824a4bd6946e931a72107d7e3">ADC_STARTUP_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Startup time LSB.  <a href="#ga9edec7d824a4bd6946e931a72107d7e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaab5c0aacbd0bc46f4345cb0b92ac0a8c">ADC_SHTIM</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample hold time mask.  <a href="#gaab5c0aacbd0bc46f4345cb0b92ac0a8c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga0264b6705b0818937a12c4916165088e">ADC_SHTIM_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample hold time LSB.  <a href="#ga0264b6705b0818937a12c4916165088e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Channel Enable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga98483d5201ef3fed34e76ce7cb3a7b45">ADC_CHER_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable register offset.  <a href="#ga98483d5201ef3fed34e76ce7cb3a7b45"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga1579c941b9446dc5a91756e21f46c9df">ADC_CHER</a>&#160;&#160;&#160;(ADC_BASE + ADC_CHER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enable register address.  <a href="#ga1579c941b9446dc5a91756e21f46c9df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gad4c5a80789af00e9a2858cb5803b768e">ADC_CH</a>(x)&#160;&#160;&#160;((unsigned long)BV(x))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">macro to access channel by numer  <a href="#gad4c5a80789af00e9a2858cb5803b768e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga1e33b83bfcf4433eb2e8c6e818b5dff8">ADC_CH0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 0.  <a href="#ga1e33b83bfcf4433eb2e8c6e818b5dff8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga7d351ed34ca3ff55d1681ee84a243090">ADC_CH1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 1.  <a href="#ga7d351ed34ca3ff55d1681ee84a243090"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga2bb0c1b2de3aa355244417d9a42a8966">ADC_CH2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 2.  <a href="#ga2bb0c1b2de3aa355244417d9a42a8966"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga6ae98bab335f9d073a58d70e7ba4f844">ADC_CH3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 3.  <a href="#ga6ae98bab335f9d073a58d70e7ba4f844"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga3648bb19b5c3735452fee16c835afc43">ADC_CH4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 4.  <a href="#ga3648bb19b5c3735452fee16c835afc43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga479d965dae60f80b698f0dd6a348e30a">ADC_CH5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 5.  <a href="#ga479d965dae60f80b698f0dd6a348e30a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaec122320eeb7216887651ef5f1c73442">ADC_CH6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 6.  <a href="#gaec122320eeb7216887651ef5f1c73442"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaea897f597c4ee7b003920953fb213638">ADC_CH7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Channel 7.  <a href="#gaea897f597c4ee7b003920953fb213638"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Channel Disable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gabfdb1c4448338171749672400e209fa6">ADC_CHDR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel disable register offset.  <a href="#gabfdb1c4448338171749672400e209fa6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga024ae4e98b19b687a02572c529686386">ADC_CHDR</a>&#160;&#160;&#160;(ADC_BASE + ADC_CHDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel disable register address.  <a href="#ga024ae4e98b19b687a02572c529686386"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Channel Status Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaffec55e0c458fd7582a764f615227074">ADC_CHSR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel status register offset.  <a href="#gaffec55e0c458fd7582a764f615227074"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga6b35412af5fff64f33854c88d45a3b4e">ADC_CHSR</a>&#160;&#160;&#160;(ADC_BASE + ADC_CHSR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel status register address.  <a href="#ga6b35412af5fff64f33854c88d45a3b4e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Status Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga162c4be305f4a86f5d83821d83d43760">ADC_SR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register offset.  <a href="#ga162c4be305f4a86f5d83821d83d43760"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga28f1f34c95f45ed67427b9fb3caf176f">ADC_SR</a>&#160;&#160;&#160;(ADC_BASE + ADC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register address.  <a href="#ga28f1f34c95f45ed67427b9fb3caf176f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga80f224fdc5cf510b521d7597319fcadb">ADC_EOC</a>(x)&#160;&#160;&#160;((unsigned long)BV(x))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to access EOC flag by channel number.  <a href="#ga80f224fdc5cf510b521d7597319fcadb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga2d26f09dcaf24e8ea0795bb17f3ac014">ADC_EOC0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 0.  <a href="#ga2d26f09dcaf24e8ea0795bb17f3ac014"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaa5b3b834f03d73741e631a4efe863eab">ADC_EOC1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 1.  <a href="#gaa5b3b834f03d73741e631a4efe863eab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga4ec2e40dfb7c80501a3dd5d3f2687945">ADC_EOC2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 2.  <a href="#ga4ec2e40dfb7c80501a3dd5d3f2687945"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gad905707aef827b04f60b8962ae7a5779">ADC_EOC3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 3.  <a href="#gad905707aef827b04f60b8962ae7a5779"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga2cec6bc4904ac7bd7c89c1ff9a473b4f">ADC_EOC4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 4.  <a href="#ga2cec6bc4904ac7bd7c89c1ff9a473b4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga311f3d1a9ef2db89157b7a6aeedc9b76">ADC_EOC5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 5.  <a href="#ga311f3d1a9ef2db89157b7a6aeedc9b76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga3c7445a99ab833d06257e3ab7130b819">ADC_EOC6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 6.  <a href="#ga3c7445a99ab833d06257e3ab7130b819"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga47e33433737f2a329a2e22e4ceddd3e2">ADC_EOC7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of conversion channel 7.  <a href="#ga47e33433737f2a329a2e22e4ceddd3e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga611ffa4d0750bcf969b284a32b0a2363">ADC_OVRE</a>(x)&#160;&#160;&#160;((unsigned long)BV(x+8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Macto to acces overrun error flag by channel number.  <a href="#ga611ffa4d0750bcf969b284a32b0a2363"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaff4ccb5bb3f174085f0f7c2350d9f115">ADC_OVRE0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 0.  <a href="#gaff4ccb5bb3f174085f0f7c2350d9f115"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gab4550fa86bcb5b09515554bb6ef795cd">ADC_OVRE1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 1.  <a href="#gab4550fa86bcb5b09515554bb6ef795cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga766db3a850d9b2ca7ecda4654f422e61">ADC_OVRE2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 2.  <a href="#ga766db3a850d9b2ca7ecda4654f422e61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga351e7758ddb0f76a0942e628b9ef642a">ADC_OVRE3</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 3.  <a href="#ga351e7758ddb0f76a0942e628b9ef642a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gacc85d77024aa22699eb4ebb21313b5b6">ADC_OVRE4</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 4.  <a href="#gacc85d77024aa22699eb4ebb21313b5b6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga61dc12b7cd34e45795e40144daec050f">ADC_OVRE5</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 5.  <a href="#ga61dc12b7cd34e45795e40144daec050f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gab90b1a4be5769cafeac522d2794117d5">ADC_OVRE6</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 6.  <a href="#gab90b1a4be5769cafeac522d2794117d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga8093f6a5bd5a020ba0bdc285dd04d376">ADC_OVRE7</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error flag channel 7.  <a href="#ga8093f6a5bd5a020ba0bdc285dd04d376"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga2b8d7a80685954c0ee1c8820074f7b77">ADC_DRDY</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data ready flag.  <a href="#ga2b8d7a80685954c0ee1c8820074f7b77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaf3670704bc0678489de241149417f109">ADC_GOVRE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">General data overrun error flag.  <a href="#gaf3670704bc0678489de241149417f109"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gadb01ae4abff14ab245837095b3e56ce9">ADC_ENDRX</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of rx buffer flag.  <a href="#gadb01ae4abff14ab245837095b3e56ce9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaadc720c6dbf652e93b894b2bd92fc3bc">ADC_RXBUF</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx buffer full flag.  <a href="#gaadc720c6dbf652e93b894b2bd92fc3bc"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Last Converted Data Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga2623cb5864c6c1cff2d4d28e1d6e89e3">ADC_LCDR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last converted data register offset.  <a href="#ga2623cb5864c6c1cff2d4d28e1d6e89e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga539df5650ff76a507d0ac14dcddf2509">ADC_LCDR</a>&#160;&#160;&#160;(ADC_BASE + ADC_LCDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last converted data register.  <a href="#ga539df5650ff76a507d0ac14dcddf2509"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gad8e8fef18207bc749ccb361510145a21">ADC_LCDR_MASK</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last converted data mask (10bit)  <a href="#gad8e8fef18207bc749ccb361510145a21"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Interrupt Enable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga0f8eae735d695084bbeb26d007298bec">ADC_IER_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset.  <a href="#ga0f8eae735d695084bbeb26d007298bec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gae2cc5361f3fdff3bf869b9961325ec8f">ADC_IER</a>&#160;&#160;&#160;(ADC_BASE + ADC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last converted data register.  <a href="#gae2cc5361f3fdff3bf869b9961325ec8f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Interrupt Disable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga2ba60643cb58232e7110710a1e0a2feb">ADC_IDR_OFF</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset.  <a href="#ga2ba60643cb58232e7110710a1e0a2feb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#ga68ec2d3d6b3c51270590bd0f13ccaa90">ADC_IDR</a>&#160;&#160;&#160;(ADC_BASE + ADC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register.  <a href="#ga68ec2d3d6b3c51270590bd0f13ccaa90"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Interrupt Mask Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gac48af3303468b3cbe2f4fd757c5d34db">ADC_IMR_OFF</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset.  <a href="#gac48af3303468b3cbe2f4fd757c5d34db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gab206a9ad40f5599a630d7dfac9589df8">ADC_IMR</a>&#160;&#160;&#160;(ADC_BASE + ADC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register.  <a href="#gab206a9ad40f5599a630d7dfac9589df8"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
ADC Channel Data Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gadf9a669cbd95b87ab8cb1041c9aa0397">ADC_CDR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register offset.  <a href="#gadf9a669cbd95b87ab8cb1041c9aa0397"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gab21369acdf0d53aa29d2823196672e8b">ADC_CDR</a>(x)&#160;&#160;&#160;(ADC_BASE + ADC_CDR_OFF + ((x) &lt;&lt; 2))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data register.  <a href="#gab21369acdf0d53aa29d2823196672e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gaf2659dcb85c7c7b40206fdbe3c6a5986">ADC_CDR_MASK</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel data mask (10bit)  <a href="#gaf2659dcb85c7c7b40206fdbe3c6a5986"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<p>A/D Converter. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga26a8d1b0d0ea90982bee6acf95546233"></a><!-- doxytag: member="at91_adc.h::ADC_CR_OFF" ref="ga26a8d1b0d0ea90982bee6acf95546233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00069">69</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d82abd19ec83649cdda24829d114cbe"></a><!-- doxytag: member="at91_adc.h::ADC_CR" ref="ga3d82abd19ec83649cdda24829d114cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR&#160;&#160;&#160;(ADC_BASE + ADC_CR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register address. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00070">70</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>, and <a class="el" href="at91__adc_8c_source.html#l00214">ADCStartConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="ga84afd9846a0c6153a1989ff70dd7fe1e"></a><!-- doxytag: member="at91_adc.h::ADC_SWRST" ref="ga84afd9846a0c6153a1989ff70dd7fe1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SWRST&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software reset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00071">71</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc93f5a70b7081637be3d30cc04cb4dd"></a><!-- doxytag: member="at91_adc.h::ADC_START" ref="gacc93f5a70b7081637be3d30cc04cb4dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_START&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start a conversion. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00072">72</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00214">ADCStartConversion()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f85ff8bf307f1e2a6cdf926336a6b7e"></a><!-- doxytag: member="at91_adc.h::ADC_MR_OFF" ref="ga0f85ff8bf307f1e2a6cdf926336a6b7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mode register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00077">77</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga875c9590c133ab1ad39e229e84a65329"></a><!-- doxytag: member="at91_adc.h::ADC_MR" ref="ga875c9590c133ab1ad39e229e84a65329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MR&#160;&#160;&#160;(ADC_BASE + ADC_MR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mode register address. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00078">78</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>, and <a class="el" href="at91__adc_8c_source.html#l00200">ADCSetPrescale()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf20d1a7c4d07522f4524dd6fa2b54ecf"></a><!-- doxytag: member="at91_adc.h::ADC_TRGEN" ref="gaf20d1a7c4d07522f4524dd6fa2b54ecf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TRGEN&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hardware trigger enable. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00079">79</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa944fec09394fa25b53ef36ae7ef9f78"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL" ref="gaa944fec09394fa25b53ef36ae7ef9f78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TRGSEL&#160;&#160;&#160;0x0000000E</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger select mask. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00080">80</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gae48df92e065e2fd7330ac3bf93e99a1f"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_TIOA0" ref="gae48df92e065e2fd7330ac3bf93e99a1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TRGSEL_TIOA0&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger select timer counter 0 output. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00081">81</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga801d50fd2a1f9df89979e3d5a639ff65"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_TIOA1" ref="ga801d50fd2a1f9df89979e3d5a639ff65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TRGSEL_TIOA1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger select timer counter 1 output. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00082">82</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga944e0053a2faef99808eb2739dae43d4"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_TIOA2" ref="ga944e0053a2faef99808eb2739dae43d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TRGSEL_TIOA2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger select timer counter 2 output. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00083">83</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gac43a174ffb7d968c34d8df81ac8ef3b7"></a><!-- doxytag: member="at91_adc.h::ADC_TRGSEL_EXT" ref="gac43a174ffb7d968c34d8df81ac8ef3b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TRGSEL_EXT&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Single trigger. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00084">84</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gacf3c5c9a41616801566d07e1a3050bae"></a><!-- doxytag: member="at91_adc.h::ADC_LOWRES" ref="gacf3c5c9a41616801566d07e1a3050bae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LOWRES&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>10bit / 8bit selection </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00085">85</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd70a71e10c21f0a06ddc8f221c99fae"></a><!-- doxytag: member="at91_adc.h::ADC_SLEEP" ref="gadd70a71e10c21f0a06ddc8f221c99fae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SLEEP&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enter sleep mode. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00086">86</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00122">ADCSetMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gad5e096a611098909cd899f254d79f343"></a><!-- doxytag: member="at91_adc.h::ADC_PRESCAL" ref="gad5e096a611098909cd899f254d79f343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCAL&#160;&#160;&#160;0x00003F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler mask. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00087">87</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00200">ADCSetPrescale()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c0bc1e50f567bb4ed03ddb5fba9039c"></a><!-- doxytag: member="at91_adc.h::ADC_PRESCAL_LSB" ref="ga6c0bc1e50f567bb4ed03ddb5fba9039c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_PRESCAL_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Prescaler LSB. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00088">88</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00200">ADCSetPrescale()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaaf9589ebf26c88c7e9dd0005fe4ea58"></a><!-- doxytag: member="at91_adc.h::ADC_STARTUP" ref="gaaaf9589ebf26c88c7e9dd0005fe4ea58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_STARTUP&#160;&#160;&#160;0x001F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Startup time mask. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00089">89</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00200">ADCSetPrescale()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9edec7d824a4bd6946e931a72107d7e3"></a><!-- doxytag: member="at91_adc.h::ADC_STARTUP_LSB" ref="ga9edec7d824a4bd6946e931a72107d7e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_STARTUP_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Startup time LSB. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00090">90</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab5c0aacbd0bc46f4345cb0b92ac0a8c"></a><!-- doxytag: member="at91_adc.h::ADC_SHTIM" ref="gaab5c0aacbd0bc46f4345cb0b92ac0a8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SHTIM&#160;&#160;&#160;0x0F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample hold time mask. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00091">91</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00200">ADCSetPrescale()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0264b6705b0818937a12c4916165088e"></a><!-- doxytag: member="at91_adc.h::ADC_SHTIM_LSB" ref="ga0264b6705b0818937a12c4916165088e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SHTIM_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sample hold time LSB. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00092">92</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga98483d5201ef3fed34e76ce7cb3a7b45"></a><!-- doxytag: member="at91_adc.h::ADC_CHER_OFF" ref="ga98483d5201ef3fed34e76ce7cb3a7b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHER_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel enable register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00097">97</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1579c941b9446dc5a91756e21f46c9df"></a><!-- doxytag: member="at91_adc.h::ADC_CHER" ref="ga1579c941b9446dc5a91756e21f46c9df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHER&#160;&#160;&#160;(ADC_BASE + ADC_CHER_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel enable register address. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00098">98</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00162">ADCEnableChannel()</a>.</p>

</div>
</div>
<a class="anchor" id="gad4c5a80789af00e9a2858cb5803b768e"></a><!-- doxytag: member="at91_adc.h::ADC_CH" ref="gad4c5a80789af00e9a2858cb5803b768e" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((unsigned long)BV(x))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>macro to access channel by numer </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00100">100</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e33b83bfcf4433eb2e8c6e818b5dff8"></a><!-- doxytag: member="at91_adc.h::ADC_CH0" ref="ga1e33b83bfcf4433eb2e8c6e818b5dff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 0. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00101">101</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d351ed34ca3ff55d1681ee84a243090"></a><!-- doxytag: member="at91_adc.h::ADC_CH1" ref="ga7d351ed34ca3ff55d1681ee84a243090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 1. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00102">102</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2bb0c1b2de3aa355244417d9a42a8966"></a><!-- doxytag: member="at91_adc.h::ADC_CH2" ref="ga2bb0c1b2de3aa355244417d9a42a8966" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 2. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00103">103</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ae98bab335f9d073a58d70e7ba4f844"></a><!-- doxytag: member="at91_adc.h::ADC_CH3" ref="ga6ae98bab335f9d073a58d70e7ba4f844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 3. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00104">104</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3648bb19b5c3735452fee16c835afc43"></a><!-- doxytag: member="at91_adc.h::ADC_CH4" ref="ga3648bb19b5c3735452fee16c835afc43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 4. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00105">105</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga479d965dae60f80b698f0dd6a348e30a"></a><!-- doxytag: member="at91_adc.h::ADC_CH5" ref="ga479d965dae60f80b698f0dd6a348e30a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 5. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00106">106</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gaec122320eeb7216887651ef5f1c73442"></a><!-- doxytag: member="at91_adc.h::ADC_CH6" ref="gaec122320eeb7216887651ef5f1c73442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 6. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00107">107</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gaea897f597c4ee7b003920953fb213638"></a><!-- doxytag: member="at91_adc.h::ADC_CH7" ref="gaea897f597c4ee7b003920953fb213638" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CH7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC Channel 7. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00108">108</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gabfdb1c4448338171749672400e209fa6"></a><!-- doxytag: member="at91_adc.h::ADC_CHDR_OFF" ref="gabfdb1c4448338171749672400e209fa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHDR_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel disable register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00113">113</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga024ae4e98b19b687a02572c529686386"></a><!-- doxytag: member="at91_adc.h::ADC_CHDR" ref="ga024ae4e98b19b687a02572c529686386" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHDR&#160;&#160;&#160;(ADC_BASE + ADC_CHDR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel disable register address. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00114">114</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00188">ADCDisableChannel()</a>, and <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gaffec55e0c458fd7582a764f615227074"></a><!-- doxytag: member="at91_adc.h::ADC_CHSR_OFF" ref="gaffec55e0c458fd7582a764f615227074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSR_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel status register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00119">119</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b35412af5fff64f33854c88d45a3b4e"></a><!-- doxytag: member="at91_adc.h::ADC_CHSR" ref="ga6b35412af5fff64f33854c88d45a3b4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CHSR&#160;&#160;&#160;(ADC_BASE + ADC_CHSR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel status register address. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00120">120</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00162">ADCEnableChannel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga162c4be305f4a86f5d83821d83d43760"></a><!-- doxytag: member="at91_adc.h::ADC_SR_OFF" ref="ga162c4be305f4a86f5d83821d83d43760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_OFF&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC status register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00125">125</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28f1f34c95f45ed67427b9fb3caf176f"></a><!-- doxytag: member="at91_adc.h::ADC_SR" ref="ga28f1f34c95f45ed67427b9fb3caf176f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR&#160;&#160;&#160;(ADC_BASE + ADC_SR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ADC status register address. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00126">126</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga80f224fdc5cf510b521d7597319fcadb"></a><!-- doxytag: member="at91_adc.h::ADC_EOC" ref="ga80f224fdc5cf510b521d7597319fcadb" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((unsigned long)BV(x))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macro to access EOC flag by channel number. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00128">128</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d26f09dcaf24e8ea0795bb17f3ac014"></a><!-- doxytag: member="at91_adc.h::ADC_EOC0" ref="ga2d26f09dcaf24e8ea0795bb17f3ac014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 0. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00130">130</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5b3b834f03d73741e631a4efe863eab"></a><!-- doxytag: member="at91_adc.h::ADC_EOC1" ref="gaa5b3b834f03d73741e631a4efe863eab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 1. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00131">131</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ec2e40dfb7c80501a3dd5d3f2687945"></a><!-- doxytag: member="at91_adc.h::ADC_EOC2" ref="ga4ec2e40dfb7c80501a3dd5d3f2687945" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 2. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00132">132</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad905707aef827b04f60b8962ae7a5779"></a><!-- doxytag: member="at91_adc.h::ADC_EOC3" ref="gad905707aef827b04f60b8962ae7a5779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 3. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00133">133</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2cec6bc4904ac7bd7c89c1ff9a473b4f"></a><!-- doxytag: member="at91_adc.h::ADC_EOC4" ref="ga2cec6bc4904ac7bd7c89c1ff9a473b4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 4. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00134">134</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311f3d1a9ef2db89157b7a6aeedc9b76"></a><!-- doxytag: member="at91_adc.h::ADC_EOC5" ref="ga311f3d1a9ef2db89157b7a6aeedc9b76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 5. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00135">135</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c7445a99ab833d06257e3ab7130b819"></a><!-- doxytag: member="at91_adc.h::ADC_EOC6" ref="ga3c7445a99ab833d06257e3ab7130b819" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 6. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00136">136</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47e33433737f2a329a2e22e4ceddd3e2"></a><!-- doxytag: member="at91_adc.h::ADC_EOC7" ref="ga47e33433737f2a329a2e22e4ceddd3e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EOC7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of conversion channel 7. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00137">137</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga611ffa4d0750bcf969b284a32b0a2363"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE" ref="ga611ffa4d0750bcf969b284a32b0a2363" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((unsigned long)BV(x+8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Macto to acces overrun error flag by channel number. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00139">139</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff4ccb5bb3f174085f0f7c2350d9f115"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE0" ref="gaff4ccb5bb3f174085f0f7c2350d9f115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE0&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 0. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00140">140</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4550fa86bcb5b09515554bb6ef795cd"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE1" ref="gab4550fa86bcb5b09515554bb6ef795cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE1&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 1. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00141">141</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga766db3a850d9b2ca7ecda4654f422e61"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE2" ref="ga766db3a850d9b2ca7ecda4654f422e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE2&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 2. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00142">142</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga351e7758ddb0f76a0942e628b9ef642a"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE3" ref="ga351e7758ddb0f76a0942e628b9ef642a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE3&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 3. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00143">143</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc85d77024aa22699eb4ebb21313b5b6"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE4" ref="gacc85d77024aa22699eb4ebb21313b5b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE4&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 4. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00144">144</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61dc12b7cd34e45795e40144daec050f"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE5" ref="ga61dc12b7cd34e45795e40144daec050f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE5&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 5. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00145">145</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab90b1a4be5769cafeac522d2794117d5"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE6" ref="gab90b1a4be5769cafeac522d2794117d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE6&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 6. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00146">146</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8093f6a5bd5a020ba0bdc285dd04d376"></a><!-- doxytag: member="at91_adc.h::ADC_OVRE7" ref="ga8093f6a5bd5a020ba0bdc285dd04d376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_OVRE7&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overrun error flag channel 7. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00147">147</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b8d7a80685954c0ee1c8820074f7b77"></a><!-- doxytag: member="at91_adc.h::ADC_DRDY" ref="ga2b8d7a80685954c0ee1c8820074f7b77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DRDY&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data ready flag. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00149">149</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3670704bc0678489de241149417f109"></a><!-- doxytag: member="at91_adc.h::ADC_GOVRE" ref="gaf3670704bc0678489de241149417f109" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_GOVRE&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>General data overrun error flag. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00150">150</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadb01ae4abff14ab245837095b3e56ce9"></a><!-- doxytag: member="at91_adc.h::ADC_ENDRX" ref="gadb01ae4abff14ab245837095b3e56ce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_ENDRX&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of rx buffer flag. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00151">151</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadc720c6dbf652e93b894b2bd92fc3bc"></a><!-- doxytag: member="at91_adc.h::ADC_RXBUF" ref="gaadc720c6dbf652e93b894b2bd92fc3bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RXBUF&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Rx buffer full flag. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00152">152</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2623cb5864c6c1cff2d4d28e1d6e89e3"></a><!-- doxytag: member="at91_adc.h::ADC_LCDR_OFF" ref="ga2623cb5864c6c1cff2d4d28e1d6e89e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LCDR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last converted data register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00157">157</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga539df5650ff76a507d0ac14dcddf2509"></a><!-- doxytag: member="at91_adc.h::ADC_LCDR" ref="ga539df5650ff76a507d0ac14dcddf2509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LCDR&#160;&#160;&#160;(ADC_BASE + ADC_LCDR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last converted data register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00158">158</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8e8fef18207bc749ccb361510145a21"></a><!-- doxytag: member="at91_adc.h::ADC_LCDR_MASK" ref="gad8e8fef18207bc749ccb361510145a21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LCDR_MASK&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last converted data mask (10bit) </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00160">160</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f8eae735d695084bbeb26d007298bec"></a><!-- doxytag: member="at91_adc.h::ADC_IER_OFF" ref="ga0f8eae735d695084bbeb26d007298bec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt enable register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00165">165</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2cc5361f3fdff3bf869b9961325ec8f"></a><!-- doxytag: member="at91_adc.h::ADC_IER" ref="gae2cc5361f3fdff3bf869b9961325ec8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IER&#160;&#160;&#160;(ADC_BASE + ADC_IER_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last converted data register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00166">166</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00162">ADCEnableChannel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ba60643cb58232e7110710a1e0a2feb"></a><!-- doxytag: member="at91_adc.h::ADC_IDR_OFF" ref="ga2ba60643cb58232e7110710a1e0a2feb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IDR_OFF&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt disable register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00171">171</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68ec2d3d6b3c51270590bd0f13ccaa90"></a><!-- doxytag: member="at91_adc.h::ADC_IDR" ref="ga68ec2d3d6b3c51270590bd0f13ccaa90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IDR&#160;&#160;&#160;(ADC_BASE + ADC_IDR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt disable register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00172">172</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00188">ADCDisableChannel()</a>, and <a class="el" href="at91__adc_8c_source.html#l00162">ADCEnableChannel()</a>.</p>

</div>
</div>
<a class="anchor" id="gac48af3303468b3cbe2f4fd757c5d34db"></a><!-- doxytag: member="at91_adc.h::ADC_IMR_OFF" ref="gac48af3303468b3cbe2f4fd757c5d34db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IMR_OFF&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt mask register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00177">177</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab206a9ad40f5599a630d7dfac9589df8"></a><!-- doxytag: member="at91_adc.h::ADC_IMR" ref="gab206a9ad40f5599a630d7dfac9589df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IMR&#160;&#160;&#160;(ADC_BASE + ADC_IMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt mask register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00178">178</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadf9a669cbd95b87ab8cb1041c9aa0397"></a><!-- doxytag: member="at91_adc.h::ADC_CDR_OFF" ref="gadf9a669cbd95b87ab8cb1041c9aa0397" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel data register offset. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00183">183</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab21369acdf0d53aa29d2823196672e8b"></a><!-- doxytag: member="at91_adc.h::ADC_CDR" ref="gab21369acdf0d53aa29d2823196672e8b" args="(x)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(ADC_BASE + ADC_CDR_OFF + ((x) &lt;&lt; 2))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel data register. </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00184">184</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2659dcb85c7c7b40206fdbe3c6a5986"></a><!-- doxytag: member="at91_adc.h::ADC_CDR_MASK" ref="gaf2659dcb85c7c7b40206fdbe3c6a5986" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CDR_MASK&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Channel data mask (10bit) </p>

<p>Definition at line <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00186">186</a> of file <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html">at91_adc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad645227ef1ee7e6ea25b65760106f14f"></a><!-- doxytag: member="at91_adc.c::AT91_ADC_INITIAL_MODE" ref="gad645227ef1ee7e6ea25b65760106f14f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91_ADC_INITIAL_MODE&#160;&#160;&#160;SINGLE_CONVERSION</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00066">66</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gab1bc69c5af54932e582d74cbf364d510"></a><!-- doxytag: member="at91_adc.c::AT91_ADC_INITIAL_PRESCALE" ref="gab1bc69c5af54932e582d74cbf364d510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91_ADC_INITIAL_PRESCALE&#160;&#160;&#160;55</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00070">70</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga335e75c6e067f3513cb0c4c31f2e292b"></a><!-- doxytag: member="at91_adc.c::AT91_ADC_BUF_SIZE" ref="ga335e75c6e067f3513cb0c4c31f2e292b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AT91_ADC_BUF_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00073">73</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00088">ADCBufRead()</a>, and <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="gabbd0e29518341e251c751c2465fd8aa5"></a><!-- doxytag: member="at91_adc.c::_adc_buf_head" ref="gabbd0e29518341e251c751c2465fd8aa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _adc_buf_head&#160;&#160;&#160;AT91_ADC_BUF_SIZE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00075">75</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00088">ADCBufRead()</a>, and <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e8934305bbeb0952a6ced312e7f1fe4"></a><!-- doxytag: member="at91_adc.c::_adc_buf_tail" ref="ga7e8934305bbeb0952a6ced312e7f1fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _adc_buf_tail&#160;&#160;&#160;AT91_ADC_BUF_SIZE+1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00076">76</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00088">ADCBufRead()</a>, and <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="ga604626a608a79a636cbf70638e8dfde0"></a><!-- doxytag: member="at91_adc.c::ADCBufRead" ref="ga604626a608a79a636cbf70638e8dfde0" args="(uint16_t channel, uint16_t *read)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int ADCBufRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> *&#160;</td>
          <td class="paramname"><em>read</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads data from the adc buffer. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>Specifies the channel to read data from </td></tr>
    <tr><td class="paramname">read</td><td>Variable to store the data in </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0: data read succesfully, 1: no data available </dd></dl>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00088">88</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="at91__adc_8c_source.html#l00075">_adc_buf_head</a>, <a class="el" href="at91__adc_8c_source.html#l00076">_adc_buf_tail</a>, <a class="el" href="at91__adc_8c_source.html#l00078">ADC_Buffer</a>, and <a class="el" href="at91__adc_8c_source.html#l00073">AT91_ADC_BUF_SIZE</a>.</p>

<p>Referenced by <a class="el" href="adc_8c_source.html#l00360">ADCRead()</a>.</p>

</div>
</div>
<a class="anchor" id="ga47a947afbfbc013a1477292695cea2a1"></a><!-- doxytag: member="at91_adc.c::ADCSetMode" ref="ga47a947afbfbc013a1477292695cea2a1" args="(TADCMode mode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSetMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dev_2at91__adc_8h.html#a243a8fcfe1eb5024ca88937276489036">TADCMode</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the data aquisition mode for the adc. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>Mode to set </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00122">122</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00078">ADC_MR</a>, <a class="el" href="adc_8h_source.html#l00074">ADC_OFF</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00086">ADC_SLEEP</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00079">ADC_TRGEN</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00080">ADC_TRGSEL</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00084">ADC_TRGSEL_EXT</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00081">ADC_TRGSEL_TIOA0</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00082">ADC_TRGSEL_TIOA1</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00083">ADC_TRGSEL_TIOA2</a>, <a class="el" href="adc_8c_source.html#l00346">ADCStopConversion()</a>, <a class="el" href="arm_8h_source.html#l00205">cbi</a>, <a class="el" href="adc_8c_source.html#l00130">current_mode</a>, <a class="el" href="adc_8h_source.html#l00075">FREE_RUNNING</a>, <a class="el" href="dev_2at91__adc_8h_source.html#l00082">FREE_RUNNING_EXT</a>, <a class="el" href="dev_2at91__adc_8h_source.html#l00079">FREE_RUNNING_T0</a>, <a class="el" href="dev_2at91__adc_8h_source.html#l00080">FREE_RUNNING_T1</a>, <a class="el" href="dev_2at91__adc_8h_source.html#l00081">FREE_RUNNING_T2</a>, <a class="el" href="arm_8h_source.html#l00200">inr</a>, <a class="el" href="arm_8h_source.html#l00196">outr</a>, <a class="el" href="arm_8h_source.html#l00204">sbi</a>, and <a class="el" href="adc_8h_source.html#l00076">SINGLE_CONVERSION</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__xg_nut_arch_arm_at91_adc_ga47a947afbfbc013a1477292695cea2a1_cgraph.png" border="0" usemap="#group__xg_nut_arch_arm_at91_adc_ga47a947afbfbc013a1477292695cea2a1_cgraph" alt=""/></div>
<map name="group__xg_nut_arch_arm_at91_adc_ga47a947afbfbc013a1477292695cea2a1_cgraph" id="group__xg_nut_arch_arm_at91_adc_ga47a947afbfbc013a1477292695cea2a1_cgraph">
<area shape="rect" id="node3" href="group__xg_avr_adc.html#gaa71b9d0c5c5f54f88bd93fb767f853b1" title="ADCStopConversion" alt="" coords="150,5,285,30"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga36933f1bab32f58664fb2a5882890639"></a><!-- doxytag: member="at91_adc.c::ADCEnableChannel" ref="ga36933f1bab32f58664fb2a5882890639" args="(TADCChannel channel)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCEnableChannel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dev_2at91__adc_8h.html#a5a782d0bbf6552a0091c3129193590c0">TADCChannel</a>&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable a channel used to sample when conversion started. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>Specifies the channel to enable </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00162">162</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="arm_8h_source.html#l00202">_BV</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00098">ADC_CHER</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00120">ADC_CHSR</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00172">ADC_IDR</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00166">ADC_IER</a>, <a class="el" href="arm_8h_source.html#l00200">inr</a>, <a class="el" href="tcputil_8c_source.html#l00081">max</a>, and <a class="el" href="arm_8h_source.html#l00196">outr</a>.</p>

</div>
</div>
<a class="anchor" id="ga6642a195dcb08bd0ebc5d07a823cf05c"></a><!-- doxytag: member="at91_adc.c::ADCDisableChannel" ref="ga6642a195dcb08bd0ebc5d07a823cf05c" args="(TADCChannel channel)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCDisableChannel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dev_2at91__adc_8h.html#a5a782d0bbf6552a0091c3129193590c0">TADCChannel</a>&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a channel. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>Specifies the channel to disable </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00188">188</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="arm_8h_source.html#l00202">_BV</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00114">ADC_CHDR</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00172">ADC_IDR</a>, and <a class="el" href="arm_8h_source.html#l00196">outr</a>.</p>

</div>
</div>
<a class="anchor" id="gad200d3b552fd844ec601711a9cb06aee"></a><!-- doxytag: member="at91_adc.c::ADCSetPrescale" ref="gad200d3b552fd844ec601711a9cb06aee" args="(uint32_t prescale)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSetPrescale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>prescale</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set the prescaler for the adc. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">prescale</td><td>Prescaler value 0-128 </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00200">200</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00078">ADC_MR</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00087">ADC_PRESCAL</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00088">ADC_PRESCAL_LSB</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00091">ADC_SHTIM</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00089">ADC_STARTUP</a>, <a class="el" href="arm_8h_source.html#l00200">inr</a>, and <a class="el" href="arm_8h_source.html#l00196">outr</a>.</p>

</div>
</div>
<a class="anchor" id="ga64c49fbfc4f517b28f907f14e3dcbfa2"></a><!-- doxytag: member="at91_adc.c::ADCStartConversion" ref="ga64c49fbfc4f517b28f907f14e3dcbfa2" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCStartConversion </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Start conversion. </p>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00214">214</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00070">ADC_CR</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00072">ADC_START</a>, <a class="el" href="arm_8h_source.html#l00196">outr</a>, and <a class="el" href="arm_8h_source.html#l00204">sbi</a>.</p>

</div>
</div>
<a class="anchor" id="ga39150f192703c8fc5f1885bc21deee7f"></a><!-- doxytag: member="at91_adc.c::ADCInit" ref="ga39150f192703c8fc5f1885bc21deee7f" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the adc to the configured default values and enable interrupt. </p>

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00243">243</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>References <a class="el" href="at91__adc_8c_source.html#l00075">_adc_buf_head</a>, <a class="el" href="at91__adc_8c_source.html#l00076">_adc_buf_tail</a>, <a class="el" href="arm_8h_source.html#l00202">_BV</a>, <a class="el" href="adc_8c_source.html#l00114">ADC_BUF_SIZE</a>, <a class="el" href="at91__adc_8c_source.html#l00078">ADC_Buffer</a>, <a class="el" href="adc_8c_source.html#l00144">ADC_buffer</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00101">ADC_CH0</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00102">ADC_CH1</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00103">ADC_CH2</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00104">ADC_CH3</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00105">ADC_CH4</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00106">ADC_CH5</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00107">ADC_CH6</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00108">ADC_CH7</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00114">ADC_CHDR</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00070">ADC_CR</a>, <a class="el" href="at91sam7s_8h_source.html#l00130">ADC_ID</a>, <a class="el" href="adc_8c_source.html#l00099">ADC_INITIAL_CHANNEL</a>, <a class="el" href="adc_8c_source.html#l00107">ADC_INITIAL_MODE</a>, <a class="el" href="adc_8c_source.html#l00111">ADC_INITIAL_PRESCALE</a>, <a class="el" href="adc_8c_source.html#l00103">ADC_INITIAL_REF</a>, <a class="el" href="dev_2at91__adc_8h_source.html#l00102">ADC_MAX_CHANNEL</a>, <a class="el" href="arch_2arm_2atmel_2at91__adc_8h_source.html#l00071">ADC_SWRST</a>, <a class="el" href="adc_8c_source.html#l00172">ADCBufInit()</a>, <a class="el" href="adc_8c_source.html#l00307">ADCSetChannel()</a>, <a class="el" href="adc_8c_source.html#l00236">ADCSetMode()</a>, <a class="el" href="adc_8c_source.html#l00253">ADCSetPrescale()</a>, <a class="el" href="adc_8c_source.html#l00213">ADCSetRef()</a>, <a class="el" href="at91__adc_8c_source.html#l00073">AT91_ADC_BUF_SIZE</a>, <a class="el" href="at91__adc_8c_source.html#l00066">AT91_ADC_INITIAL_MODE</a>, <a class="el" href="at91__adc_8c_source.html#l00070">AT91_ADC_INITIAL_PRESCALE</a>, <a class="el" href="heap_8h_source.html#l00086">NutHeapAlloc</a>, <a class="el" href="dev_2ihndlr_8c_source.html#l00121">NutIrqEnable()</a>, <a class="el" href="dev_2ihndlr_8c_source.html#l00098">NutRegisterIrqHandler()</a>, <a class="el" href="arm_8h_source.html#l00196">outr</a>, <a class="el" href="at91__pmc_8h_source.html#l00103">PMC_PCER</a>, <a class="el" href="arm_8h_source.html#l00204">sbi</a>, and <a class="el" href="ih__adc_8c_source.html#l00089">sig_ADC</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__xg_nut_arch_arm_at91_adc_ga39150f192703c8fc5f1885bc21deee7f_cgraph.png" border="0" usemap="#group__xg_nut_arch_arm_at91_adc_ga39150f192703c8fc5f1885bc21deee7f_cgraph" alt=""/></div>
<map name="group__xg_nut_arch_arm_at91_adc_ga39150f192703c8fc5f1885bc21deee7f_cgraph" id="group__xg_nut_arch_arm_at91_adc_ga39150f192703c8fc5f1885bc21deee7f_cgraph">
<area shape="rect" id="node3" href="group__xg_avr_adc.html#ga9b288493ee0ad5540cad53ae6af52bef" title="ADCBufInit" alt="" coords="150,5,231,30"/><area shape="rect" id="node5" href="group__xg_avr_adc.html#ga548b272c6877e1c5c84413f58895a8a5" title="ADCSetChannel" alt="" coords="135,54,247,79"/><area shape="rect" id="node7" href="group__xg_avr_adc.html#ga69cebe90f6a89fb3da692c948f67fae6" title="ADCSetMode" alt="" coords="143,103,238,129"/><area shape="rect" id="node9" href="group__xg_avr_adc.html#gaad623be3b16085db217443966853b154" title="ADCSetPrescale" alt="" coords="133,153,248,178"/><area shape="rect" id="node13" href="group__xg_avr_adc.html#ga5eafe7ca44b0d03f8ff1e402e6560586" title="ADCSetRef" alt="" coords="149,202,233,227"/><area shape="rect" id="node16" href="group__xg_interrupt.html#ga9d27f5ecdebd2acd835df5d3d2af02f5" title="Enable a specified interrupt." alt="" coords="143,251,238,277"/><area shape="rect" id="node18" href="group__xg_interrupt.html#gaa459696030a9cdf621ce3df7b3ac939d" title="Register an interrupt handler." alt="" coords="117,301,264,326"/><area shape="rect" id="node11" href="group__xg_avr_adc.html#gaa71b9d0c5c5f54f88bd93fb767f853b1" title="ADCStopConversion" alt="" coords="313,178,447,203"/></map>
</div>
</p>

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="gac7337f4590b1c6c989d23c2b44608bac"></a><!-- doxytag: member="at91_adc.c::ADC_Buffer" ref="gac7337f4590b1c6c989d23c2b44608bac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>** <a class="el" href="group__xg_nut_arch_arm_at91_adc.html#gac7337f4590b1c6c989d23c2b44608bac">ADC_Buffer</a> = NULL</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="at91__adc_8c_source.html#l00078">78</a> of file <a class="el" href="at91__adc_8c_source.html">at91_adc.c</a>.</p>

<p>Referenced by <a class="el" href="at91__adc_8c_source.html#l00088">ADCBufRead()</a>, and <a class="el" href="at91__adc_8c_source.html#l00243">ADCInit()</a>.</p>

</div>
</div>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
