<stg><name>add</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4 %A_V), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4 %B_V), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_V), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %B_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %B_V)

]]></Node>
<StgValue><ssdm name="B_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %A_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %A_V)

]]></Node>
<StgValue><ssdm name="A_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="4">
<![CDATA[
:6  %lhs_V = zext i4 %A_V_read to i5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="4">
<![CDATA[
:7  %rhs_V = zext i4 %B_V_read to i5

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %ret_V = add i5 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_auto.i5P(i5* %out_V, i5 %ret_V)

]]></Node>
<StgValue><ssdm name="write_ln3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0">
<![CDATA[
:10  ret void

]]></Node>
<StgValue><ssdm name="ret_ln4"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="13" name="A_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V"/></StgValue>
</port>
<port id="14" name="B_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="B_V"/></StgValue>
</port>
<port id="15" name="out_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="17" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="16" toId="2">
</dataflow>
<dataflow id="18" from="A_V" to="specbitsmap_ln0" fromId="13" toId="2">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="16" toId="3">
</dataflow>
<dataflow id="20" from="B_V" to="specbitsmap_ln0" fromId="14" toId="3">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="16" toId="4">
</dataflow>
<dataflow id="22" from="out_V" to="specbitsmap_ln0" fromId="15" toId="4">
</dataflow>
<dataflow id="24" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="26" from="add_str" to="spectopmodule_ln0" fromId="25" toId="5">
</dataflow>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i4" to="B_V_read" fromId="27" toId="6">
</dataflow>
<dataflow id="29" from="B_V" to="B_V_read" fromId="14" toId="6">
</dataflow>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i4" to="A_V_read" fromId="27" toId="7">
</dataflow>
<dataflow id="31" from="A_V" to="A_V_read" fromId="13" toId="7">
</dataflow>
<dataflow id="32" from="A_V_read" to="lhs_V" fromId="7" toId="8">
</dataflow>
<dataflow id="33" from="B_V_read" to="rhs_V" fromId="6" toId="9">
</dataflow>
<dataflow id="34" from="rhs_V" to="ret_V" fromId="9" toId="10">
</dataflow>
<dataflow id="35" from="lhs_V" to="ret_V" fromId="8" toId="10">
</dataflow>
<dataflow id="37" from="_ssdm_op_Write.ap_auto.i5P" to="write_ln3" fromId="36" toId="11">
</dataflow>
<dataflow id="38" from="out_V" to="write_ln3" fromId="15" toId="11">
</dataflow>
<dataflow id="39" from="ret_V" to="write_ln3" fromId="10" toId="11">
</dataflow>
</dataflows>


</stg>
