
;CodeVisionAVR C Compiler V2.05.6 
;(C) Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
;http://www.hpinfotech.com

;Chip type              : ATmega8
;Program type           : Application
;Clock frequency        : 8.000000 MHz
;Memory model           : Small
;Optimize for           : Size
;(s)printf features     : int, width
;(s)scanf features      : int, width
;External RAM size      : 0
;Data Stack size        : 256 byte(s)
;Heap size              : 0 byte(s)
;Promote 'char' to 'int': Yes
;'char' is unsigned     : Yes
;8 bit enums            : Yes
;Global 'const' stored in FLASH: No
;Enhanced function parameter passing: Yes
;Enhanced core instructions: On
;Automatic register allocation for global variables: On
;Smart register allocation: On

	#pragma AVRPART ADMIN PART_NAME ATmega8
	#pragma AVRPART MEMORY PROG_FLASH 8192
	#pragma AVRPART MEMORY EEPROM 512
	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60

	.LISTMAC
	.EQU UDRE=0x5
	.EQU RXC=0x7
	.EQU USR=0xB
	.EQU UDR=0xC
	.EQU SPSR=0xE
	.EQU SPDR=0xF
	.EQU EERE=0x0
	.EQU EEWE=0x1
	.EQU EEMWE=0x2
	.EQU EECR=0x1C
	.EQU EEDR=0x1D
	.EQU EEARL=0x1E
	.EQU EEARH=0x1F
	.EQU WDTCR=0x21
	.EQU MCUCR=0x35
	.EQU GICR=0x3B
	.EQU SPL=0x3D
	.EQU SPH=0x3E
	.EQU SREG=0x3F

	.DEF R0X0=R0
	.DEF R0X1=R1
	.DEF R0X2=R2
	.DEF R0X3=R3
	.DEF R0X4=R4
	.DEF R0X5=R5
	.DEF R0X6=R6
	.DEF R0X7=R7
	.DEF R0X8=R8
	.DEF R0X9=R9
	.DEF R0XA=R10
	.DEF R0XB=R11
	.DEF R0XC=R12
	.DEF R0XD=R13
	.DEF R0XE=R14
	.DEF R0XF=R15
	.DEF R0X10=R16
	.DEF R0X11=R17
	.DEF R0X12=R18
	.DEF R0X13=R19
	.DEF R0X14=R20
	.DEF R0X15=R21
	.DEF R0X16=R22
	.DEF R0X17=R23
	.DEF R0X18=R24
	.DEF R0X19=R25
	.DEF R0X1A=R26
	.DEF R0X1B=R27
	.DEF R0X1C=R28
	.DEF R0X1D=R29
	.DEF R0X1E=R30
	.DEF R0X1F=R31

	.EQU __SRAM_START=0x0060
	.EQU __SRAM_END=0x045F
	.EQU __DSTACK_SIZE=0x0100
	.EQU __HEAP_SIZE=0x0000
	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1

	.MACRO __CPD1N
	CPI  R30,LOW(@0)
	LDI  R26,HIGH(@0)
	CPC  R31,R26
	LDI  R26,BYTE3(@0)
	CPC  R22,R26
	LDI  R26,BYTE4(@0)
	CPC  R23,R26
	.ENDM

	.MACRO __CPD2N
	CPI  R26,LOW(@0)
	LDI  R30,HIGH(@0)
	CPC  R27,R30
	LDI  R30,BYTE3(@0)
	CPC  R24,R30
	LDI  R30,BYTE4(@0)
	CPC  R25,R30
	.ENDM

	.MACRO __CPWRR
	CP   R@0,R@2
	CPC  R@1,R@3
	.ENDM

	.MACRO __CPWRN
	CPI  R@0,LOW(@2)
	LDI  R30,HIGH(@2)
	CPC  R@1,R30
	.ENDM

	.MACRO __ADDB1MN
	SUBI R30,LOW(-@0-(@1))
	.ENDM

	.MACRO __ADDB2MN
	SUBI R26,LOW(-@0-(@1))
	.ENDM

	.MACRO __ADDW1MN
	SUBI R30,LOW(-@0-(@1))
	SBCI R31,HIGH(-@0-(@1))
	.ENDM

	.MACRO __ADDW2MN
	SUBI R26,LOW(-@0-(@1))
	SBCI R27,HIGH(-@0-(@1))
	.ENDM

	.MACRO __ADDW1FN
	SUBI R30,LOW(-2*@0-(@1))
	SBCI R31,HIGH(-2*@0-(@1))
	.ENDM

	.MACRO __ADDD1FN
	SUBI R30,LOW(-2*@0-(@1))
	SBCI R31,HIGH(-2*@0-(@1))
	SBCI R22,BYTE3(-2*@0-(@1))
	.ENDM

	.MACRO __ADDD1N
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	SBCI R22,BYTE3(-@0)
	SBCI R23,BYTE4(-@0)
	.ENDM

	.MACRO __ADDD2N
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	SBCI R24,BYTE3(-@0)
	SBCI R25,BYTE4(-@0)
	.ENDM

	.MACRO __SUBD1N
	SUBI R30,LOW(@0)
	SBCI R31,HIGH(@0)
	SBCI R22,BYTE3(@0)
	SBCI R23,BYTE4(@0)
	.ENDM

	.MACRO __SUBD2N
	SUBI R26,LOW(@0)
	SBCI R27,HIGH(@0)
	SBCI R24,BYTE3(@0)
	SBCI R25,BYTE4(@0)
	.ENDM

	.MACRO __ANDBMNN
	LDS  R30,@0+(@1)
	ANDI R30,LOW(@2)
	STS  @0+(@1),R30
	.ENDM

	.MACRO __ANDWMNN
	LDS  R30,@0+(@1)
	ANDI R30,LOW(@2)
	STS  @0+(@1),R30
	LDS  R30,@0+(@1)+1
	ANDI R30,HIGH(@2)
	STS  @0+(@1)+1,R30
	.ENDM

	.MACRO __ANDD1N
	ANDI R30,LOW(@0)
	ANDI R31,HIGH(@0)
	ANDI R22,BYTE3(@0)
	ANDI R23,BYTE4(@0)
	.ENDM

	.MACRO __ANDD2N
	ANDI R26,LOW(@0)
	ANDI R27,HIGH(@0)
	ANDI R24,BYTE3(@0)
	ANDI R25,BYTE4(@0)
	.ENDM

	.MACRO __ORBMNN
	LDS  R30,@0+(@1)
	ORI  R30,LOW(@2)
	STS  @0+(@1),R30
	.ENDM

	.MACRO __ORWMNN
	LDS  R30,@0+(@1)
	ORI  R30,LOW(@2)
	STS  @0+(@1),R30
	LDS  R30,@0+(@1)+1
	ORI  R30,HIGH(@2)
	STS  @0+(@1)+1,R30
	.ENDM

	.MACRO __ORD1N
	ORI  R30,LOW(@0)
	ORI  R31,HIGH(@0)
	ORI  R22,BYTE3(@0)
	ORI  R23,BYTE4(@0)
	.ENDM

	.MACRO __ORD2N
	ORI  R26,LOW(@0)
	ORI  R27,HIGH(@0)
	ORI  R24,BYTE3(@0)
	ORI  R25,BYTE4(@0)
	.ENDM

	.MACRO __DELAY_USB
	LDI  R24,LOW(@0)
__DELAY_USB_LOOP:
	DEC  R24
	BRNE __DELAY_USB_LOOP
	.ENDM

	.MACRO __DELAY_USW
	LDI  R24,LOW(@0)
	LDI  R25,HIGH(@0)
__DELAY_USW_LOOP:
	SBIW R24,1
	BRNE __DELAY_USW_LOOP
	.ENDM

	.MACRO __GETD1S
	LDD  R30,Y+@0
	LDD  R31,Y+@0+1
	LDD  R22,Y+@0+2
	LDD  R23,Y+@0+3
	.ENDM

	.MACRO __GETD2S
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	LDD  R24,Y+@0+2
	LDD  R25,Y+@0+3
	.ENDM

	.MACRO __PUTD1S
	STD  Y+@0,R30
	STD  Y+@0+1,R31
	STD  Y+@0+2,R22
	STD  Y+@0+3,R23
	.ENDM

	.MACRO __PUTD2S
	STD  Y+@0,R26
	STD  Y+@0+1,R27
	STD  Y+@0+2,R24
	STD  Y+@0+3,R25
	.ENDM

	.MACRO __PUTDZ2
	STD  Z+@0,R26
	STD  Z+@0+1,R27
	STD  Z+@0+2,R24
	STD  Z+@0+3,R25
	.ENDM

	.MACRO __CLRD1S
	STD  Y+@0,R30
	STD  Y+@0+1,R30
	STD  Y+@0+2,R30
	STD  Y+@0+3,R30
	.ENDM

	.MACRO __POINTB1MN
	LDI  R30,LOW(@0+(@1))
	.ENDM

	.MACRO __POINTW1MN
	LDI  R30,LOW(@0+(@1))
	LDI  R31,HIGH(@0+(@1))
	.ENDM

	.MACRO __POINTD1M
	LDI  R30,LOW(@0)
	LDI  R31,HIGH(@0)
	LDI  R22,BYTE3(@0)
	LDI  R23,BYTE4(@0)
	.ENDM

	.MACRO __POINTW1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	.ENDM

	.MACRO __POINTD1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	LDI  R22,BYTE3(2*@0+(@1))
	LDI  R23,BYTE4(2*@0+(@1))
	.ENDM

	.MACRO __POINTB2MN
	LDI  R26,LOW(@0+(@1))
	.ENDM

	.MACRO __POINTW2MN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	.ENDM

	.MACRO __POINTW2FN
	LDI  R26,LOW(2*@0+(@1))
	LDI  R27,HIGH(2*@0+(@1))
	.ENDM

	.MACRO __POINTD2FN
	LDI  R26,LOW(2*@0+(@1))
	LDI  R27,HIGH(2*@0+(@1))
	LDI  R24,BYTE3(2*@0+(@1))
	LDI  R25,BYTE4(2*@0+(@1))
	.ENDM

	.MACRO __POINTBRM
	LDI  R@0,LOW(@1)
	.ENDM

	.MACRO __POINTWRM
	LDI  R@0,LOW(@2)
	LDI  R@1,HIGH(@2)
	.ENDM

	.MACRO __POINTBRMN
	LDI  R@0,LOW(@1+(@2))
	.ENDM

	.MACRO __POINTWRMN
	LDI  R@0,LOW(@2+(@3))
	LDI  R@1,HIGH(@2+(@3))
	.ENDM

	.MACRO __POINTWRFN
	LDI  R@0,LOW(@2*2+(@3))
	LDI  R@1,HIGH(@2*2+(@3))
	.ENDM

	.MACRO __GETD1N
	LDI  R30,LOW(@0)
	LDI  R31,HIGH(@0)
	LDI  R22,BYTE3(@0)
	LDI  R23,BYTE4(@0)
	.ENDM

	.MACRO __GETD2N
	LDI  R26,LOW(@0)
	LDI  R27,HIGH(@0)
	LDI  R24,BYTE3(@0)
	LDI  R25,BYTE4(@0)
	.ENDM

	.MACRO __GETB1MN
	LDS  R30,@0+(@1)
	.ENDM

	.MACRO __GETB1HMN
	LDS  R31,@0+(@1)
	.ENDM

	.MACRO __GETW1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	.ENDM

	.MACRO __GETD1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	LDS  R22,@0+(@1)+2
	LDS  R23,@0+(@1)+3
	.ENDM

	.MACRO __GETBRMN
	LDS  R@0,@1+(@2)
	.ENDM

	.MACRO __GETWRMN
	LDS  R@0,@2+(@3)
	LDS  R@1,@2+(@3)+1
	.ENDM

	.MACRO __GETWRZ
	LDD  R@0,Z+@2
	LDD  R@1,Z+@2+1
	.ENDM

	.MACRO __GETD2Z
	LDD  R26,Z+@0
	LDD  R27,Z+@0+1
	LDD  R24,Z+@0+2
	LDD  R25,Z+@0+3
	.ENDM

	.MACRO __GETB2MN
	LDS  R26,@0+(@1)
	.ENDM

	.MACRO __GETW2MN
	LDS  R26,@0+(@1)
	LDS  R27,@0+(@1)+1
	.ENDM

	.MACRO __GETD2MN
	LDS  R26,@0+(@1)
	LDS  R27,@0+(@1)+1
	LDS  R24,@0+(@1)+2
	LDS  R25,@0+(@1)+3
	.ENDM

	.MACRO __PUTB1MN
	STS  @0+(@1),R30
	.ENDM

	.MACRO __PUTW1MN
	STS  @0+(@1),R30
	STS  @0+(@1)+1,R31
	.ENDM

	.MACRO __PUTD1MN
	STS  @0+(@1),R30
	STS  @0+(@1)+1,R31
	STS  @0+(@1)+2,R22
	STS  @0+(@1)+3,R23
	.ENDM

	.MACRO __PUTB1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	RCALL __EEPROMWRB
	.ENDM

	.MACRO __PUTW1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	RCALL __EEPROMWRW
	.ENDM

	.MACRO __PUTD1EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	RCALL __EEPROMWRD
	.ENDM

	.MACRO __PUTBR0MN
	STS  @0+(@1),R0
	.ENDM

	.MACRO __PUTBMRN
	STS  @0+(@1),R@2
	.ENDM

	.MACRO __PUTWMRN
	STS  @0+(@1),R@2
	STS  @0+(@1)+1,R@3
	.ENDM

	.MACRO __PUTBZR
	STD  Z+@1,R@0
	.ENDM

	.MACRO __PUTWZR
	STD  Z+@2,R@0
	STD  Z+@2+1,R@1
	.ENDM

	.MACRO __GETW1R
	MOV  R30,R@0
	MOV  R31,R@1
	.ENDM

	.MACRO __GETW2R
	MOV  R26,R@0
	MOV  R27,R@1
	.ENDM

	.MACRO __GETWRN
	LDI  R@0,LOW(@2)
	LDI  R@1,HIGH(@2)
	.ENDM

	.MACRO __PUTW1R
	MOV  R@0,R30
	MOV  R@1,R31
	.ENDM

	.MACRO __PUTW2R
	MOV  R@0,R26
	MOV  R@1,R27
	.ENDM

	.MACRO __ADDWRN
	SUBI R@0,LOW(-@2)
	SBCI R@1,HIGH(-@2)
	.ENDM

	.MACRO __ADDWRR
	ADD  R@0,R@2
	ADC  R@1,R@3
	.ENDM

	.MACRO __SUBWRN
	SUBI R@0,LOW(@2)
	SBCI R@1,HIGH(@2)
	.ENDM

	.MACRO __SUBWRR
	SUB  R@0,R@2
	SBC  R@1,R@3
	.ENDM

	.MACRO __ANDWRN
	ANDI R@0,LOW(@2)
	ANDI R@1,HIGH(@2)
	.ENDM

	.MACRO __ANDWRR
	AND  R@0,R@2
	AND  R@1,R@3
	.ENDM

	.MACRO __ORWRN
	ORI  R@0,LOW(@2)
	ORI  R@1,HIGH(@2)
	.ENDM

	.MACRO __ORWRR
	OR   R@0,R@2
	OR   R@1,R@3
	.ENDM

	.MACRO __EORWRR
	EOR  R@0,R@2
	EOR  R@1,R@3
	.ENDM

	.MACRO __GETWRS
	LDD  R@0,Y+@2
	LDD  R@1,Y+@2+1
	.ENDM

	.MACRO __PUTBSR
	STD  Y+@1,R@0
	.ENDM

	.MACRO __PUTWSR
	STD  Y+@2,R@0
	STD  Y+@2+1,R@1
	.ENDM

	.MACRO __MOVEWRR
	MOV  R@0,R@2
	MOV  R@1,R@3
	.ENDM

	.MACRO __INWR
	IN   R@0,@2
	IN   R@1,@2+1
	.ENDM

	.MACRO __OUTWR
	OUT  @2+1,R@1
	OUT  @2,R@0
	.ENDM

	.MACRO __CALL1MN
	LDS  R30,@0+(@1)
	LDS  R31,@0+(@1)+1
	ICALL
	.ENDM

	.MACRO __CALL1FN
	LDI  R30,LOW(2*@0+(@1))
	LDI  R31,HIGH(2*@0+(@1))
	RCALL __GETW1PF
	ICALL
	.ENDM

	.MACRO __CALL2EN
	LDI  R26,LOW(@0+(@1))
	LDI  R27,HIGH(@0+(@1))
	RCALL __EEPROMRDW
	ICALL
	.ENDM

	.MACRO __GETW1STACK
	IN   R26,SPL
	IN   R27,SPH
	ADIW R26,@0+1
	LD   R30,X+
	LD   R31,X
	.ENDM

	.MACRO __GETD1STACK
	IN   R26,SPL
	IN   R27,SPH
	ADIW R26,@0+1
	LD   R30,X+
	LD   R31,X+
	LD   R22,X
	.ENDM

	.MACRO __NBST
	BST  R@0,@1
	IN   R30,SREG
	LDI  R31,0x40
	EOR  R30,R31
	OUT  SREG,R30
	.ENDM


	.MACRO __PUTB1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SN
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SNS
	LDD  R26,Y+@0
	LDD  R27,Y+@0+1
	ADIW R26,@1
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1PMN
	LDS  R26,@0
	LDS  R27,@0+1
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1PMNS
	LDS  R26,@0
	LDS  R27,@0+1
	ADIW R26,@1
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RN
	MOVW R26,R@0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RNS
	MOVW R26,R@0
	ADIW R26,@1
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RNS
	MOVW R26,R@0
	ADIW R26,@1
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RNS
	MOVW R26,R@0
	ADIW R26,@1
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RON
	MOV  R26,R@0
	MOV  R27,R@1
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	RCALL __PUTDP1
	.ENDM

	.MACRO __PUTB1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	ST   X,R30
	.ENDM

	.MACRO __PUTW1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1RONS
	MOV  R26,R@0
	MOV  R27,R@1
	ADIW R26,@2
	RCALL __PUTDP1
	.ENDM


	.MACRO __GETB1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R30,Z
	.ENDM

	.MACRO __GETB1HSX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R31,Z
	.ENDM

	.MACRO __GETW1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R0,Z+
	LD   R31,Z
	MOV  R30,R0
	.ENDM

	.MACRO __GETD1SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R0,Z+
	LD   R1,Z+
	LD   R22,Z+
	LD   R23,Z
	MOVW R30,R0
	.ENDM

	.MACRO __GETB2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R26,X
	.ENDM

	.MACRO __GETW2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	.ENDM

	.MACRO __GETD2SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R1,X+
	LD   R24,X+
	LD   R25,X
	MOVW R26,R0
	.ENDM

	.MACRO __GETBRSX
	MOVW R30,R28
	SUBI R30,LOW(-@1)
	SBCI R31,HIGH(-@1)
	LD   R@0,Z
	.ENDM

	.MACRO __GETWRSX
	MOVW R30,R28
	SUBI R30,LOW(-@2)
	SBCI R31,HIGH(-@2)
	LD   R@0,Z+
	LD   R@1,Z
	.ENDM

	.MACRO __GETBRSX2
	MOVW R26,R28
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	LD   R@0,X
	.ENDM

	.MACRO __GETWRSX2
	MOVW R26,R28
	SUBI R26,LOW(-@2)
	SBCI R27,HIGH(-@2)
	LD   R@0,X+
	LD   R@1,X
	.ENDM

	.MACRO __LSLW8SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	LD   R31,Z
	CLR  R30
	.ENDM

	.MACRO __PUTB1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	.ENDM

	.MACRO __CLRW1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X,R30
	.ENDM

	.MACRO __CLRD1SX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	ST   X+,R30
	ST   X+,R30
	ST   X+,R30
	ST   X,R30
	.ENDM

	.MACRO __PUTB2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z,R26
	.ENDM

	.MACRO __PUTW2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z+,R26
	ST   Z,R27
	.ENDM

	.MACRO __PUTD2SX
	MOVW R30,R28
	SUBI R30,LOW(-@0)
	SBCI R31,HIGH(-@0)
	ST   Z+,R26
	ST   Z+,R27
	ST   Z+,R24
	ST   Z,R25
	.ENDM

	.MACRO __PUTBSRX
	MOVW R30,R28
	SUBI R30,LOW(-@1)
	SBCI R31,HIGH(-@1)
	ST   Z,R@0
	.ENDM

	.MACRO __PUTWSRX
	MOVW R30,R28
	SUBI R30,LOW(-@2)
	SBCI R31,HIGH(-@2)
	ST   Z+,R@0
	ST   Z,R@1
	.ENDM

	.MACRO __PUTB1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X,R30
	.ENDM

	.MACRO __PUTW1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X,R31
	.ENDM

	.MACRO __PUTD1SNX
	MOVW R26,R28
	SUBI R26,LOW(-@0)
	SBCI R27,HIGH(-@0)
	LD   R0,X+
	LD   R27,X
	MOV  R26,R0
	SUBI R26,LOW(-@1)
	SBCI R27,HIGH(-@1)
	ST   X+,R30
	ST   X+,R31
	ST   X+,R22
	ST   X,R23
	.ENDM

	.MACRO __MULBRR
	MULS R@0,R@1
	MOVW R30,R0
	.ENDM

	.MACRO __MULBRRU
	MUL  R@0,R@1
	MOVW R30,R0
	.ENDM

	.MACRO __MULBRR0
	MULS R@0,R@1
	.ENDM

	.MACRO __MULBRRU0
	MUL  R@0,R@1
	.ENDM

	.MACRO __MULBNWRU
	LDI  R26,@2
	MUL  R26,R@0
	MOVW R30,R0
	MUL  R26,R@1
	ADD  R31,R0
	.ENDM

;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
	.DEF _tem_save=R5
	.DEF _i=R6
	.DEF _c=R8
	.DEF _j=R10
	.DEF _run=R12
	.DEF _status=R4

	.CSEG
	.ORG 0x00

;START OF CODE MARKER
__START_OF_CODE:

;INTERRUPT VECTORS
	RJMP __RESET
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP _timer2_ovf_isr
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00
	RJMP 0x00

_character_0:
	.DB  0x0,0x4,0xE,0xE,0x1F,0x4,0x0,0x0
_character_1:
	.DB  0xFF,0xFB,0xF1,0xF1,0xE0,0xFB,0xFF,0xFF
_character_2:
	.DB  0x0,0x11,0xA,0x4,0xA,0x11,0x0,0x0
_character_3:
	.DB  0xFF,0xEE,0xF5,0xFB,0xF5,0xEE,0xFF,0xFF
_character_4:
	.DB  0x10,0x18,0x1C,0x1E,0x1C,0x18,0x10,0x0
_tbl10_G103:
	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
	.DB  0x1,0x0
_tbl16_G103:
	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0

;REGISTER BIT VARIABLES INITIALIZATION
__REG_BIT_VARS:
	.DW  0x0000

;GLOBAL REGISTER VARIABLES INITIALIZATION
__REG_VARS:
	.DB  0x0

_0x3:
	.DB  0x20,0x20,0x20,0x43,0x68,0x75,0x63,0x20
	.DB  0x4D,0x75,0x6E,0x67,0x20,0x4E,0x67,0x61
	.DB  0x79,0x20,0x4B,0x79,0x20,0x4E,0x69,0x65
	.DB  0x6D,0x20,0x43,0x75,0x61,0x20,0x32,0x20
	.DB  0x43,0x68,0x75,0x6E,0x67,0x20,0x54,0x61
	.DB  0x2E,0x20,0x43,0x68,0x75,0x63,0x20,0x45
	.DB  0x6D,0x20,0x4C,0x75,0x6F,0x6E,0x20,0x56
	.DB  0x75,0x69,0x20,0x56,0x65,0x20,0x56,0x61
	.DB  0x20,0x41,0x6D,0x20,0x41,0x70,0x20,0x42
	.DB  0x65,0x6E,0x20,0x41,0x6E,0x68,0x2E,0x20
	.DB  0x49,0x20,0x4C,0x4F,0x56,0x45,0x20,0x59
	.DB  0x4F,0x55,0x2E,0x20,0x20,0x20
_0x4:
	.DB  0x10
_0x0:
	.DB  0x48,0x65,0x6C,0x6C,0x6F,0x0
_0x2040003:
	.DB  0x80,0xC0

__GLOBAL_INI_TBL:
	.DW  0x01
	.DW  0x02
	.DW  __REG_BIT_VARS*2

	.DW  0x01
	.DW  0x04
	.DW  __REG_VARS*2

	.DW  0x5E
	.DW  _str_main
	.DW  _0x3*2

	.DW  0x01
	.DW  _lcd_size
	.DW  _0x4*2

	.DW  0x06
	.DW  _0x1F
	.DW  _0x0*2

	.DW  0x02
	.DW  __base_y_G102
	.DW  _0x2040003*2

_0xFFFFFFFF:
	.DW  0

__RESET:
	CLI
	CLR  R30
	OUT  EECR,R30

;INTERRUPT VECTORS ARE PLACED
;AT THE START OF FLASH
	LDI  R31,1
	OUT  GICR,R31
	OUT  GICR,R30
	OUT  MCUCR,R30

;DISABLE WATCHDOG
	LDI  R31,0x18
	OUT  WDTCR,R31
	OUT  WDTCR,R30

;CLEAR R2-R14
	LDI  R24,(14-2)+1
	LDI  R26,2
	CLR  R27
__CLEAR_REG:
	ST   X+,R30
	DEC  R24
	BRNE __CLEAR_REG

;CLEAR SRAM
	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
	LDI  R26,__SRAM_START
__CLEAR_SRAM:
	ST   X+,R30
	SBIW R24,1
	BRNE __CLEAR_SRAM

;GLOBAL VARIABLES INITIALIZATION
	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
__GLOBAL_INI_NEXT:
	LPM  R24,Z+
	LPM  R25,Z+
	SBIW R24,0
	BREQ __GLOBAL_INI_END
	LPM  R26,Z+
	LPM  R27,Z+
	LPM  R0,Z+
	LPM  R1,Z+
	MOVW R22,R30
	MOVW R30,R0
__GLOBAL_INI_LOOP:
	LPM  R0,Z+
	ST   X+,R0
	SBIW R24,1
	BRNE __GLOBAL_INI_LOOP
	MOVW R30,R22
	RJMP __GLOBAL_INI_NEXT
__GLOBAL_INI_END:

;HARDWARE STACK POINTER INITIALIZATION
	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
	OUT  SPL,R30
	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
	OUT  SPH,R30

;DATA STACK POINTER INITIALIZATION
	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)

	RJMP _main

	.ESEG
	.ORG 0

	.DSEG
	.ORG 0x160

	.CSEG
;/*****************************************************
;This program was produced by the
;CodeWizardAVR V2.05.6
;Automatic Program Generator
;© Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
;http://www.hpinfotech.com
;
;Project : Clock Circuit
;Version : 1.0
;Date    : 12/17/2014
;Author  : NamVo-Monster Electronics
;Company : AVL
;Comments:
;
;
;Chip type               : ATmega8
;Program type            : Application
;AVR Core Clock frequency: 16.000000 MHz
;Memory model            : Small
;External RAM size       : 0
;Data Stack size         : 256
;*****************************************************/
;#include <mega8.h>
	#ifndef __SLEEP_DEFINED__
	#define __SLEEP_DEFINED__
	.EQU __se_bit=0x80
	.EQU __sm_mask=0x70
	.EQU __sm_powerdown=0x20
	.EQU __sm_powersave=0x30
	.EQU __sm_standby=0x60
	.EQU __sm_ext_standby=0x70
	.EQU __sm_adc_noise_red=0x10
	.SET power_ctrl_reg=mcucr
	#endif
;#include <delay.h>
;#include <string.h>
;#include <spi.h>
;
;// Alphanumeric LCD functions
;#include <alcd.h>
;// Standard Input/Output functions
;#include <stdio.h>
;// Declare your global variables here
;#include <declare.c>
;/***********************************
;Declare file
;**********************************/
;/***********************
;spi define
;************************/
;#define CLK_PORT PORTB
;#define DIN_PORT PORTB
;#define LATCH_PORT PORTB
;
;#define CLK_PIN     5
;#define DIN_PIN     3
;#define LATCH_PIN   2
;
;
;typedef unsigned char byte;
;
;#define true    1
;#define false   0
;#define on      1
;#define off      0
;
;#define set_bit(port,pin)   (port)|= (1<<(pin))
;#define clr_bit(port,pin)   (port)&=~(1<<(pin))
;#define falling_edge(port, pin) do {\
;                                set_bit(port,pin);\
;                                delay_ms(2);\
;                                clr_bit(port,pin);\
;                            } while (0)
;
;#define rising_edge(port, pin) do {\
;                                clr_bit(port,pin);\
;                                delay_ms(2);\
;                                set_bit(port,pin);\
;                            } while (0)
;/***************************
;Variable declare
;*******************************/
;//Chuong
;unsigned char flash    character_0[]={0x00,0x04,0x0e,0x0e,0x1f,0x04,0x00,0x00};  //Nen trang
;unsigned char flash    character_1[]={0xff,0xfb,0xf1,0xf1,0xe0,0xfb,0xff,0xff};  //Nen den
;//X
;unsigned char flash    character_2[]={0x00,0x11,0x0a,0x04,0x0a,0x11,0x00,0x00};  //Nen trang
;unsigned char flash    character_3[]={0xff,0xee,0xf5,0xfb,0xf5,0xee,0xff,0xff};  //Nen den
;//< to den
;flash unsigned char character_4[]={0x10,0x18,0x1c,0x1e,0x1c,0x18,0x10,0x00};
;
;
;unsigned char     shift_screen[20],tem_save;
;unsigned char     str_main[]="   Chuc Mung Ngay Ky Niem Cua 2 Chung Ta. Chuc Em Luon Vui Ve Va Am Ap Ben Anh. I LOVE YOU.   ";

	.DSEG
;unsigned int            i,c,j, run;
;int                     str_size;
;int                     lcd_size=16;
;int k;
;bit a;
;#define LED PORTB.1
;
;// Declare your global variables here
;unsigned int row_index, colum_index;
;unsigned int i;
;unsigned char status=0;
;
;
;
;
;#include <bitmap.c>
;//flash unsigned char image[]={
;//
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//0x00,0x00,0x00,0x00,
;//
;//
;//};
;//#define number_byte 250*4+8
;
;//==========================
;flash unsigned char array_test[]={
;// Chay 1 Led
;0x00,0x00,0x00,0x00,0x00,0x01,
;0x00,0x00,0x00,0x00,0x00,0x03,
;0x00,0x00,0x00,0x00,0x00,0x07,
;0x00,0x00,0x00,0x00,0x00,0x0f,
;0x00,0x00,0x00,0x00,0x00,0x1f,
;0x00,0x00,0x00,0x00,0x00,0x3f,
;0x00,0x00,0x00,0x00,0x00,0x7f,
;0x00,0x00,0x00,0x00,0x00,0xff,
;
;0x00,0x00,0x00,0x00,0x01,0xff,
;0x00,0x00,0x00,0x00,0x03,0xff,
;0x00,0x00,0x00,0x00,0x07,0xff,
;0x00,0x00,0x00,0x00,0x0f,0xff,
;0x00,0x00,0x00,0x00,0x1f,0xff,
;0x00,0x00,0x00,0x00,0x3f,0xff,
;0x00,0x00,0x00,0x00,0x7f,0xff,
;0x00,0x00,0x00,0x00,0xff,0xff,
;
;0x00,0x00,0x00,0x01,0xff,0xff,
;0x00,0x00,0x00,0x03,0xff,0xff,
;0x00,0x00,0x00,0x07,0xff,0xff,
;0x00,0x00,0x00,0x0f,0xff,0xff,
;0x00,0x00,0x00,0x1f,0xff,0xff,
;0x00,0x00,0x00,0x3f,0xff,0xff,
;0x00,0x00,0x00,0x7f,0xff,0xff,
;0x00,0x00,0x00,0xff,0xff,0xff,
;};
;#define number_byte_test 6*24
;
;
;////////////////////////
;#define number_byte 64*21
;flash unsigned char image[]={
;// H
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;
;// E
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;
;// L
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;
;// L
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;
;
;
;// O
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;
;// !
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xF3,0x00,0x00,
;0xFF,0xF3,0x00,0x00,
;0xFF,0xF3,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// _
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// I
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;
;// _
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;// L
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;
;// O
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;
;
;
;// V
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xE0,0x00,0x00,
;0xFF,0xF0,0x00,0x00,
;0xFF,0xF8,0x00,0x00,
;0x00,0x1C,0x00,0x00,
;0x00,0x0E,0x00,0x00,
;0x00,0x07,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x06,0x00,0x00,
;0x00,0x0C,0x00,0x00,
;0x00,0x18,0x00,0x00,
;0xFF,0xF0,0x00,0x00,
;0xFF,0xE0,0x00,0x00,
;
;// E
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;0xC1,0x83,0x00,0x00,
;
;
;// _
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;// Y
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFE,0x00,0x00,0x00,
;0xFF,0x00,0x00,0x00,
;0xFF,0x80,0x00,0x00,
;0x01,0xC0,0x00,0x00,
;0x00,0xE0,0x00,0x00,
;0x00,0x7F,0x00,0x00,
;0x00,0x3F,0x00,0x00,
;0x00,0x3F,0x00,0x00,
;0x00,0x60,0x00,0x00,
;0x00,0xC0,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0xFF,0x00,0x00,0x00,
;0xFE,0x00,0x00,0x00,
;
;
;// O
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;
;// U
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFC,0x00,0x00,
;0xFF,0xFE,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x00,0x07,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x03,0x00,0x00,
;0x00,0x07,0x00,0x00,
;0xFF,0xFE,0x00,0x00,
;0xFF,0xFC,0x00,0x00,
;
;
;// _
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;};
;
;///////////////////
;#define number_byte_tt 64*21
;flash unsigned char image_tt[]={
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;
;// trai tim rong
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x60,0xC0,0x00,0x00,
;0x40,0x60,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x18,0x00,0x00,
;0x30,0x0C,0x00,0x00,
;0x18,0x06,0x00,0x00,
;0x18,0x03,0x00,0x00,
;0x30,0x06,0x00,0x00,
;0x60,0x0C,0x00,0x00,
;0x40,0x18,0x00,0x00,
;0x40,0x30,0x00,0x00,
;0x60,0x60,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// trai tim dac
;0x1F,0x00,0x00,0x00,
;0x3F,0x80,0x00,0x00,
;0x7F,0xC0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x1F,0xFE,0x00,0x00,
;0x1F,0xFF,0x00,0x00,
;0x3F,0xFE,0x00,0x00,
;0x7F,0xFC,0x00,0x00,
;0x7F,0xF8,0x00,0x00,
;0x7F,0xF0,0x00,0x00,
;0x7F,0xE0,0x00,0x00,
;0x3F,0xC0,0x00,0x00,
;0x1F,0x80,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;};
;
;////////////////////////////////////
;flash unsigned char image_avl[]={
;// G
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x3F,0xFC,0x00,0x00,
;0x7F,0xFE,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xE0,0x07,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x03,0x00,0x00,
;0xC0,0x63,0x00,0x00,
;0xC0,0x63,0x00,0x00,
;0xC0,0x73,0x00,0x00,
;0xC0,0x7F,0x00,0x00,
;0x60,0x7E,0x00,0x00,
;0x20,0x3C,0x00,0x00,
;
;// o
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x03,0xFC,0x00,0x00,
;0x07,0xFE,0x00,0x00,
;0x0F,0xFF,0x00,0x00,
;0x0C,0x03,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x04,0x02,0x00,0x00,
;0x03,0xFC,0x00,0x00,
;
;// o
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x03,0xFC,0x00,0x00,
;0x07,0xFE,0x00,0x00,
;0x0F,0xFF,0x00,0x00,
;0x0C,0x03,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x04,0x02,0x00,0x00,
;0x03,0xFC,0x00,0x00,
;
;// d
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x03,0xFC,0x00,0x00,
;0x07,0xFE,0x00,0x00,
;0x0F,0xFF,0x00,0x00,
;0x0C,0x03,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x0C,0x03,0x00,0x00,
;0x0F,0xFF,0x00,0x00,
;0xFF,0xFE,0x00,0x00,
;0xFF,0xFC,0x00,0x00,
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// N
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x30,0x00,0x00,0x00,
;0x18,0x00,0x00,0x00,
;0x0C,0x00,0x00,0x00,
;0x06,0x00,0x00,0x00,
;0x03,0x00,0x00,0x00,
;0x01,0x80,0x00,0x00,
;0x00,0xC0,0x00,0x00,
;0x00,0x60,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;
;
;// i
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x04,0x00,0x00,
;0x00,0x08,0x00,0x00,
;0x00,0x10,0x00,0x00,
;0x00,0x20,0x00,0x00,
;0xCF,0xFF,0x00,0x00,
;0xCF,0xFF,0x00,0x00,
;0x00,0x01,0x00,0x00,
;0x00,0x02,0x00,0x00,
;0x00,0x04,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;// g
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x03,0xFC,0x00,0xC0,
;0x07,0xFE,0x01,0x20,
;0x0F,0xFF,0x01,0x10,
;0x0C,0x03,0x02,0x10,
;0x08,0x01,0x02,0x30,
;0x08,0x01,0x04,0x60,
;0x08,0x01,0x04,0xC0,
;0x08,0x01,0x09,0x80,
;0x08,0x01,0x0B,0x00,
;0x0C,0x03,0x96,0x00,
;0x0F,0xFF,0xFC,0x00,
;0x07,0xFF,0xF8,0x00,
;0x03,0xFF,0xF0,0x00,
;
;// h
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x04,0x00,0x00,
;0x00,0x08,0x00,0x00,
;0x00,0x10,0x00,0x00,
;0x00,0x20,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xC1,0x10,0x00,0x00,
;0x82,0x20,0x00,0x00,
;0x44,0x40,0x00,0x00,
;0x38,0x40,0x00,0x00,
;0x00,0x60,0x00,0x00,
;0x00,0x7F,0x00,0x00,
;0x00,0x3F,0x00,0x00,
;
;// t
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x08,0x04,0x00,0x00,
;0x08,0x08,0x00,0x00,
;0x08,0x10,0x00,0x00,
;0x08,0x20,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0xFF,0xFF,0x00,0x00,
;0x08,0x01,0x00,0x00,
;0x08,0x02,0x00,0x00,
;0x08,0x04,0x00,0x00,
;0x08,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;
;
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;0x00,0x00,0x00,0x00,
;};
;#define number_byte_avl 64*10
;
;
;
;
;
;
;
;
;
;#include <sub_program.c>
;
;
;void test(void)
; 0000 0023 {

	.CSEG
_test:
;
;//    for (row_index=0; row_index < number_byte_test; row_index+=6)
;//    {
;//        for (colum_index = 0;colum_index<6;colum_index++)
;//        {
;//            SPDR=spi(array_test[row_index + colum_index]);
;//        }
;//        falling_edge(LATCH_PORT, LATCH_PIN);
;//        delay_ms(200);
;//    }
;
;
;        for (colum_index = 0;colum_index<8;colum_index++)
	RCALL SUBOPT_0x0
_0x6:
	RCALL SUBOPT_0x1
	BRSH _0x7
;        {
;            SPDR=spi(0xff);
	LDI  R26,LOW(255)
	RCALL _spi
	OUT  0xF,R30
;            while(!(SPSR & (1<<SPIF)));
_0x8:
	SBIS 0xE,7
	RJMP _0x8
;        }
	RCALL SUBOPT_0x2
	RJMP _0x6
_0x7:
;        falling_edge(LATCH_PORT, LATCH_PIN);
	RCALL SUBOPT_0x3
;        delay_ms(500);
	LDI  R26,LOW(500)
	LDI  R27,HIGH(500)
	RCALL _delay_ms
;
;        for (colum_index = 0;colum_index<8;colum_index++)
	RCALL SUBOPT_0x0
_0xF:
	RCALL SUBOPT_0x1
	BRSH _0x10
;        {
;            SPDR=spi(0x00);
	LDI  R26,LOW(0)
	RCALL _spi
	OUT  0xF,R30
;            while(!(SPSR & (1<<SPIF)));
_0x11:
	SBIS 0xE,7
	RJMP _0x11
;        }
	RCALL SUBOPT_0x2
	RJMP _0xF
_0x10:
;        falling_edge(LATCH_PORT, LATCH_PIN);
	RCALL SUBOPT_0x3
;        delay_ms(500);
	LDI  R26,LOW(500)
	LDI  R27,HIGH(500)
	RCALL _delay_ms
;}
	RET
;//=================================
;void lcd_string_shift(unsigned char row,)
;{
;    int  shift;
;    if(j>=25)
;	row -> Y+2
;	shift -> R16,R17
;    {
;      tem_save=str_main[0];
;      for(shift=0;shift<=(str_size-2);shift++)
;      {
;        if(shift<=lcd_size-1)
;        {
;            shift_screen[shift]=str_main[shift];
;            lcd_gotoxy(shift,row);
;            lcd_putchar(shift_screen[shift]);
;        }
;        str_main[shift]= str_main[shift+1];
;      }
;      str_main[str_size-1]=tem_save;
;      j=0;
;    }
;}
;
;/*********************************
;//Subroutine recording CGRAM character on the LCD
;// function used to define user characters
;*************************************/
;void define_char(flash unsigned char *pc,unsigned char char_code)
;{
_define_char:
;char i,address;
;address=(char_code<<3)|0x40;
	ST   -Y,R26
	RCALL __SAVELOCR2
;	*pc -> Y+3
;	char_code -> Y+2
;	i -> R17
;	address -> R16
	LDD  R30,Y+2
	LSL  R30
	LSL  R30
	LSL  R30
	ORI  R30,0x40
	MOV  R16,R30
;for (i=0; i<8; i++) lcd_write_byte(address++,*pc++);
	LDI  R17,LOW(0)
_0x1D:
	CPI  R17,8
	BRSH _0x1E
	ST   -Y,R16
	INC  R16
	LDD  R30,Y+4
	LDD  R31,Y+4+1
	ADIW R30,1
	STD  Y+4,R30
	STD  Y+4+1,R31
	SBIW R30,1
	LPM  R26,Z
	RCALL _lcd_write_byte
	SUBI R17,-1
	RJMP _0x1D
_0x1E:
	RCALL __LOADLOCR2
	ADIW R28,5
	RET
;
;#include <sub_interrupt.c>
;/***********************************
;Timer 0 oveflow interrupt
;Check keypad
;**********************************/
;/***********************************
;Timer 2 oveflow interrupt
;**********************************/
;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
; 0000 0024 {
_timer2_ovf_isr:
	ST   -Y,R30
	ST   -Y,R31
	IN   R30,SREG
	ST   -Y,R30
;    // Place your code here
;    i++;
	MOVW R30,R6
	ADIW R30,1
	MOVW R6,R30
;    c++;
	MOVW R30,R8
	ADIW R30,1
	MOVW R8,R30
;    j++;
	MOVW R30,R10
	ADIW R30,1
	MOVW R10,R30
;    run++;
	MOVW R30,R12
	ADIW R30,1
	MOVW R12,R30
;
;}
	LD   R30,Y+
	OUT  SREG,R30
	LD   R31,Y+
	LD   R30,Y+
	RETI
;
;void main(void)
; 0000 0027 {
_main:
; 0000 0028 
; 0000 0029 // Declare your local variables here
; 0000 002A 
; 0000 002B // Input/Output Ports initialization
; 0000 002C // Port B initialization
; 0000 002D PORTB=0x00;
	LDI  R30,LOW(0)
	OUT  0x18,R30
; 0000 002E DDRB=0xef;
	LDI  R30,LOW(239)
	OUT  0x17,R30
; 0000 002F 
; 0000 0030 // Port C initialization
; 0000 0031 PORTC=0x00;
	LDI  R30,LOW(0)
	OUT  0x15,R30
; 0000 0032 DDRC=0xff;
	LDI  R30,LOW(255)
	OUT  0x14,R30
; 0000 0033 
; 0000 0034 // Port D initialization
; 0000 0035 PORTD=0x00;
	LDI  R30,LOW(0)
	OUT  0x12,R30
; 0000 0036 DDRD=0xff;
	LDI  R30,LOW(255)
	OUT  0x11,R30
; 0000 0037 
; 0000 0038 // Timer/Counter 0 initialization
; 0000 0039 // Clock source: System Clock
; 0000 003A // Clock value: Timer 0 Stopped
; 0000 003B //TCCR0|=(1<<CS01);
; 0000 003C //TCNT0=0x00;
; 0000 003D 
; 0000 003E // Timer/Counter 1 initialization
; 0000 003F // Clock source: System Clock
; 0000 0040 // Clock value: 250.000 kHz
; 0000 0041 // Mode: Fast PWM top=ICR1
; 0000 0042 // OC1A output: Toggle
; 0000 0043 // OC1B output: Toggle
; 0000 0044 // Noise Canceler: Off
; 0000 0045 // Input Capture on Falling Edge
; 0000 0046 // Timer1 Overflow Interrupt: Off
; 0000 0047 // Input Capture Interrupt: Off
; 0000 0048 // Compare A Match Interrupt: Off
; 0000 0049 // Compare B Match Interrupt: Off
; 0000 004A //TCCR1A|=(1<<COM1A1)|(1<<COM1B1)|(1<<WGM11);
; 0000 004B //TCCR1B|=(1<<WGM13)|(1<<WGM12)|(1<<CS11)|(1<<CS10);
; 0000 004C TCCR1A=0x00;
	LDI  R30,LOW(0)
	OUT  0x2F,R30
; 0000 004D TCCR1B=0x00;
	OUT  0x2E,R30
; 0000 004E TCNT1H=0x00;
	OUT  0x2D,R30
; 0000 004F TCNT1L=0x00;
	OUT  0x2C,R30
; 0000 0050 ICR1=20000;
	LDI  R30,LOW(20000)
	LDI  R31,HIGH(20000)
	OUT  0x26+1,R31
	OUT  0x26,R30
; 0000 0051 OCR1A=2000;
	LDI  R30,LOW(2000)
	LDI  R31,HIGH(2000)
	OUT  0x2A+1,R31
	OUT  0x2A,R30
; 0000 0052 OCR1B=2000;
	OUT  0x28+1,R31
	OUT  0x28,R30
; 0000 0053 
; 0000 0054 // Timer/Counter 2 initialization
; 0000 0055 // Clock source: System Clock
; 0000 0056 // Clock value: Timer2 Stopped
; 0000 0057 // Mode: Normal top=0xFF
; 0000 0058 // OC2 output: Disconnected
; 0000 0059 
; 0000 005A ASSR=0x00;
	LDI  R30,LOW(0)
	OUT  0x22,R30
; 0000 005B TCCR2|=(1<<CS21)|(1<<CS20);
	IN   R30,0x25
	ORI  R30,LOW(0x3)
	OUT  0x25,R30
; 0000 005C TCNT2=0x00;
	LDI  R30,LOW(0)
	OUT  0x24,R30
; 0000 005D OCR2=0x00;
	OUT  0x23,R30
; 0000 005E 
; 0000 005F // Timer(s)/Counter(s) Interrupt(s) initialization
; 0000 0060 TIMSK|=(1<<TOIE0)|(1<<TOIE2);
	IN   R30,0x39
	ORI  R30,LOW(0x41)
	OUT  0x39,R30
; 0000 0061 
; 0000 0062 // ADC initialization
; 0000 0063 // ADC disabled
; 0000 0064 ADCSRA=0x00;
	LDI  R30,LOW(0)
	OUT  0x6,R30
; 0000 0065 
; 0000 0066 // TWI initialization
; 0000 0067 // TWI disabled
; 0000 0068 TWCR=0x00;
	OUT  0x36,R30
; 0000 0069 
; 0000 006A //SPI
; 0000 006B SPCR |= ((1<<SPE) | (1<<MSTR) | (0<<DORD) | (1<<CPOL) | (1<<CPHA)| (1<<SPR1)|(1<<SPR0));
	IN   R30,0xD
	ORI  R30,LOW(0x5F)
	OUT  0xD,R30
; 0000 006C // Set SPI clock rate to FCPU/2.
; 0000 006D SPSR |= (1<<SPI2X);
	SBI  0xE,0
; 0000 006E 
; 0000 006F lcd_clear();
	RCALL _lcd_clear
; 0000 0070 lcd_init(16);
	LDI  R26,LOW(16)
	RCALL _lcd_init
; 0000 0071 lcd_gotoxy(0,1);
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDI  R26,LOW(1)
	RCALL _lcd_gotoxy
; 0000 0072 lcd_puts("Hello");
	__POINTW2MN _0x1F,0
	RCALL _lcd_puts
; 0000 0073 
; 0000 0074 //Subroutine call recording CGRAM character on the LCD
; 0000 0075 define_char(character_0,0x00);
	LDI  R30,LOW(_character_0*2)
	LDI  R31,HIGH(_character_0*2)
	RCALL SUBOPT_0x4
	LDI  R26,LOW(0)
	RCALL _define_char
; 0000 0076 define_char(character_1,0x01);
	LDI  R30,LOW(_character_1*2)
	LDI  R31,HIGH(_character_1*2)
	RCALL SUBOPT_0x4
	LDI  R26,LOW(1)
	RCALL _define_char
; 0000 0077 define_char(character_2,0x02);
	LDI  R30,LOW(_character_2*2)
	LDI  R31,HIGH(_character_2*2)
	RCALL SUBOPT_0x4
	LDI  R26,LOW(2)
	RCALL _define_char
; 0000 0078 define_char(character_3,0x03);
	LDI  R30,LOW(_character_3*2)
	LDI  R31,HIGH(_character_3*2)
	RCALL SUBOPT_0x4
	LDI  R26,LOW(3)
	RCALL _define_char
; 0000 0079 define_char(character_4,0x04);
	LDI  R30,LOW(_character_4*2)
	LDI  R31,HIGH(_character_4*2)
	RCALL SUBOPT_0x4
	LDI  R26,LOW(4)
	RCALL _define_char
; 0000 007A //define_char(character_5,0x05);
; 0000 007B 
; 0000 007C str_size = strlen(str_main);
	LDI  R26,LOW(_str_main)
	LDI  R27,HIGH(_str_main)
	RCALL _strlen
	STS  _str_size,R30
	STS  _str_size+1,R31
; 0000 007D #asm("sei")
	sei
; 0000 007E 
; 0000 007F while (1)
_0x20:
; 0000 0080 {
; 0000 0081       /********************************
; 0000 0082       Display program String Shift
; 0000 0083       *****************************/
; 0000 0084 //      if(run>=100)
; 0000 0085 //      {
; 0000 0086 //        lcd_string_shift(0);
; 0000 0087 //        run=0;
; 0000 0088 //        a=~a;
; 0000 0089 //      }
; 0000 008A //      LED=a?1:0;
; 0000 008B //      delay_ms(250);
; 0000 008C 
; 0000 008D       test();
	RCALL _test
; 0000 008E       //delay_ms(3000);
; 0000 008F 
; 0000 0090 }
	RJMP _0x20
; 0000 0091 }
_0x23:
	RJMP _0x23

	.DSEG
_0x1F:
	.BYTE 0x6

	.CSEG
_strlen:
	ST   -Y,R27
	ST   -Y,R26
    ld   r26,y+
    ld   r27,y+
    clr  r30
    clr  r31
strlen0:
    ld   r22,x+
    tst  r22
    breq strlen1
    adiw r30,1
    rjmp strlen0
strlen1:
    ret
	#ifndef __SLEEP_DEFINED__
	#define __SLEEP_DEFINED__
	.EQU __se_bit=0x80
	.EQU __sm_mask=0x70
	.EQU __sm_powerdown=0x20
	.EQU __sm_powersave=0x30
	.EQU __sm_standby=0x60
	.EQU __sm_ext_standby=0x70
	.EQU __sm_adc_noise_red=0x10
	.SET power_ctrl_reg=mcucr
	#endif

	.CSEG
_spi:
	ST   -Y,R26
	LD   R30,Y
	OUT  0xF,R30
_0x2020003:
	SBIS 0xE,7
	RJMP _0x2020003
	IN   R30,0xF
	RJMP _0x20A0001
	#ifndef __SLEEP_DEFINED__
	#define __SLEEP_DEFINED__
	.EQU __se_bit=0x80
	.EQU __sm_mask=0x70
	.EQU __sm_powerdown=0x20
	.EQU __sm_powersave=0x30
	.EQU __sm_standby=0x60
	.EQU __sm_ext_standby=0x70
	.EQU __sm_adc_noise_red=0x10
	.SET power_ctrl_reg=mcucr
	#endif

	.DSEG

	.CSEG
__lcd_write_nibble_G102:
	ST   -Y,R26
	LD   R30,Y
	ANDI R30,LOW(0x10)
	BREQ _0x2040004
	SBI  0x12,5
	RJMP _0x2040005
_0x2040004:
	CBI  0x12,5
_0x2040005:
	LD   R30,Y
	ANDI R30,LOW(0x20)
	BREQ _0x2040006
	SBI  0x12,4
	RJMP _0x2040007
_0x2040006:
	CBI  0x12,4
_0x2040007:
	LD   R30,Y
	ANDI R30,LOW(0x40)
	BREQ _0x2040008
	SBI  0x12,3
	RJMP _0x2040009
_0x2040008:
	CBI  0x12,3
_0x2040009:
	LD   R30,Y
	ANDI R30,LOW(0x80)
	BREQ _0x204000A
	SBI  0x12,2
	RJMP _0x204000B
_0x204000A:
	CBI  0x12,2
_0x204000B:
	__DELAY_USB 5
	SBI  0x12,6
	__DELAY_USB 13
	CBI  0x12,6
	__DELAY_USB 13
	RJMP _0x20A0001
__lcd_write_data:
	ST   -Y,R26
	LD   R26,Y
	RCALL __lcd_write_nibble_G102
    ld    r30,y
    swap  r30
    st    y,r30
	LD   R26,Y
	RCALL __lcd_write_nibble_G102
	__DELAY_USB 133
	RJMP _0x20A0001
_lcd_write_byte:
	ST   -Y,R26
	LDD  R26,Y+1
	RCALL __lcd_write_data
	RCALL SUBOPT_0x5
	RJMP _0x20A0002
_lcd_gotoxy:
	ST   -Y,R26
	LD   R30,Y
	LDI  R31,0
	SUBI R30,LOW(-__base_y_G102)
	SBCI R31,HIGH(-__base_y_G102)
	LD   R30,Z
	LDD  R26,Y+1
	ADD  R26,R30
	RCALL __lcd_write_data
	LDD  R30,Y+1
	STS  __lcd_x,R30
	LD   R30,Y
	STS  __lcd_y,R30
_0x20A0002:
	ADIW R28,2
	RET
_lcd_clear:
	LDI  R26,LOW(2)
	RCALL SUBOPT_0x6
	LDI  R26,LOW(12)
	RCALL __lcd_write_data
	LDI  R26,LOW(1)
	RCALL SUBOPT_0x6
	LDI  R30,LOW(0)
	STS  __lcd_y,R30
	STS  __lcd_x,R30
	RET
_lcd_putchar:
	ST   -Y,R26
	LD   R26,Y
	CPI  R26,LOW(0xA)
	BREQ _0x2040011
	LDS  R30,__lcd_maxx
	LDS  R26,__lcd_x
	CP   R26,R30
	BRLO _0x2040010
_0x2040011:
	LDI  R30,LOW(0)
	ST   -Y,R30
	LDS  R26,__lcd_y
	SUBI R26,-LOW(1)
	STS  __lcd_y,R26
	RCALL _lcd_gotoxy
	LD   R26,Y
	CPI  R26,LOW(0xA)
	BRNE _0x2040013
	RJMP _0x20A0001
_0x2040013:
_0x2040010:
	LDS  R30,__lcd_x
	SUBI R30,-LOW(1)
	STS  __lcd_x,R30
	RCALL SUBOPT_0x5
	RJMP _0x20A0001
_lcd_puts:
	ST   -Y,R27
	ST   -Y,R26
	ST   -Y,R17
_0x2040014:
	LDD  R26,Y+1
	LDD  R27,Y+1+1
	LD   R30,X+
	STD  Y+1,R26
	STD  Y+1+1,R27
	MOV  R17,R30
	CPI  R30,0
	BREQ _0x2040016
	MOV  R26,R17
	RCALL _lcd_putchar
	RJMP _0x2040014
_0x2040016:
	LDD  R17,Y+0
	ADIW R28,3
	RET
_lcd_init:
	ST   -Y,R26
	SBI  0x11,5
	SBI  0x11,4
	SBI  0x11,3
	SBI  0x11,2
	SBI  0x11,6
	SBI  0x17,0
	SBI  0x11,7
	CBI  0x12,6
	CBI  0x18,0
	CBI  0x12,7
	LD   R30,Y
	STS  __lcd_maxx,R30
	SUBI R30,-LOW(128)
	__PUTB1MN __base_y_G102,2
	LD   R30,Y
	SUBI R30,-LOW(192)
	__PUTB1MN __base_y_G102,3
	LDI  R26,LOW(20)
	LDI  R27,0
	RCALL _delay_ms
	RCALL SUBOPT_0x7
	RCALL SUBOPT_0x7
	RCALL SUBOPT_0x7
	LDI  R26,LOW(32)
	RCALL __lcd_write_nibble_G102
	__DELAY_USW 200
	LDI  R26,LOW(40)
	RCALL __lcd_write_data
	LDI  R26,LOW(4)
	RCALL __lcd_write_data
	LDI  R26,LOW(133)
	RCALL __lcd_write_data
	LDI  R26,LOW(6)
	RCALL __lcd_write_data
	RCALL _lcd_clear
_0x20A0001:
	ADIW R28,1
	RET
	#ifndef __SLEEP_DEFINED__
	#define __SLEEP_DEFINED__
	.EQU __se_bit=0x80
	.EQU __sm_mask=0x70
	.EQU __sm_powerdown=0x20
	.EQU __sm_powersave=0x30
	.EQU __sm_standby=0x60
	.EQU __sm_ext_standby=0x70
	.EQU __sm_adc_noise_red=0x10
	.SET power_ctrl_reg=mcucr
	#endif

	.CSEG

	.CSEG

	.DSEG
_shift_screen:
	.BYTE 0x14
_str_main:
	.BYTE 0x5F
_str_size:
	.BYTE 0x2
_lcd_size:
	.BYTE 0x2
_colum_index:
	.BYTE 0x2
__base_y_G102:
	.BYTE 0x4
__lcd_x:
	.BYTE 0x1
__lcd_y:
	.BYTE 0x1
__lcd_maxx:
	.BYTE 0x1

	.CSEG
;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
SUBOPT_0x0:
	LDI  R30,LOW(0)
	STS  _colum_index,R30
	STS  _colum_index+1,R30
	RET

;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
SUBOPT_0x1:
	LDS  R26,_colum_index
	LDS  R27,_colum_index+1
	SBIW R26,8
	RET

;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
SUBOPT_0x2:
	LDI  R26,LOW(_colum_index)
	LDI  R27,HIGH(_colum_index)
	LD   R30,X+
	LD   R31,X+
	ADIW R30,1
	ST   -X,R31
	ST   -X,R30
	RET

;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
SUBOPT_0x3:
	SBI  0x18,2
	LDI  R26,LOW(2)
	LDI  R27,0
	RCALL _delay_ms
	CBI  0x18,2
	RET

;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
SUBOPT_0x4:
	ST   -Y,R31
	ST   -Y,R30
	RET

;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
SUBOPT_0x5:
	SBI  0x18,0
	LD   R26,Y
	RCALL __lcd_write_data
	CBI  0x18,0
	RET

;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
SUBOPT_0x6:
	RCALL __lcd_write_data
	LDI  R26,LOW(3)
	LDI  R27,0
	RJMP _delay_ms

;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
SUBOPT_0x7:
	LDI  R26,LOW(48)
	RCALL __lcd_write_nibble_G102
	__DELAY_USW 200
	RET


	.CSEG
_delay_ms:
	adiw r26,0
	breq __delay_ms1
__delay_ms0:
	__DELAY_USW 0x7D0
	wdr
	sbiw r26,1
	brne __delay_ms0
__delay_ms1:
	ret

__SAVELOCR2:
	ST   -Y,R17
	ST   -Y,R16
	RET

__LOADLOCR2:
	LDD  R17,Y+1
	LD   R16,Y
	RET

;END OF CODE MARKER
__END_OF_CODE:
