$date
	Thu Sep 18 03:56:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_modulo_02 $end
$var wire 4 ! sindrome_detec [3:0] $end
$var reg 8 " conmutador_8 [7:0] $end
$scope module dut $end
$var wire 1 # c0 $end
$var wire 1 $ c1 $end
$var wire 1 % c2 $end
$var wire 8 & conmutador_8 [7:0] $end
$var wire 1 ' g1 $end
$var wire 1 ( wr7 $end
$var wire 1 ) wr6 $end
$var wire 1 * wr5 $end
$var wire 1 + wr4 $end
$var wire 1 , wr3 $end
$var wire 1 - wr2 $end
$var wire 1 . wr1 $end
$var wire 1 / wr0 $end
$var wire 4 0 sindrome_detec [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 0
1/
0.
0-
0,
0+
1*
1)
1(
1'
b11100001 &
0%
0$
0#
b11100001 "
b1000 !
$end
#10000
0'
1%
b110 !
b110 0
1$
0*
b11000001 "
b11000001 &
#20000
0'
b100 !
b100 0
0$
1*
1,
b11101001 "
b11101001 &
#30000
1'
0%
b1001 !
b1001 0
1#
0)
0*
0,
b10000001 "
b10000001 &
#40000
0'
b0 !
b0 0
0#
0(
0/
b0 "
b0 &
#50000
b1000 !
b1000 0
1'
1(
1)
1*
1+
1,
1-
1.
1/
b11111111 "
b11111111 &
#60000
