{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:24:11 2016 " "Info: Processing started: Mon Nov 14 18:24:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sss_com_rxtx -c sss_com_rxtx " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sss_com_rxtx -c sss_com_rxtx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sss_com_rxtx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sss_com_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sss_com_rxtx " "Info: Found entity 1: sss_com_rxtx" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/SystemVerilog1.sv " "Warning: Can't analyze file -- file D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/SystemVerilog1.sv is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sss_com_rxtx " "Info: Elaborating entity \"sss_com_rxtx\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Info: Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Info: Implemented 66 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:24:12 2016 " "Info: Processing ended: Mon Nov 14 18:24:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:24:12 2016 " "Info: Processing started: Mon Nov 14 18:24:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sss_com_rxtx EPM240T100C3 " "Info: Automatically selected device EPM240T100C3 for design sss_com_rxtx" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Info: Device EPM570T100C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "Warning: No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[0\] " "Info: Pin rx_byte\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[0] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[1\] " "Info: Pin rx_byte\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[1] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[2\] " "Info: Pin rx_byte\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[2] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[3\] " "Info: Pin rx_byte\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[3] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[4\] " "Info: Pin rx_byte\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[4] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[5\] " "Info: Pin rx_byte\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[5] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[6\] " "Info: Pin rx_byte\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[6] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_byte\[7\] " "Info: Pin rx_byte\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx_byte[7] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 74 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_byte[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbyte_ready " "Info: Pin rbyte_ready not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rbyte_ready } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 12 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbyte_ready } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx " "Info: Pin tx not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { tx } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 13 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Info: Pin busy not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { busy } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 15 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk5 " "Info: Pin clk5 not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { clk5 } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { reset } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 6 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "send " "Info: Pin send not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { send } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 10 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { send } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Info: Pin rx not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { rx } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 8 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[0\] " "Info: Pin sbyte\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[0] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[1\] " "Info: Pin sbyte\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[1] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[2\] " "Info: Pin sbyte\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[2] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[3\] " "Info: Pin sbyte\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[3] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[4\] " "Info: Pin sbyte\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[4] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[5\] " "Info: Pin sbyte\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[5] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[6\] " "Info: Pin sbyte\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[6] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sbyte\[7\] " "Info: Pin sbyte\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/81/quartus/bin/pin_planner.ppl" { sbyte[7] } } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 9 -1 0 } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sbyte[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk5 Global clock in PIN 14 " "Info: Automatically promoted signal \"clk5\" to use Global clock in PIN 14" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN 12 " "Info: Automatically promoted signal \"reset\" to use Global clock in PIN 12" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 6 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 10 11 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 10 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.036 ns register pin " "Info: Estimated most critical path is register to pin delay of 4.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag\[0\] 1 REG LAB_X4_Y1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X4_Y1; Fanout = 2; REG Node = 'flag\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[0] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.571 ns) 1.145 ns Equal3~13 2 COMB LAB_X5_Y1 1 " "Info: 2: + IC(0.574 ns) + CELL(0.571 ns) = 1.145 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'Equal3~13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { flag[0] Equal3~13 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(1.454 ns) 4.036 ns rbyte_ready 3 PIN PIN_4 0 " "Info: 3: + IC(1.437 ns) + CELL(1.454 ns) = 4.036 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'rbyte_ready'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { Equal3~13 rbyte_ready } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 50.17 % ) " "Info: Total cell delay = 2.025 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 49.83 % ) " "Info: Total interconnect delay = 2.011 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { flag[0] Equal3~13 rbyte_ready } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.fit.smsg " "Info: Generated suppressed messages file D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:24:14 2016 " "Info: Processing ended: Mon Nov 14 18:24:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:24:14 2016 " "Info: Processing started: Mon Nov 14 18:24:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:24:15 2016 " "Info: Processing ended: Mon Nov 14 18:24:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 18:24:16 2016 " "Info: Processing started: Mon Nov 14 18:24:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_com_rxtx -c sss_com_rxtx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk5 " "Info: Assuming node \"clk5\" is an undefined clock" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk5 register cnt\[4\] register num_bits\[3\] 193.27 MHz 5.174 ns Internal " "Info: Clock \"clk5\" has Internal fmax of 193.27 MHz between source register \"cnt\[4\]\" and destination register \"num_bits\[3\]\" (period= 5.174 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.731 ns + Longest register register " "Info: + Longest register to register delay is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[4\] 1 REG LC_X3_Y1_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N4; Fanout = 3; REG Node = 'cnt\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[4] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.462 ns) 1.251 ns Equal0~111 2 COMB LC_X4_Y1_N0 3 " "Info: 2: + IC(0.789 ns) + CELL(0.462 ns) = 1.251 ns; Loc. = LC_X4_Y1_N0; Fanout = 3; COMB Node = 'Equal0~111'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { cnt[4] Equal0~111 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.571 ns) 2.933 ns Equal0~112 3 COMB LC_X4_Y1_N2 3 " "Info: 3: + IC(1.111 ns) + CELL(0.571 ns) = 2.933 ns; Loc. = LC_X4_Y1_N2; Fanout = 3; COMB Node = 'Equal0~112'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { Equal0~111 Equal0~112 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.467 ns) 3.851 ns num_bits\[0\]~43 4 COMB LC_X4_Y1_N5 2 " "Info: 4: + IC(0.451 ns) + CELL(0.467 ns) = 3.851 ns; Loc. = LC_X4_Y1_N5; Fanout = 2; COMB Node = 'num_bits\[0\]~43'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { Equal0~112 num_bits[0]~43 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 3.928 ns num_bits\[1\]~47 5 COMB LC_X4_Y1_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 3.928 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; COMB Node = 'num_bits\[1\]~47'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { num_bits[0]~43 num_bits[1]~47 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.005 ns num_bits\[2\]~49 6 COMB LC_X4_Y1_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.005 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; COMB Node = 'num_bits\[2\]~49'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { num_bits[1]~47 num_bits[2]~49 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.726 ns) 4.731 ns num_bits\[3\] 7 REG LC_X4_Y1_N8 3 " "Info: 7: + IC(0.000 ns) + CELL(0.726 ns) = 4.731 ns; Loc. = LC_X4_Y1_N8; Fanout = 3; REG Node = 'num_bits\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { num_bits[2]~49 num_bits[3] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 50.31 % ) " "Info: Total cell delay = 2.380 ns ( 50.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.351 ns ( 49.69 % ) " "Info: Total interconnect delay = 2.351 ns ( 49.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { cnt[4] Equal0~111 Equal0~112 num_bits[0]~43 num_bits[1]~47 num_bits[2]~49 num_bits[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { cnt[4] {} Equal0~111 {} Equal0~112 {} num_bits[0]~43 {} num_bits[1]~47 {} num_bits[2]~49 {} num_bits[3] {} } { 0.000ns 0.789ns 1.111ns 0.451ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.462ns 0.571ns 0.467ns 0.077ns 0.077ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 destination 2.093 ns + Shortest register " "Info: + Shortest clock path from clock \"clk5\" to destination register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk5 1 CLK PIN_14 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns num_bits\[3\] 2 REG LC_X4_Y1_N8 3 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y1_N8; Fanout = 3; REG Node = 'num_bits\[3\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk5 num_bits[3] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 num_bits[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} num_bits[3] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 source 2.093 ns - Longest register " "Info: - Longest clock path from clock \"clk5\" to source register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk5 1 CLK PIN_14 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns cnt\[4\] 2 REG LC_X3_Y1_N4 3 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X3_Y1_N4; Fanout = 3; REG Node = 'cnt\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk5 cnt[4] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 cnt[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} cnt[4] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 num_bits[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} num_bits[3] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 cnt[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} cnt[4] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { cnt[4] Equal0~111 Equal0~112 num_bits[0]~43 num_bits[1]~47 num_bits[2]~49 num_bits[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { cnt[4] {} Equal0~111 {} Equal0~112 {} num_bits[0]~43 {} num_bits[1]~47 {} num_bits[2]~49 {} num_bits[3] {} } { 0.000ns 0.789ns 1.111ns 0.451ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.462ns 0.571ns 0.467ns 0.077ns 0.077ns 0.726ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 num_bits[3] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} num_bits[3] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 cnt[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} cnt[4] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "send_reg\[2\] send clk5 3.510 ns register " "Info: tsu for register \"send_reg\[2\]\" (data pin = \"send\", clock pin = \"clk5\") is 3.510 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.395 ns + Longest pin register " "Info: + Longest pin to register delay is 5.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns send 1 PIN PIN_5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 15; PIN Node = 'send'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { send } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.571 ns) 3.211 ns send_reg~237 2 COMB LC_X6_Y2_N5 9 " "Info: 2: + IC(1.932 ns) + CELL(0.571 ns) = 3.211 ns; Loc. = LC_X6_Y2_N5; Fanout = 9; COMB Node = 'send_reg~237'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { send send_reg~237 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(0.777 ns) 5.395 ns send_reg\[2\] 3 REG LC_X4_Y3_N5 1 " "Info: 3: + IC(1.407 ns) + CELL(0.777 ns) = 5.395 ns; Loc. = LC_X4_Y3_N5; Fanout = 1; REG Node = 'send_reg\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { send_reg~237 send_reg[2] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.056 ns ( 38.11 % ) " "Info: Total cell delay = 2.056 ns ( 38.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.339 ns ( 61.89 % ) " "Info: Total interconnect delay = 3.339 ns ( 61.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { send send_reg~237 send_reg[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { send {} send~combout {} send_reg~237 {} send_reg[2] {} } { 0.000ns 0.000ns 1.932ns 1.407ns } { 0.000ns 0.708ns 0.571ns 0.777ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 destination 2.093 ns - Shortest register " "Info: - Shortest clock path from clock \"clk5\" to destination register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk5 1 CLK PIN_14 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns send_reg\[2\] 2 REG LC_X4_Y3_N5 1 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y3_N5; Fanout = 1; REG Node = 'send_reg\[2\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk5 send_reg[2] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 send_reg[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} send_reg[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.395 ns" { send send_reg~237 send_reg[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.395 ns" { send {} send~combout {} send_reg~237 {} send_reg[2] {} } { 0.000ns 0.000ns 1.932ns 1.407ns } { 0.000ns 0.708ns 0.571ns 0.777ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 send_reg[2] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} send_reg[2] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk5 rbyte_ready flag\[0\] 6.359 ns register " "Info: tco from clock \"clk5\" to destination pin \"rbyte_ready\" through register \"flag\[0\]\" is 6.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 source 2.093 ns + Longest register " "Info: + Longest clock path from clock \"clk5\" to source register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk5 1 CLK PIN_14 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns flag\[0\] 2 REG LC_X4_Y1_N4 2 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; REG Node = 'flag\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk5 flag[0] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 flag[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} flag[0] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.031 ns + Longest register pin " "Info: + Longest register to pin delay is 4.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag\[0\] 1 REG LC_X4_Y1_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N4; Fanout = 2; REG Node = 'flag\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[0] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.125 ns) 0.925 ns Equal3~13 2 COMB LC_X5_Y1_N3 1 " "Info: 2: + IC(0.800 ns) + CELL(0.125 ns) = 0.925 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'Equal3~13'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { flag[0] Equal3~13 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.652 ns) + CELL(1.454 ns) 4.031 ns rbyte_ready 3 PIN PIN_4 0 " "Info: 3: + IC(1.652 ns) + CELL(1.454 ns) = 4.031 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'rbyte_ready'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { Equal3~13 rbyte_ready } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 39.17 % ) " "Info: Total cell delay = 1.579 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 60.83 % ) " "Info: Total interconnect delay = 2.452 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { flag[0] Equal3~13 rbyte_ready } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.031 ns" { flag[0] {} Equal3~13 {} rbyte_ready {} } { 0.000ns 0.800ns 1.652ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 flag[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} flag[0] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.031 ns" { flag[0] Equal3~13 rbyte_ready } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.031 ns" { flag[0] {} Equal3~13 {} rbyte_ready {} } { 0.000ns 0.800ns 1.652ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "send_reg\[4\] send clk5 -0.787 ns register " "Info: th for register \"send_reg\[4\]\" (data pin = \"send\", clock pin = \"clk5\") is -0.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5 destination 2.093 ns + Longest register " "Info: + Longest clock path from clock \"clk5\" to destination register is 2.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk5 1 CLK PIN_14 51 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 51; CLK Node = 'clk5'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk5 } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.574 ns) 2.093 ns send_reg\[4\] 2 REG LC_X4_Y3_N4 1 " "Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X4_Y3_N4; Fanout = 1; REG Node = 'send_reg\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { clk5 send_reg[4] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 62.16 % ) " "Info: Total cell delay = 1.301 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.792 ns ( 37.84 % ) " "Info: Total interconnect delay = 0.792 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 send_reg[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} send_reg[4] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.018 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns send 1 PIN PIN_5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 15; PIN Node = 'send'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { send } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.502 ns) 3.018 ns send_reg\[4\] 2 REG LC_X4_Y3_N4 1 " "Info: 2: + IC(1.808 ns) + CELL(0.502 ns) = 3.018 ns; Loc. = LC_X4_Y3_N4; Fanout = 1; REG Node = 'send_reg\[4\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { send send_reg[4] } "NODE_NAME" } } { "sss_com_rxtx.v" "" { Text "D:/SSSWorkHome/Altera/sssBlock/sss_com_rxtx/sss_com_rxtx.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 40.09 % ) " "Info: Total cell delay = 1.210 ns ( 40.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.808 ns ( 59.91 % ) " "Info: Total interconnect delay = 1.808 ns ( 59.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { send send_reg[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { send {} send~combout {} send_reg[4] {} } { 0.000ns 0.000ns 1.808ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk5 send_reg[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "2.093 ns" { clk5 {} clk5~combout {} send_reg[4] {} } { 0.000ns 0.000ns 0.792ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.018 ns" { send send_reg[4] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "3.018 ns" { send {} send~combout {} send_reg[4] {} } { 0.000ns 0.000ns 1.808ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 18:24:17 2016 " "Info: Processing ended: Mon Nov 14 18:24:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
