// Seed: 2667662993
module module_0 #(
    parameter id_4 = 32'd59
);
  wire id_1;
  `define pp_2 0
  wire id_3;
  wire _id_4;
  logic [7:0][(  1  ) : `pp_2  &  `pp_2] id_5;
  logic [7:0] id_6;
  assign id_6[id_4] = 1;
  assign id_5[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input logic [7:0] id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_9 = -1'h0;
  module_0 modCall_1 ();
  assign id_3 = id_7[-1];
endmodule
