

================================================================
== Vivado HLS Report for 'conv2d_C1'
================================================================
* Date:           Thu Mar 19 22:49:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution_baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.238|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  551407|  551407|  551407|  551407|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- OFM           |  551406|  551406|     91901|          -|          -|     6|    no    |
        | + ROW_CLR      |     840|     840|        30|          -|          -|    28|    no    |
        |  ++ COL_CLR    |      28|      28|         1|          -|          -|    28|    no    |
        | + ROW          |   89432|   89432|      3194|          -|          -|    28|    no    |
        |  ++ COL        |    3192|    3192|       114|          -|          -|    28|    no    |
        |   +++ K_ROW    |     105|     105|        35|          -|          -|     3|    no    |
        |    ++++ K_COL  |      33|      33|        11|          -|          -|     3|    no    |
        | + ROW_CPY      |    1624|    1624|        58|          -|          -|    28|    no    |
        |  ++ COL_CPY    |      56|      56|         2|          -|          -|    28|    no    |
        +----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    560|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        3|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|    317|    -|
|Register         |        -|      -|     466|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      5|     846|   1591|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3cud_U1  |lenet_fadd_32ns_3cud  |        0|      2|  205|  390|    0|
    |lenet_fmul_32ns_3dEe_U2  |lenet_fmul_32ns_3dEe  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |C1_biases_U     |conv2d_C1_C1_biases   |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_U  |conv2d_C1_C1_weigbkb  |        1|   0|   0|    0|    54|   32|     1|         1728|
    |acc_buf_U       |conv2d_C1_acc_buf     |        2|   0|   0|    0|   784|   32|     1|        25088|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                      |        3|  32|   3|    0|   844|   96|     3|        27008|
    +----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln22_fu_437_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln27_fu_457_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln28_fu_503_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln31_fu_519_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln32_fu_631_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln33_1_fu_535_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln33_fu_525_p2     |     +    |      0|  0|  12|           2|           3|
    |add_ln34_1_fu_647_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln34_fu_637_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln38_fu_656_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln40_6_fu_670_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln40_fu_558_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln44_fu_611_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln52_1_fu_812_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln52_2_fu_817_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln52_fu_727_p2     |     +    |      0|  0|  14|          10|          10|
    |c_3_fu_798_p2          |     +    |      0|  0|  15|           5|           1|
    |c_fu_427_p2            |     +    |      0|  0|  15|           5|           1|
    |ofm_fu_316_p2          |     +    |      0|  0|  12|           3|           1|
    |r_3_fu_717_p2          |     +    |      0|  0|  15|           5|           1|
    |r_fu_385_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln22_fu_415_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln38_fu_595_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln40_1_fu_569_p2   |     -    |      0|  0|  15|           7|           7|
    |sub_ln40_fu_347_p2     |     -    |      0|  0|  15|           6|           6|
    |sub_ln44_fu_487_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln52_1_fu_756_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln52_2_fu_786_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln52_fu_369_p2     |     -    |      0|  0|  15|           9|           9|
    |icmp_ln18_fu_310_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln20_fu_379_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln21_fu_421_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln27_fu_451_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln28_fu_497_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln31_fu_513_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln32_fu_625_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln35_1_fu_687_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln35_fu_548_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln50_fu_711_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln51_fu_792_p2    |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_692_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln35_2_fu_698_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_601_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln35_fu_703_p3  |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 560|         270|         234|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |acc_0_0_reg_232   |    9|          2|   32|         64|
    |acc_1_0_reg_255   |    9|          2|   32|         64|
    |acc_buf_address0  |   27|          5|   10|         50|
    |acc_buf_d0        |   15|          3|   32|         96|
    |ap_NS_fsm         |  137|         30|    1|         30|
    |ap_done           |    9|          2|    1|          2|
    |c2_0_0_reg_220    |    9|          2|    5|         10|
    |c4_0_reg_289      |    9|          2|    5|         10|
    |c_0_reg_198       |    9|          2|    5|         10|
    |grp_fu_300_p0     |   15|          3|   32|         96|
    |grp_fu_300_p1     |   15|          3|   32|         96|
    |kc_0_0_reg_267    |    9|          2|    2|          4|
    |kr_0_0_reg_244    |    9|          2|    2|          4|
    |ofm_0_reg_175     |    9|          2|    3|          6|
    |r1_0_0_reg_209    |    9|          2|    5|         10|
    |r3_0_reg_278      |    9|          2|    5|         10|
    |r_0_reg_187       |    9|          2|    5|         10|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  317|         68|  209|        572|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |C1_biases_load_reg_854     |  32|   0|   32|          0|
    |C1_weights_0_load_reg_968  |  32|   0|   32|          0|
    |acc_0_0_reg_232            |  32|   0|   32|          0|
    |acc_1_0_reg_255            |  32|   0|   32|          0|
    |acc_buf_addr_4_reg_934     |  10|   0|   10|          0|
    |acc_buf_load_2_reg_983     |  32|   0|   32|          0|
    |add_ln27_reg_888           |   5|   0|    5|          0|
    |add_ln28_reg_906           |   5|   0|    5|          0|
    |add_ln31_reg_914           |   2|   0|    2|          0|
    |add_ln32_reg_942           |   2|   0|    2|          0|
    |add_ln34_1_reg_947         |   6|   0|    6|          0|
    |add_ln52_1_reg_1019        |  14|   0|   14|          0|
    |ap_CS_fsm                  |  29|   0|   29|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |c2_0_0_reg_220             |   5|   0|    5|          0|
    |c4_0_reg_289               |   5|   0|    5|          0|
    |c_0_reg_198                |   5|   0|    5|          0|
    |c_3_reg_1014               |   5|   0|    5|          0|
    |kc_0_0_reg_267             |   2|   0|    2|          0|
    |kr_0_0_reg_244             |   2|   0|    2|          0|
    |ofm_0_reg_175              |   3|   0|    3|          0|
    |ofm_reg_834                |   3|   0|    3|          0|
    |or_ln35_reg_929            |   1|   0|    1|          0|
    |r1_0_0_reg_209             |   5|   0|    5|          0|
    |r3_0_reg_278               |   5|   0|    5|          0|
    |r_0_reg_187                |   5|   0|    5|          0|
    |r_3_reg_996                |   5|   0|    5|          0|
    |r_reg_862                  |   5|   0|    5|          0|
    |select_ln35_reg_963        |  32|   0|   32|          0|
    |sext_ln40_reg_844          |   7|   0|    7|          0|
    |sext_ln52_reg_849          |   8|   0|   10|          2|
    |sub_ln22_reg_867           |   9|   0|   11|          2|
    |sub_ln38_reg_924           |   9|   0|   11|          2|
    |sub_ln40_1_reg_919         |   7|   0|    7|          0|
    |sub_ln44_reg_893           |   9|   0|   11|          2|
    |sub_ln52_1_reg_1001        |  12|   0|   14|          2|
    |sub_ln52_2_reg_1006        |   9|   0|   11|          2|
    |tmp1_reg_988               |  32|   0|   32|          0|
    |tmp_s_reg_973              |  32|   0|   32|          0|
    |zext_ln27_reg_880          |   5|   0|    6|          1|
    |zext_ln28_reg_898          |   5|   0|    6|          1|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 466|   0|  480|         14|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|in_r_address0   | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   13|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

