# 👋 Hi, I'm Srilakshmi Jyothula
🎓 Final Year B.Tech Student | Aditya University, Surampalem  
🔬 Passionate about VLSI | Design Verification | Digital Electronics  
🚀 Trained in Verilog HDL, SystemVerilog, Protocols, STA  
🏆 Project Top1 in VLSI Domain – at project space 6.o atTechnical Hub and secured Top 6 out of 123 teams

## 🔧 Skills
- 🛠 Languages: C, Verilog, SystemVerilog, Assembly (8086, 8051)
- 📘 Tools: ModelSim, Vivado, Proteus, MASM, GTKWave
- 🧪 Verification: Testbenches, Assertions, Coverage
- 💡 Soft Skills: Teamwork, Planning, Time Management

## 📁 Projects
- 🔹 Low Power DSP using Approximate Circuits –[view ](http://sites.google.com/view/synthesissquad/home)
- 🔹 Smart Blind Stick with Ultrasonic Sensor 
- 🔹 Arduino-Based Radar Detection 

## 🏅 Certifications
- Cadence Certifications (Digital IC, Verilog, SystemVerilog, STA)
- Digital Hardware with FPGA | Arduino | eSIM

## 📫 Let's Connect
📩 jyothulasrilakshmi@email.com  
📎 [LinkedIn](www.linkedin.com/in/srilakshmi-jyothula-947b72268) | [Resume](https://adityagroup-my.sharepoint.com/:b:/g/personal/22a91a0420_aec_edu_in/EQABKt_eZ4VMgJtT3uT9soQB4CYds5oAoXxvoTNX1w4kgA?e=sVW0jz)






