/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_g.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GATE_CTRL_PERIODr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x117000,
        0,
        0,
        1,
        soc_GATE_CTRL_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GATE_CTRL_PERIOD_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x117300,
        0,
        0,
        1,
        soc_GATE_CTRL_PERIODr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_GBLBKPSTATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x217b200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GBLBKPSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GBLBKPSTATUS_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208d000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GBLBKPSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GBLBKPSTATUS_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20fc600,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GBLBKPSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GBLBKPSTATUS_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20fc900,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GBLBKPSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_GBLLIMITRESETLIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x217b100,
        0,
        0,
        1,
        soc_GBLLIMITRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GBLLIMITRESETLIMIT_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208c800,
        0,
        0,
        1,
        soc_GBLLIMITRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GBLLIMITRESETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20fbe00,
        0,
        0,
        1,
        soc_GBLLIMITRESETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GBLLIMITRESETLIMIT_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20fc100,
        0,
        0,
        1,
        soc_GBLLIMITRESETLIMIT_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_GBLLIMITSETLIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x217b000,
        0,
        0,
        1,
        soc_GBLLIMITSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GBLLIMITSETLIMIT_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208c000,
        0,
        0,
        1,
        soc_GBLLIMITSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GBLLIMITSETLIMIT_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20fb600,
        0,
        0,
        1,
        soc_GBLLIMITSETLIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GBLLIMITSETLIMIT_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20fb900,
        0,
        0,
        1,
        soc_GBLLIMITSETLIMIT_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GCPOLr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80b38,
        0,
        0,
        8,
        soc_GCPOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GCTRLr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80004,
        0,
        0,
        9,
        soc_GCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80036,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022f00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80033,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE0_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE0_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE0_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE0_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020900,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE0_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003b,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80026,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE10_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80026,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE10_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8000e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80027,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE11_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80027,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE11_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8000f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80037,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023000,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80034,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE1_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        0,
        0,
        3,
        soc_GE1_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80011,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80011,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80005,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE1_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE1_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE1_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE1_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020a00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE1_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003c,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80038,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023100,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80035,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE2_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        0,
        0,
        3,
        soc_GE2_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80012,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80012,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001e,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80006,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE2_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE2_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE2_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE2_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020b00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE2_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003d,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80039,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023200,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80036,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE3_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        0,
        0,
        3,
        soc_GE3_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80013,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80013,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8001f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80007,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE3_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE3_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE3_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE3_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020c00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE3_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003e,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003a,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023300,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80037,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE4_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        0,
        0,
        3,
        soc_GE4_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80020,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80020,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80008,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE4_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE4_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE4_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE4_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020d00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE4_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003f,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003b,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023400,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80038,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE5_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        3,
        soc_GE5_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80015,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80015,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80021,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80021,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80009,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE5_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE5_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE5_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE5_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020e00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE5_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80040,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003c,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023500,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80039,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE6_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        3,
        soc_GE6_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80016,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80016,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80022,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80022,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8000a,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE6_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE6_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE6_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE6_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020f00,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE6_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80041,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003d,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000014e1, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023600,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE0_EEE_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM56440_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8003a,
        0,
        0,
        4,
        soc_GE0_EEE_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE7_EEE_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        3,
        soc_GE7_EEE_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000002f9, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80017,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80017,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80023,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80023,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBODE_CELL_REQ_CNT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8000b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLW_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLW_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLW_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLW_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLW_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GE7_GBOD_OVRFLW_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE7_GBOD_OVRFLW_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GE7_MIN_FRAG_SIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000387, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GE7_MIN_FRAG_SIZE_BCM53570_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2021000,
        0,
        0,
        2,
        soc_GE0_MIN_FRAG_SIZE_BCM53570_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000408, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GE7_S3MII_SPEED_DEBUGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80042,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_GE0_S3MII_SPEED_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80018,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80018,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE8_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80024,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE8_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8000c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80019,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80019,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80025,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GE9_GBODE_CELL_REQ_CNT_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80025,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE9_GBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8000d,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_GENEVE_CONTROLr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2002a00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_GENEVE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000017c1, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_GENEVE_DEFAULT_NETWORK_SVPr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2003600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_L2GRE_DEFAULT_NETWORK_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE_EGR_PKT_DROP_CTLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x301,
        0,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_EGR_PKT_DROP_CTL_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x301,
        0,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNTr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa05,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x905,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNTr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa06,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x906,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLWr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa04,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GE_GBOD_OVRFLW_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x904,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GE_PORT_CONFIGr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        0,
        0,
        5,
        soc_GE_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GE_PORT_CONFIG_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x300,
        0,
        0,
        5,
        soc_GE_PORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GINTEr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80010,
        0,
        0,
        8,
        soc_GINTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GINTSr */
        soc_block_list[81],
        soc_genreg,
        1,
        0,
        0x80012,
        0,
        0,
        8,
        soc_GINTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_GLB_PKTBUF_CTLr */
        soc_block_list[201],
        soc_genreg,
        1,
        0,
        0x2000e00,
        0,
        0,
        4,
        soc_GLB_PKTBUF_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_GLB_PKTBUF_STSr */
        soc_block_list[201],
        soc_genreg,
        1,
        0,
        0x2000f00,
        SOC_REG_FLAG_RO,
        0,
        11,
        soc_GLB_PKTBUF_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_EMIRROR_DROP_COUNT_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe010000,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_GLOBAL_EMIRROR_DROP_COUNT_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_EMIRROR_DROP_COUNT_64_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xe010000,
        SOC_REG_FLAG_64_BITS,
        0,
        2,
        soc_GLOBAL_EMIRROR_DROP_COUNT_64_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x3fffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080042,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa007b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208007b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208007b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa007b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208007b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa007b00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x208007b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080042,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GLOBAL_HDRM_COUNT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080001,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa000600,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080002,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080002,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa000600,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56624_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080002,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa000600,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080002,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080001,
        0,
        0,
        1,
        soc_GLOBAL_HDRM_LIMIT_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080031,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000f00,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002000,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000f00,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003200,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000e00,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080632,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080032,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001000,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002100,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001000,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003300,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa000f00,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080633,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6001000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080033,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001100,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002200,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001100,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003400,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001000,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080634,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6001100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPERr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080034,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001200,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56370_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002300,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001200,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003500,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080035,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa001100,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080635,
        0,
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0xa003500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56870_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x56002300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2e000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x52000700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56980_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x6001200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_GLOBAL_MPLS_RANGE_1_LOWER_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_SHARED_FILL_STATE_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000a,
        0,
        0,
        1,
        soc_GLOBAL_SHARED_FILL_STATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_SHARED_FILL_STATE_CONFIG_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x308000b,
        0,
        0,
        1,
        soc_GLOBAL_SHARED_FILL_STATE_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_SP_WRED_AVG_QSIZEr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x1708000c,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_SP_WRED_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GLOBAL_SP_WRED_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        4,
        0,
        0x17080008,
        SOC_REG_FLAG_ARRAY,
        0,
        7,
        soc_GLOBAL_SP_WRED_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080008,
        0,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080008,
        0,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1208000c,
        0,
        0,
        1,
        soc_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDAVGQSIZE_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000e,
        0,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080007,
        0,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080007,
        0,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_CELL_BCM88732_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1208000b,
        0,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_ECCPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080420,
        0,
        0,
        1,
        soc_BUCKET_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDCONFIG_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000d,
        0,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080003,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080003,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080003,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_END_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080004,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080006,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080006,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080006,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000c,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000c,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080009,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080009,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PRI0_END_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1208000a,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_PRI0_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_PRI0_START_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080009,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_PRI0_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080005,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080005,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080005,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_END_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080008,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_RED_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000b,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000b,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_RED_START_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080007,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_RED_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_START_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080003,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080004,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080004,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080004,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_END_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080006,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_YELLOW_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000a,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000a,
        0,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_START_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080005,
        0,
        0,
        1,
        soc_GLOBAL_WREDPARAM_YELLOW_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFEREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080005,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000500,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000800,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000500,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000800,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080002,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000200,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERI_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000200,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERI_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080004,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000400,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000700,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000400,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000700,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080001,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000100,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000100,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080007,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080008,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000b00,
        0,
        0,
        1,
        soc_GLOBAL_WRED_AVG_QSIZE_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFEREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080003,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000300,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000600,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000300,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000600,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080000,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000000,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000000,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080006,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000900,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRY_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000900,
        0,
        0,
        5,
        soc_GLOBAL_WRED_CONFIG_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000c,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000f00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001100,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000f00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001100,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000a,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000d00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERI_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000700,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000d00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001300,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001300,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_QENTRY_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000900,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000b,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000e00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001000,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000e00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL1_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001000,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080009,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERI_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000c00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERI_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000600,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERI_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000c00,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_QENTRYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001200,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_QENTRY_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001200,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_QENTRY_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000800,
        0,
        0,
        3,
        soc_GLOBAL_WRED_DROP_THD_TCP_BUFFERE_POOL0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_THD_0_ECCPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080421,
        0,
        0,
        1,
        soc_BUCKET_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GLOBAL_WRED_THD_1_ECCPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080422,
        0,
        0,
        1,
        soc_BUCKET_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_BISTSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802200c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_BISTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_BISTSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804200c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_BISTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_CKSUM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422e0,
        0,
        0,
        5,
        soc_GMAC0_CKSUM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_CLOCKCONTROLSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221e0,
        0,
        0,
        12,
        soc_GMAC0_CLOCKCONTROLSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x010f013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_CLOCKCONTROLSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421e0,
        0,
        0,
        12,
        soc_GMAC0_CLOCKCONTROLSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x010f013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_DEVCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022000,
        0,
        0,
        12,
        soc_GMAC0_DEVCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00300003, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_DEVCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042000,
        0,
        0,
        12,
        soc_GMAC0_DEVCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00300003, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_DEVSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022004,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_DEVSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00131100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff1f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_DEVSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042004,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_DEVSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00131100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff1f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_EEECONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421ec,
        0,
        0,
        3,
        soc_GMAC0_EEECONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000003e8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_EEERXDURATIONCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421fc,
        0,
        0,
        1,
        soc_GMAC0_EEERXDURATIONCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_EEERXEVENTCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421f8,
        0,
        0,
        1,
        soc_GMAC0_EEERXEVENTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_EEETXDURATIONCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421f4,
        0,
        0,
        1,
        soc_GMAC0_EEETXDURATIONCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_EEETXEVENTCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421f0,
        0,
        0,
        1,
        soc_GMAC0_EEETXEVENTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022120,
        0,
        0,
        2,
        soc_GMAC0_FIFOACCESSADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042120,
        0,
        0,
        2,
        soc_GMAC0_FIFOACCESSADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSBYTEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022124,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSBYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSBYTE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042124,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSBYTE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSDATAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022128,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_FIFOACCESSDATA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042128,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSDATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_FLOWCNTL_THr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022104,
        0,
        0,
        2,
        soc_GMAC0_FLOWCNTL_THr_fields,
        SOC_RESET_VAL_DEC(0x04cc0599, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_FLOWCNTL_TH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042104,
        0,
        0,
        2,
        soc_GMAC0_FLOWCNTL_TH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x04cc0599, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_GMACIDLE_CNT_THr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802210c,
        0,
        0,
        2,
        soc_GMAC0_GMACIDLE_CNT_THr_fields,
        SOC_RESET_VAL_DEC(0x00000404, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_GMACIDLE_CNT_TH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804210c,
        0,
        0,
        2,
        soc_GMAC0_GMACIDLE_CNT_TH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000404, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_GPIOOUTPUTENr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022198,
        0,
        0,
        1,
        soc_GMAC0_GPIOOUTPUTENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_GPIOOUTPUTEN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042198,
        0,
        0,
        1,
        soc_GMAC0_GPIOOUTPUTEN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_GPIOSELECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022194,
        0,
        0,
        1,
        soc_GMAC0_GPIOSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_GPIOSELECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042194,
        0,
        0,
        1,
        soc_GMAC0_GPIOSELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_GPTIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022028,
        0,
        0,
        1,
        soc_GMAC0_GPTIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_GPTIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042028,
        0,
        0,
        1,
        soc_GMAC0_GPTIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_INTMASKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022024,
        0,
        0,
        24,
        soc_GMAC0_INTMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_INTMASK_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042024,
        0,
        0,
        24,
        soc_GMAC0_INTMASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_INTRCVLAZYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022100,
        0,
        0,
        2,
        soc_GMAC0_INTRCVLAZYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_INTRCVLAZY_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042100,
        0,
        0,
        2,
        soc_GMAC0_INTRCVLAZY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_INTSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022020,
        0,
        0,
        24,
        soc_GMAC0_INTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_INTSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042020,
        0,
        0,
        24,
        soc_GMAC0_INTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_MEMORYECCSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221a4,
        0,
        0,
        2,
        soc_GMAC0_MEMORYECCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_MEMORYECCSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421a4,
        0,
        0,
        2,
        soc_GMAC0_MEMORYECCSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_PHYACCESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022180,
        0,
        0,
        5,
        soc_GMAC0_PHYACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_PHYACCESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042180,
        0,
        0,
        5,
        soc_GMAC0_PHYACCESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_PHYCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022188,
        0,
        0,
        3,
        soc_GMAC0_PHYCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_PHYCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042188,
        0,
        0,
        3,
        soc_GMAC0_PHYCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_POWERCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221e8,
        0,
        0,
        1,
        soc_GMAC0_POWERCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_POWERCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421e8,
        0,
        0,
        1,
        soc_GMAC0_POWERCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RCVADDR_HIGHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802222c,
        0,
        0,
        1,
        soc_GMAC0_RCVADDR_HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RCVADDR_HIGH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804222c,
        0,
        0,
        1,
        soc_GMAC0_RCVADDR_HIGH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RCVADDR_LOWr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022228,
        0,
        0,
        2,
        soc_GMAC0_RCVADDR_LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RCVADDR_LOW_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042228,
        0,
        0,
        2,
        soc_GMAC0_RCVADDR_LOW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RCVCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022220,
        0,
        0,
        11,
        soc_GMAC0_RCVCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00040008, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3eff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RCVCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042220,
        0,
        0,
        11,
        soc_GMAC0_RCVCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040008, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3eff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RCVPTRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022224,
        0,
        0,
        1,
        soc_GMAC0_RCVPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RCVPTR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042224,
        0,
        0,
        1,
        soc_GMAC0_RCVPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RCVSTATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RCVSTATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022234,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RCVSTATUS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RCVSTATUS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042234,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RXPRSR_L3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422e8,
        0,
        0,
        2,
        soc_GMAC0_RXPRSR_L3r_fields,
        SOC_RESET_VAL_DEC(0x86dd0800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RXPRSR_MAXLENr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422ec,
        0,
        0,
        1,
        soc_GMAC0_RXPRSR_MAXLENr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RXPRSR_VLANr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180422e4,
        0,
        0,
        2,
        soc_GMAC0_RXPRSR_VLANr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RXQCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022190,
        0,
        0,
        3,
        soc_GMAC0_RXQCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x06000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RXQCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042190,
        0,
        0,
        3,
        soc_GMAC0_RXQCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RXSACHANGESr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022424,
        0,
        0,
        1,
        soc_GMAC0_RXSACHANGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RXSACHANGES_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042424,
        0,
        0,
        1,
        soc_GMAC0_RXSACHANGES_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RXUNICASTPKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022428,
        0,
        0,
        1,
        soc_GMAC0_RXUNICASTPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RXUNICASTPKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042428,
        0,
        0,
        1,
        soc_GMAC0_RXUNICASTPKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223d0,
        0,
        0,
        1,
        soc_GMAC0_RX_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_1024_1522r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223e4,
        0,
        0,
        1,
        soc_GMAC0_RX_1024_1522r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_1024_1522_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423e4,
        0,
        0,
        1,
        soc_GMAC0_RX_1024_1522_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_128_255r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223d8,
        0,
        0,
        1,
        soc_GMAC0_RX_128_255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_128_255_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423d8,
        0,
        0,
        1,
        soc_GMAC0_RX_128_255_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_1523_2047r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223e8,
        0,
        0,
        1,
        soc_GMAC0_RX_1523_2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_1523_2047_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423e8,
        0,
        0,
        1,
        soc_GMAC0_RX_1523_2047_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_2048_4095r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223ec,
        0,
        0,
        1,
        soc_GMAC0_RX_2048_4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_2048_4095_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423ec,
        0,
        0,
        1,
        soc_GMAC0_RX_2048_4095_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_256_511r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223dc,
        0,
        0,
        1,
        soc_GMAC0_RX_256_511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_256_511_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423dc,
        0,
        0,
        1,
        soc_GMAC0_RX_256_511_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_4096_8191r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223f0,
        0,
        0,
        1,
        soc_GMAC0_RX_4096_8191r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_4096_8191_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423f0,
        0,
        0,
        1,
        soc_GMAC0_RX_4096_8191_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_512_1023r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223e0,
        0,
        0,
        1,
        soc_GMAC0_RX_512_1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_512_1023_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423e0,
        0,
        0,
        1,
        soc_GMAC0_RX_512_1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_64_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423d0,
        0,
        0,
        1,
        soc_GMAC0_RX_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_65_127r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223d4,
        0,
        0,
        1,
        soc_GMAC0_RX_65_127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_65_127_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423d4,
        0,
        0,
        1,
        soc_GMAC0_RX_65_127_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_8192_MAXr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223f4,
        0,
        0,
        1,
        soc_GMAC0_RX_8192_MAXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_8192_MAX_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423f4,
        0,
        0,
        1,
        soc_GMAC0_RX_8192_MAX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_ALIGNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022414,
        0,
        0,
        1,
        soc_GMAC0_RX_ALIGNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_ALIGN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042414,
        0,
        0,
        1,
        soc_GMAC0_RX_ALIGN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_ALL_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223c0,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_ALL_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423c0,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_ALL_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223bc,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_ALL_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423bc,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_ALL_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223c4,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_ALL_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423c4,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_BRDCASTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223c8,
        0,
        0,
        1,
        soc_GMAC0_RX_BRDCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_BRDCAST_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423c8,
        0,
        0,
        1,
        soc_GMAC0_RX_BRDCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_CNTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022420,
        0,
        0,
        1,
        soc_GMAC0_RX_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_CNTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042420,
        0,
        0,
        1,
        soc_GMAC0_RX_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_CRCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022410,
        0,
        0,
        1,
        soc_GMAC0_RX_CRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_CRC_ALIGNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022408,
        0,
        0,
        1,
        soc_GMAC0_RX_CRC_ALIGNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_CRC_ALIGN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042408,
        0,
        0,
        1,
        soc_GMAC0_RX_CRC_ALIGN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_CRC_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042410,
        0,
        0,
        1,
        soc_GMAC0_RX_CRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_DROPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022404,
        0,
        0,
        1,
        soc_GMAC0_RX_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_DROP_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042404,
        0,
        0,
        1,
        soc_GMAC0_RX_DROP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_FRAGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022400,
        0,
        0,
        1,
        soc_GMAC0_RX_FRAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_FRAG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042400,
        0,
        0,
        1,
        soc_GMAC0_RX_FRAG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_GD_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223b4,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_GD_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423b4,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_GD_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223b0,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_GD_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423b0,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_GD_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223b8,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_GD_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423b8,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_JABr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223f8,
        0,
        0,
        1,
        soc_GMAC0_RX_JABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_JAB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423f8,
        0,
        0,
        1,
        soc_GMAC0_RX_JAB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_MULTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223cc,
        0,
        0,
        1,
        soc_GMAC0_RX_MULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_MULT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423cc,
        0,
        0,
        1,
        soc_GMAC0_RX_MULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_OVRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223fc,
        0,
        0,
        1,
        soc_GMAC0_RX_OVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_OVR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423fc,
        0,
        0,
        1,
        soc_GMAC0_RX_OVR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_PAUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802241c,
        0,
        0,
        1,
        soc_GMAC0_RX_PAUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_PAUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804241c,
        0,
        0,
        1,
        soc_GMAC0_RX_PAUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_SYMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022418,
        0,
        0,
        1,
        soc_GMAC0_RX_SYMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_SYM_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042418,
        0,
        0,
        1,
        soc_GMAC0_RX_SYM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_RX_UNDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802240c,
        0,
        0,
        1,
        soc_GMAC0_RX_UNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_RX_UND_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804240c,
        0,
        0,
        1,
        soc_GMAC0_RX_UND_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_SERDESCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221a8,
        0,
        0,
        19,
        soc_GMAC0_SERDESCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_SERDESCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421a8,
        0,
        0,
        18,
        soc_GMAC0_SERDESCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_SERDESSTATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221ac,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_GMAC0_SERDESSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_SERDESSTATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221b0,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GMAC0_SERDESSTATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_SERDESSTATUS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421ac,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_GMAC0_SERDESSTATUS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_SERDESSTATUS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421b0,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GMAC0_SERDESSTATUS1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXARB_WRR_THr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022108,
        0,
        0,
        4,
        soc_GMAC0_TXARB_WRR_THr_fields,
        SOC_RESET_VAL_DEC(0x0a0a0a0a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXARB_WRR_TH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042108,
        0,
        0,
        4,
        soc_GMAC0_TXARB_WRR_TH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0a0a0a0a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802218c,
        0,
        0,
        1,
        soc_GMAC0_TXQCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000271, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804218c,
        0,
        0,
        1,
        soc_GMAC0_TXQCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000271, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022384,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042384,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022380,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042380,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802237c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ0PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804237c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022390,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042390,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802238c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804238c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022388,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ1PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042388,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802239c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804239c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022398,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042398,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022394,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ2PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042394,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223a8,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423a8,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223a4,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423a4,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180223a0,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQOSQ3PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180423a0,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXQRXQMEMORYCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180221a0,
        0,
        0,
        6,
        soc_GMAC0_TXQRXQMEMORYCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXQRXQMEMORYCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180421a0,
        0,
        0,
        6,
        soc_GMAC0_TXQRXQMEMORYCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TXUNICASTPKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022378,
        0,
        0,
        1,
        soc_GMAC0_TXUNICASTPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TXUNICASTPKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042378,
        0,
        0,
        1,
        soc_GMAC0_TXUNICASTPKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022320,
        0,
        0,
        1,
        soc_GMAC0_TX_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_1024_1522r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022334,
        0,
        0,
        1,
        soc_GMAC0_TX_1024_1522r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_1024_1522_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042334,
        0,
        0,
        1,
        soc_GMAC0_TX_1024_1522_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_128_255r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022328,
        0,
        0,
        1,
        soc_GMAC0_TX_128_255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_128_255_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042328,
        0,
        0,
        1,
        soc_GMAC0_TX_128_255_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_1523_2047r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022338,
        0,
        0,
        1,
        soc_GMAC0_TX_1523_2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_1523_2047_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042338,
        0,
        0,
        1,
        soc_GMAC0_TX_1523_2047_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_1_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802235c,
        0,
        0,
        1,
        soc_GMAC0_TX_1_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_1_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804235c,
        0,
        0,
        1,
        soc_GMAC0_TX_1_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_2048_4095r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802233c,
        0,
        0,
        1,
        soc_GMAC0_TX_2048_4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_2048_4095_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804233c,
        0,
        0,
        1,
        soc_GMAC0_TX_2048_4095_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_256_511r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802232c,
        0,
        0,
        1,
        soc_GMAC0_TX_256_511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_256_511_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804232c,
        0,
        0,
        1,
        soc_GMAC0_TX_256_511_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_4096_8191r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022340,
        0,
        0,
        1,
        soc_GMAC0_TX_4096_8191r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_4096_8191_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042340,
        0,
        0,
        1,
        soc_GMAC0_TX_4096_8191_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_512_1023r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022330,
        0,
        0,
        1,
        soc_GMAC0_TX_512_1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_512_1023_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042330,
        0,
        0,
        1,
        soc_GMAC0_TX_512_1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_64_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042320,
        0,
        0,
        1,
        soc_GMAC0_TX_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_65_127r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022324,
        0,
        0,
        1,
        soc_GMAC0_TX_65_127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_65_127_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042324,
        0,
        0,
        1,
        soc_GMAC0_TX_65_127_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_8192_MAXr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022344,
        0,
        0,
        1,
        soc_GMAC0_TX_8192_MAXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_8192_MAX_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042344,
        0,
        0,
        1,
        soc_GMAC0_TX_8192_MAX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_ALL_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022310,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_ALL_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042310,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_ALL_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802230c,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_ALL_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804230c,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_ALL_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022314,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_ALL_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042314,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_BRDCASTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022318,
        0,
        0,
        1,
        soc_GMAC0_TX_BRDCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_BRDCAST_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042318,
        0,
        0,
        1,
        soc_GMAC0_TX_BRDCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022358,
        0,
        0,
        1,
        soc_GMAC0_TX_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042358,
        0,
        0,
        1,
        soc_GMAC0_TX_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_CRSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022370,
        0,
        0,
        1,
        soc_GMAC0_TX_CRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_CRS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042370,
        0,
        0,
        1,
        soc_GMAC0_TX_CRS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_DEFr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802236c,
        0,
        0,
        1,
        soc_GMAC0_TX_DEFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_DEF_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804236c,
        0,
        0,
        1,
        soc_GMAC0_TX_DEF_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_EX_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022364,
        0,
        0,
        1,
        soc_GMAC0_TX_EX_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_EX_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042364,
        0,
        0,
        1,
        soc_GMAC0_TX_EX_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_FRAGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022350,
        0,
        0,
        1,
        soc_GMAC0_TX_FRAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_FRAG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042350,
        0,
        0,
        1,
        soc_GMAC0_TX_FRAG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_GD_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022304,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_GD_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042304,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_GD_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022300,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_GD_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042300,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_GD_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022308,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_GD_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042308,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_JABr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022348,
        0,
        0,
        1,
        soc_GMAC0_TX_JABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_JAB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042348,
        0,
        0,
        1,
        soc_GMAC0_TX_JAB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_LATEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022368,
        0,
        0,
        1,
        soc_GMAC0_TX_LATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_LATE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042368,
        0,
        0,
        1,
        soc_GMAC0_TX_LATE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_MULTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802231c,
        0,
        0,
        1,
        soc_GMAC0_TX_MULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_MULT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804231c,
        0,
        0,
        1,
        soc_GMAC0_TX_MULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_M_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022360,
        0,
        0,
        1,
        soc_GMAC0_TX_M_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_M_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042360,
        0,
        0,
        1,
        soc_GMAC0_TX_M_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_OVERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802234c,
        0,
        0,
        1,
        soc_GMAC0_TX_OVERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_OVER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804234c,
        0,
        0,
        1,
        soc_GMAC0_TX_OVER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_PAUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022374,
        0,
        0,
        1,
        soc_GMAC0_TX_PAUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_PAUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042374,
        0,
        0,
        1,
        soc_GMAC0_TX_PAUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_TX_UNDERRUNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022354,
        0,
        0,
        1,
        soc_GMAC0_TX_UNDERRUNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_TX_UNDERRUN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042354,
        0,
        0,
        1,
        soc_GMAC0_TX_UNDERRUN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_HIGH_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802220c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_HIGH_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802224c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_HIGH_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802228c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_HIGH_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180222cc,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_XMTADDR_HIGH_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804220c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_LOW_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022208,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_LOW_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022248,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_LOW_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022288,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTADDR_LOW_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180222c8,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_XMTADDR_LOW_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042208,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTCONTROL_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022200,
        0,
        0,
        11,
        soc_GMAC0_XMTCONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTCONTROL_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022240,
        0,
        0,
        10,
        soc_GMAC0_XMTCONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTCONTROL_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022280,
        0,
        0,
        10,
        soc_GMAC0_XMTCONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTCONTROL_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180222c0,
        0,
        0,
        10,
        soc_GMAC0_XMTCONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_XMTCONTROL_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042200,
        0,
        0,
        11,
        soc_GMAC0_XMTCONTROL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTPTR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022204,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTPTR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022244,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTPTR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022284,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTPTR_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180222c4,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_XMTPTR_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042204,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS0_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS0_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022250,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS0_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022290,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS0_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180222d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS0_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS1_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022214,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS1_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022254,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS1_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18022294,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS1_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180222d4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC0_XMTSTATUS1_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18042214,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_BISTSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802300c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_BISTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_BISTSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a00c,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_BISTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_CKSUM_CONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a2e0,
        0,
        0,
        5,
        soc_GMAC0_CKSUM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_CLOCKCONTROLSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231e0,
        0,
        0,
        12,
        soc_GMAC0_CLOCKCONTROLSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x010f013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_CLOCKCONTROLSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1e0,
        0,
        0,
        12,
        soc_GMAC0_CLOCKCONTROLSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x010f013f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_DEVCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023000,
        0,
        0,
        12,
        soc_GMAC0_DEVCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00300003, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_DEVCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a000,
        0,
        0,
        12,
        soc_GMAC0_DEVCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00300003, 0x00000000)
        SOC_RESET_MASK_DEC(0x003f01ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_DEVSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023004,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_DEVSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00131100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff1f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_DEVSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a004,
        SOC_REG_FLAG_RO,
        0,
        10,
        soc_GMAC0_DEVSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00131100, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff1f7f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_EEECONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1ec,
        0,
        0,
        3,
        soc_GMAC0_EEECONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000003e8, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_EEERXDURATIONCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1fc,
        0,
        0,
        1,
        soc_GMAC0_EEERXDURATIONCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_EEERXEVENTCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1f8,
        0,
        0,
        1,
        soc_GMAC0_EEERXEVENTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_EEETXDURATIONCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1f4,
        0,
        0,
        1,
        soc_GMAC0_EEETXDURATIONCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_EEETXEVENTCOUNTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1f0,
        0,
        0,
        1,
        soc_GMAC0_EEETXEVENTCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSADDRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023120,
        0,
        0,
        2,
        soc_GMAC0_FIFOACCESSADDRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSADDR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a120,
        0,
        0,
        2,
        soc_GMAC0_FIFOACCESSADDR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSBYTEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023124,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSBYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSBYTE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a124,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSBYTE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSDATAr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023128,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSDATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_FIFOACCESSDATA_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a128,
        0,
        0,
        1,
        soc_GMAC0_FIFOACCESSDATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_FLOWCNTL_THr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023104,
        0,
        0,
        2,
        soc_GMAC0_FLOWCNTL_THr_fields,
        SOC_RESET_VAL_DEC(0x04cc0599, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_FLOWCNTL_TH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a104,
        0,
        0,
        2,
        soc_GMAC0_FLOWCNTL_TH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x04cc0599, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_GMACIDLE_CNT_THr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802310c,
        0,
        0,
        2,
        soc_GMAC0_GMACIDLE_CNT_THr_fields,
        SOC_RESET_VAL_DEC(0x00000404, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_GMACIDLE_CNT_TH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a10c,
        0,
        0,
        2,
        soc_GMAC0_GMACIDLE_CNT_TH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000404, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_GPIOOUTPUTENr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023198,
        0,
        0,
        1,
        soc_GMAC0_GPIOOUTPUTENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_GPIOOUTPUTEN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a198,
        0,
        0,
        1,
        soc_GMAC0_GPIOOUTPUTEN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_GPIOSELECTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023194,
        0,
        0,
        1,
        soc_GMAC0_GPIOSELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_GPIOSELECT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a194,
        0,
        0,
        1,
        soc_GMAC0_GPIOSELECT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_GPTIMERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023028,
        0,
        0,
        1,
        soc_GMAC0_GPTIMERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_GPTIMER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a028,
        0,
        0,
        1,
        soc_GMAC0_GPTIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_INTMASKr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023024,
        0,
        0,
        24,
        soc_GMAC0_INTMASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_INTMASK_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a024,
        0,
        0,
        24,
        soc_GMAC0_INTMASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_INTRCVLAZYr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023100,
        0,
        0,
        2,
        soc_GMAC0_INTRCVLAZYr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_INTRCVLAZY_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a100,
        0,
        0,
        2,
        soc_GMAC0_INTRCVLAZY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_INTSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023020,
        0,
        0,
        24,
        soc_GMAC0_INTSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_INTSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a020,
        0,
        0,
        24,
        soc_GMAC0_INTSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xff01fdff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_MEMORYECCSTATUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231a4,
        0,
        0,
        2,
        soc_GMAC0_MEMORYECCSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_MEMORYECCSTATUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1a4,
        0,
        0,
        2,
        soc_GMAC0_MEMORYECCSTATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_PHYACCESSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023180,
        0,
        0,
        5,
        soc_GMAC0_PHYACCESSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_PHYACCESS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a180,
        0,
        0,
        5,
        soc_GMAC0_PHYACCESS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f1fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_PHYCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023188,
        0,
        0,
        3,
        soc_GMAC0_PHYCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_PHYCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a188,
        0,
        0,
        3,
        soc_GMAC0_PHYCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00100000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_POWERCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231e8,
        0,
        0,
        1,
        soc_GMAC0_POWERCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_POWERCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1e8,
        0,
        0,
        1,
        soc_GMAC0_POWERCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RCVADDR_HIGHr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802322c,
        0,
        0,
        1,
        soc_GMAC0_RCVADDR_HIGHr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RCVADDR_HIGH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a22c,
        0,
        0,
        1,
        soc_GMAC0_RCVADDR_HIGH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RCVADDR_LOWr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023228,
        0,
        0,
        2,
        soc_GMAC0_RCVADDR_LOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RCVADDR_LOW_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a228,
        0,
        0,
        2,
        soc_GMAC0_RCVADDR_LOW_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RCVCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023220,
        0,
        0,
        11,
        soc_GMAC0_RCVCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00040008, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3eff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RCVCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a220,
        0,
        0,
        11,
        soc_GMAC0_RCVCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040008, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff3eff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RCVPTRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023224,
        0,
        0,
        1,
        soc_GMAC0_RCVPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RCVPTR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a224,
        0,
        0,
        1,
        soc_GMAC0_RCVPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RCVSTATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RCVSTATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023234,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RCVSTATUS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a230,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RCVSTATUS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a234,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_RCVSTATUS1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RXPRSR_L3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a2e8,
        0,
        0,
        2,
        soc_GMAC0_RXPRSR_L3r_fields,
        SOC_RESET_VAL_DEC(0x86dd0800, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RXPRSR_MAXLENr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a2ec,
        0,
        0,
        1,
        soc_GMAC0_RXPRSR_MAXLENr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0) || defined(BCM_53570_A0) || \
    defined(BCM_53570_B0) || defined(BCM_56160_A0) || \
    defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RXPRSR_VLANr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a2e4,
        0,
        0,
        2,
        soc_GMAC0_RXPRSR_VLANr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RXQCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023190,
        0,
        0,
        3,
        soc_GMAC0_RXQCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x06000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RXQCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a190,
        0,
        0,
        3,
        soc_GMAC0_RXQCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x06000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x7f000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RXSACHANGESr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023424,
        0,
        0,
        1,
        soc_GMAC0_RXSACHANGESr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RXSACHANGES_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a424,
        0,
        0,
        1,
        soc_GMAC0_RXSACHANGES_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RXUNICASTPKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023428,
        0,
        0,
        1,
        soc_GMAC0_RXUNICASTPKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RXUNICASTPKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a428,
        0,
        0,
        1,
        soc_GMAC0_RXUNICASTPKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233d0,
        0,
        0,
        1,
        soc_GMAC0_RX_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_1024_1522r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233e4,
        0,
        0,
        1,
        soc_GMAC0_RX_1024_1522r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_1024_1522_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3e4,
        0,
        0,
        1,
        soc_GMAC0_RX_1024_1522_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_128_255r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233d8,
        0,
        0,
        1,
        soc_GMAC0_RX_128_255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_128_255_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3d8,
        0,
        0,
        1,
        soc_GMAC0_RX_128_255_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_1523_2047r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233e8,
        0,
        0,
        1,
        soc_GMAC0_RX_1523_2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_1523_2047_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3e8,
        0,
        0,
        1,
        soc_GMAC0_RX_1523_2047_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_2048_4095r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233ec,
        0,
        0,
        1,
        soc_GMAC0_RX_2048_4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_2048_4095_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3ec,
        0,
        0,
        1,
        soc_GMAC0_RX_2048_4095_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_256_511r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233dc,
        0,
        0,
        1,
        soc_GMAC0_RX_256_511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_256_511_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3dc,
        0,
        0,
        1,
        soc_GMAC0_RX_256_511_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_4096_8191r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233f0,
        0,
        0,
        1,
        soc_GMAC0_RX_4096_8191r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_4096_8191_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3f0,
        0,
        0,
        1,
        soc_GMAC0_RX_4096_8191_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_512_1023r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233e0,
        0,
        0,
        1,
        soc_GMAC0_RX_512_1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_512_1023_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3e0,
        0,
        0,
        1,
        soc_GMAC0_RX_512_1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_64_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3d0,
        0,
        0,
        1,
        soc_GMAC0_RX_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_65_127r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233d4,
        0,
        0,
        1,
        soc_GMAC0_RX_65_127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_65_127_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3d4,
        0,
        0,
        1,
        soc_GMAC0_RX_65_127_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_8192_MAXr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233f4,
        0,
        0,
        1,
        soc_GMAC0_RX_8192_MAXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_8192_MAX_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3f4,
        0,
        0,
        1,
        soc_GMAC0_RX_8192_MAX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_ALIGNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023414,
        0,
        0,
        1,
        soc_GMAC0_RX_ALIGNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_ALIGN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a414,
        0,
        0,
        1,
        soc_GMAC0_RX_ALIGN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_ALL_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233c0,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_ALL_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3c0,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_ALL_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233bc,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_ALL_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3bc,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_ALL_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233c4,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_ALL_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3c4,
        0,
        0,
        1,
        soc_GMAC0_RX_ALL_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_BRDCASTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233c8,
        0,
        0,
        1,
        soc_GMAC0_RX_BRDCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_BRDCAST_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3c8,
        0,
        0,
        1,
        soc_GMAC0_RX_BRDCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_CNTRLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023420,
        0,
        0,
        1,
        soc_GMAC0_RX_CNTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_CNTRL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a420,
        0,
        0,
        1,
        soc_GMAC0_RX_CNTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_CRCr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023410,
        0,
        0,
        1,
        soc_GMAC0_RX_CRCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_CRC_ALIGNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023408,
        0,
        0,
        1,
        soc_GMAC0_RX_CRC_ALIGNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_CRC_ALIGN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a408,
        0,
        0,
        1,
        soc_GMAC0_RX_CRC_ALIGN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_CRC_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a410,
        0,
        0,
        1,
        soc_GMAC0_RX_CRC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_DROPr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023404,
        0,
        0,
        1,
        soc_GMAC0_RX_DROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_DROP_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a404,
        0,
        0,
        1,
        soc_GMAC0_RX_DROP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_FRAGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023400,
        0,
        0,
        1,
        soc_GMAC0_RX_FRAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_FRAG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a400,
        0,
        0,
        1,
        soc_GMAC0_RX_FRAG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_GD_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233b4,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_GD_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3b4,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_GD_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233b0,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_GD_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3b0,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_GD_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233b8,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_GD_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3b8,
        0,
        0,
        1,
        soc_GMAC0_RX_GD_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_JABr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233f8,
        0,
        0,
        1,
        soc_GMAC0_RX_JABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_JAB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3f8,
        0,
        0,
        1,
        soc_GMAC0_RX_JAB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_MULTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233cc,
        0,
        0,
        1,
        soc_GMAC0_RX_MULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_MULT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3cc,
        0,
        0,
        1,
        soc_GMAC0_RX_MULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_OVRr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233fc,
        0,
        0,
        1,
        soc_GMAC0_RX_OVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_OVR_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3fc,
        0,
        0,
        1,
        soc_GMAC0_RX_OVR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_PAUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802341c,
        0,
        0,
        1,
        soc_GMAC0_RX_PAUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_PAUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a41c,
        0,
        0,
        1,
        soc_GMAC0_RX_PAUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_SYMr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023418,
        0,
        0,
        1,
        soc_GMAC0_RX_SYMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_SYM_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a418,
        0,
        0,
        1,
        soc_GMAC0_RX_SYM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_RX_UNDr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802340c,
        0,
        0,
        1,
        soc_GMAC0_RX_UNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_RX_UND_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a40c,
        0,
        0,
        1,
        soc_GMAC0_RX_UND_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_SERDESCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231a8,
        0,
        0,
        19,
        soc_GMAC0_SERDESCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_SERDESCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1a8,
        0,
        0,
        18,
        soc_GMAC0_SERDESCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000043, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_SERDESSTATUS0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231ac,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_GMAC0_SERDESSTATUS0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_SERDESSTATUS1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231b0,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GMAC0_SERDESSTATUS1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_SERDESSTATUS0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1ac,
        SOC_REG_FLAG_RO,
        0,
        9,
        soc_GMAC0_SERDESSTATUS0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_SERDESSTATUS1_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1b0,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GMAC0_SERDESSTATUS1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXARB_WRR_THr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023108,
        0,
        0,
        4,
        soc_GMAC0_TXARB_WRR_THr_fields,
        SOC_RESET_VAL_DEC(0x0a0a0a0a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXARB_WRR_TH_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a108,
        0,
        0,
        4,
        soc_GMAC0_TXARB_WRR_TH_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0a0a0a0a, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802318c,
        0,
        0,
        1,
        soc_GMAC0_TXQCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000271, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a18c,
        0,
        0,
        1,
        soc_GMAC0_TXQCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000271, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023384,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a384,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023380,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a380,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802337c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ0PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a37c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ0PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023390,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a390,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802338c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a38c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023388,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ1PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a388,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ1PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802339c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a39c,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023398,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a398,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023394,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ2PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a394,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ2PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3OCTET_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233a8,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3OCTET_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3a8,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3OCTET_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233a4,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3OCTET_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3a4,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3OCTET_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3PKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180233a0,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3PKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQOSQ3PKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a3a0,
        0,
        0,
        1,
        soc_GMAC0_TXQOSQ3PKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXQRXQMEMORYCONTROLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180231a0,
        0,
        0,
        6,
        soc_GMAC0_TXQRXQMEMORYCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXQRXQMEMORYCONTROL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a1a0,
        0,
        0,
        6,
        soc_GMAC0_TXQRXQMEMORYCONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ff00ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TXUNICASTPKTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023378,
        0,
        0,
        1,
        soc_GMAC0_TXUNICASTPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TXUNICASTPKT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a378,
        0,
        0,
        1,
        soc_GMAC0_TXUNICASTPKT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_64r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023320,
        0,
        0,
        1,
        soc_GMAC0_TX_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_1024_1522r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023334,
        0,
        0,
        1,
        soc_GMAC0_TX_1024_1522r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_1024_1522_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a334,
        0,
        0,
        1,
        soc_GMAC0_TX_1024_1522_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_128_255r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023328,
        0,
        0,
        1,
        soc_GMAC0_TX_128_255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_128_255_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a328,
        0,
        0,
        1,
        soc_GMAC0_TX_128_255_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_1523_2047r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023338,
        0,
        0,
        1,
        soc_GMAC0_TX_1523_2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_1523_2047_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a338,
        0,
        0,
        1,
        soc_GMAC0_TX_1523_2047_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_1_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802335c,
        0,
        0,
        1,
        soc_GMAC0_TX_1_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_1_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a35c,
        0,
        0,
        1,
        soc_GMAC0_TX_1_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_2048_4095r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802333c,
        0,
        0,
        1,
        soc_GMAC0_TX_2048_4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_2048_4095_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a33c,
        0,
        0,
        1,
        soc_GMAC0_TX_2048_4095_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_256_511r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802332c,
        0,
        0,
        1,
        soc_GMAC0_TX_256_511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_256_511_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a32c,
        0,
        0,
        1,
        soc_GMAC0_TX_256_511_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_4096_8191r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023340,
        0,
        0,
        1,
        soc_GMAC0_TX_4096_8191r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_4096_8191_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a340,
        0,
        0,
        1,
        soc_GMAC0_TX_4096_8191_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_512_1023r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023330,
        0,
        0,
        1,
        soc_GMAC0_TX_512_1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_512_1023_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a330,
        0,
        0,
        1,
        soc_GMAC0_TX_512_1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_64_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a320,
        0,
        0,
        1,
        soc_GMAC0_TX_64_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_65_127r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023324,
        0,
        0,
        1,
        soc_GMAC0_TX_65_127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_65_127_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a324,
        0,
        0,
        1,
        soc_GMAC0_TX_65_127_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_8192_MAXr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023344,
        0,
        0,
        1,
        soc_GMAC0_TX_8192_MAXr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_8192_MAX_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a344,
        0,
        0,
        1,
        soc_GMAC0_TX_8192_MAX_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_ALL_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023310,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_ALL_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a310,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_ALL_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802330c,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_ALL_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a30c,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_ALL_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023314,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_ALL_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a314,
        0,
        0,
        1,
        soc_GMAC0_TX_ALL_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_BRDCASTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023318,
        0,
        0,
        1,
        soc_GMAC0_TX_BRDCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_BRDCAST_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a318,
        0,
        0,
        1,
        soc_GMAC0_TX_BRDCAST_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023358,
        0,
        0,
        1,
        soc_GMAC0_TX_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a358,
        0,
        0,
        1,
        soc_GMAC0_TX_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_CRSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023370,
        0,
        0,
        1,
        soc_GMAC0_TX_CRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_CRS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a370,
        0,
        0,
        1,
        soc_GMAC0_TX_CRS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_DEFr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802336c,
        0,
        0,
        1,
        soc_GMAC0_TX_DEFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_DEF_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a36c,
        0,
        0,
        1,
        soc_GMAC0_TX_DEF_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_EX_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023364,
        0,
        0,
        1,
        soc_GMAC0_TX_EX_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_EX_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a364,
        0,
        0,
        1,
        soc_GMAC0_TX_EX_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_FRAGr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023350,
        0,
        0,
        1,
        soc_GMAC0_TX_FRAGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_FRAG_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a350,
        0,
        0,
        1,
        soc_GMAC0_TX_FRAG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_GD_OCTETS_HIr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023304,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_GD_OCTETS_HI_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a304,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_HI_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_GD_OCTETS_LOr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023300,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_LOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_GD_OCTETS_LO_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a300,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_OCTETS_LO_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_GD_PKTSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023308,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_PKTSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_GD_PKTS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a308,
        0,
        0,
        1,
        soc_GMAC0_TX_GD_PKTS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_JABr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023348,
        0,
        0,
        1,
        soc_GMAC0_TX_JABr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_JAB_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a348,
        0,
        0,
        1,
        soc_GMAC0_TX_JAB_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_LATEr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023368,
        0,
        0,
        1,
        soc_GMAC0_TX_LATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_LATE_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a368,
        0,
        0,
        1,
        soc_GMAC0_TX_LATE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_MULTr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802331c,
        0,
        0,
        1,
        soc_GMAC0_TX_MULTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_MULT_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a31c,
        0,
        0,
        1,
        soc_GMAC0_TX_MULT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_M_COLr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023360,
        0,
        0,
        1,
        soc_GMAC0_TX_M_COLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_M_COL_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a360,
        0,
        0,
        1,
        soc_GMAC0_TX_M_COL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_OVERr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802334c,
        0,
        0,
        1,
        soc_GMAC0_TX_OVERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_OVER_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a34c,
        0,
        0,
        1,
        soc_GMAC0_TX_OVER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_PAUSr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023374,
        0,
        0,
        1,
        soc_GMAC0_TX_PAUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_PAUS_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a374,
        0,
        0,
        1,
        soc_GMAC0_TX_PAUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_TX_UNDERRUNr */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023354,
        0,
        0,
        1,
        soc_GMAC0_TX_UNDERRUNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_TX_UNDERRUN_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a354,
        0,
        0,
        1,
        soc_GMAC0_TX_UNDERRUN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_HIGH_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802320c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_HIGH_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802324c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_HIGH_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1802328c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_HIGH_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180232cc,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_XMTADDR_HIGH_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a20c,
        0,
        0,
        1,
        soc_GMAC0_XMTADDR_HIGH_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_LOW_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023208,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_LOW_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023248,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_LOW_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023288,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTADDR_LOW_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180232c8,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_XMTADDR_LOW_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a208,
        0,
        0,
        2,
        soc_GMAC0_XMTADDR_LOW_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTCONTROL_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023200,
        0,
        0,
        11,
        soc_GMAC0_XMTCONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTCONTROL_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023240,
        0,
        0,
        10,
        soc_GMAC0_XMTCONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTCONTROL_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023280,
        0,
        0,
        10,
        soc_GMAC0_XMTCONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTCONTROL_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180232c0,
        0,
        0,
        10,
        soc_GMAC0_XMTCONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_XMTCONTROL_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a200,
        0,
        0,
        11,
        soc_GMAC0_XMTCONTROL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00040000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff28e7, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTPTR_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023204,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTPTR_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023244,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTPTR_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023284,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTPTR_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180232c4,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_XMTPTR_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a204,
        0,
        0,
        1,
        soc_GMAC0_XMTPTR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS0_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS0_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023250,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS0_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023290,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS0_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180232d0,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS0_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a210,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS0_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS1_0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023214,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS1_1r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023254,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS1_2r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x18023294,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_B0) || defined(BCM_56450_B1)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS1_3r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x180232d4,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53540_A0) || \
    defined(BCM_53570_A0) || defined(BCM_53570_B0) || \
    defined(BCM_56160_A0) || defined(BCM_56260_A0) || \
    defined(BCM_56260_B0)
    { /* SOC_REG_INT_GMAC1_XMTSTATUS1_0_BCM53400_A0r */
        soc_block_list[61],
        soc_iprocreg,
        1,
        0,
        0x1804a214,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GMAC0_XMTSTATUS1_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xf0001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GMACC0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        0,
        0,
        4,
        soc_GMACC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x800003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GMACC1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x101,
        0,
        0,
        18,
        soc_GMACC1r_fields,
        SOC_RESET_VAL_DEC(0x000a1001, 0x00000000)
        SOC_RESET_MASK_DEC(0x50cf1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GMACC2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_GMACC2r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GMACC0_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x100,
        0,
        0,
        4,
        soc_GMACC0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x800003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GMACC1_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x101,
        0,
        0,
        18,
        soc_GMACC1r_fields,
        SOC_RESET_VAL_DEC(0x000a1001, 0x00000000)
        SOC_RESET_MASK_DEC(0x50cf1fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GMACC2_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x102,
        0,
        0,
        1,
        soc_GMACC2r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GMHIGHBANKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7080046,
        0,
        0,
        2,
        soc_GMHIGHBANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GMHIGHBANK_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1e004600,
        0,
        0,
        2,
        soc_GMHIGHBANK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_UNIMAC0_GMII_EEE_DELAY_ENTRY_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GMII_EEE_DELAY_ENTRY_TIMER_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11b00,
        0,
        0,
        1,
        soc_GMII_EEE_DELAY_ENTRY_TIMER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000003c, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_UNIMAC0_GMII_EEE_WAKE_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GMII_EEE_WAKE_TIMER_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12100,
        0,
        0,
        1,
        soc_GMII_EEE_WAKE_TIMER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GMLOWBANKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7080045,
        0,
        0,
        2,
        soc_GMHIGHBANKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GMLOWBANK_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1e004500,
        0,
        0,
        2,
        soc_GMHIGHBANK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_GMMEMWARMUPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x7080044,
        0,
        0,
        1,
        soc_GMMEMWARMUPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_GMMEMWARMUP_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1e004400,
        0,
        0,
        1,
        soc_GMMEMWARMUP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPCSCr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x103,
        0,
        0,
        2,
        soc_GPCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPCSC_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x103,
        0,
        0,
        2,
        soc_GPCSCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000006, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_GPE_CONTROLr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2002b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_GPE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000012b6, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_GPE_DEFAULT_NETWORK_SVPr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2003500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_L2GRE_DEFAULT_NETWORK_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_REG_INT_GPE_GENEVE_IPV6_CONTROLr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2002e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_GPE_GENEVE_IPV6_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPE_GENEVE_IPV6_CONTROL_BCM56370_A0r */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2002d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_GPE_GENEVE_IPV6_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_GPE_NEXT_PROTOCOLr */
        soc_block_list[115],
        soc_genreg,
        1,
        0,
        0x2000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        SOC_REG_FLAG_CCH,
        1,
        soc_GPE_NEXT_PROTOCOLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80003,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM53314_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80003,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00002800, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_PORT_CNTMAXSIZE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56624_A0r */
        soc_block_list[205],
        soc_genreg,
        1,
        0,
        0x80903,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56634_A0r */
        soc_block_list[207],
        soc_genreg,
        1,
        0,
        0x80903,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56685_A0r */
        soc_block_list[209],
        soc_genreg,
        1,
        0,
        0x80903,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa03,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x903,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x227,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x227,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020800,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x227,
        0,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80000,
        0,
        0,
        2,
        soc_GPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM53314_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80000,
        0,
        0,
        11,
        soc_GPORT_CONFIG_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80000,
        0,
        0,
        10,
        soc_GPORT_CONFIG_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56624_A0r */
        soc_block_list[205],
        soc_genreg,
        1,
        0,
        0x80900,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56634_A0r */
        soc_block_list[207],
        soc_genreg,
        1,
        0,
        0x80900,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56685_A0r */
        soc_block_list[209],
        soc_genreg,
        1,
        0,
        0x80900,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa00,
        0,
        0,
        3,
        soc_GPORT_CONFIG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x900,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x226,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x226,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        2,
        soc_GPORT_CONFIG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GPORT_CONFIG_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x226,
        0,
        0,
        1,
        soc_GPORT_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S0_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8002c,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GPORT_DROP_ON_WRONG_SOP_S0_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S1_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8002b,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GPORT_DROP_ON_WRONG_SOP_S1_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S3_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80030,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GPORT_DROP_ON_WRONG_SOP_S3_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S4_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8002f,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GPORT_DROP_ON_WRONG_SOP_S4_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_ECC_CONTROLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022900,
        0,
        0,
        1,
        soc_GPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e09,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e0e,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e0a,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e0f,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e08,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e0d,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_EXTRA_SERDES_CTLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e02,
        0,
        0,
        1,
        soc_GPORT_EXTRA_SERDES_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_FORCE_DOUBLE_BIT_ERRORr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e04,
        0,
        0,
        5,
        soc_GPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_FORCE_SINGLE_BIT_ERRORr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e05,
        0,
        0,
        5,
        soc_GPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e0c,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e0b,
        0,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_INTR_ENABLEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e07,
        0,
        0,
        5,
        soc_GPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_INTR_ENABLE_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023800,
        0,
        0,
        2,
        soc_GPORT_INTR_ENABLE_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_INTR_STATUSr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e06,
        SOC_REG_FLAG_RO,
        0,
        5,
        soc_GPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_INTR_STATUS_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2023700,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_INTR_STATUS_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMICr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMICr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_LINK_STATUS_TO_CMIC_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        1,
        soc_GPORT_LINK_STATUS_TO_CMIC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SELr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80031,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53314_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80031,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022d00,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022200,
        0,
        0,
        1,
        soc_GPORT_MAC_CRS_SEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_MODE_REGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e00,
        0,
        0,
        1,
        soc_GPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        3,
        soc_GPORT_MODE_REG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003b, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_MODE_REG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020100,
        0,
        0,
        6,
        soc_GPORT_MODE_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_PARITY_CONTROLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e03,
        0,
        0,
        5,
        soc_GPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASKr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80001,
        0,
        0,
        1,
        soc_GPORT_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80001,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56334_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80001,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56624_A0r */
        soc_block_list[205],
        soc_genreg,
        1,
        0,
        0x80901,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56634_A0r */
        soc_block_list[207],
        soc_genreg,
        1,
        0,
        0x80901,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56685_A0r */
        soc_block_list[209],
        soc_genreg,
        1,
        0,
        0x80901,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa01,
        0,
        0,
        1,
        soc_GPORT_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x901,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_RSV_MASK_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_RX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        230,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_RX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbe,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_SERDES_CTLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80e01,
        0,
        0,
        1,
        soc_XGPORT_SERDES_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GPORT_SGMII0_CTRL_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        6,
        soc_GPORT_SGMII0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGMII0_CTRL_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        6,
        soc_IPROC_WRAP_SGMII_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGMII0_CTRL_REG_BCM53570_B0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020600,
        0,
        0,
        6,
        soc_IPROC_WRAP_SGMII_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGMII0_STATUS0_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020700,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_GPORT_SGMII0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGMII0_STATUS0_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020700,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_GPORT_SGMII0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGMII0_STATUS1_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020800,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GPORT_SGMII0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGMII0_STATUS1_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020800,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GPORT_SGMII0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GPORT_SGMII1_CTRL_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020900,
        0,
        0,
        6,
        soc_GPORT_SGMII0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGMII1_CTRL_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020900,
        0,
        0,
        6,
        soc_IPROC_WRAP_SGMII_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGMII1_CTRL_REG_BCM53570_B0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020900,
        0,
        0,
        6,
        soc_IPROC_WRAP_SGMII_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGMII1_STATUS0_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_GPORT_SGMII0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGMII1_STATUS0_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020a00,
        SOC_REG_FLAG_RO,
        0,
        7,
        soc_GPORT_SGMII0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGMII1_STATUS1_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GPORT_SGMII0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGMII1_STATUS1_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020b00,
        SOC_REG_FLAG_RO,
        0,
        6,
        soc_GPORT_SGMII0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRSr */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x908,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x908,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x908,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56820_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xc09,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56840_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x228,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56840_B0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x228,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM88732_A0r */
        soc_block_list[16],
        soc_portreg,
        1,
        0,
        0x228,
        0,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SELr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80032,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53314_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80032,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022e00,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_SGN_DET_SEL_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022300,
        0,
        0,
        1,
        soc_GPORT_SGN_DET_SEL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8002a,
        0,
        0,
        1,
        soc_GPORT_SOP_S0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80029,
        0,
        0,
        1,
        soc_GPORT_SOP_S1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S3r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8002e,
        0,
        0,
        1,
        soc_GPORT_SOP_S3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_SOP_S4r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x8002d,
        0,
        0,
        1,
        soc_GPORT_SOP_S4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASKr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80002,
        0,
        0,
        1,
        soc_GPORT_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56224_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80002,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56334_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80002,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56624_A0r */
        soc_block_list[205],
        soc_genreg,
        1,
        0,
        0x80902,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56634_A0r */
        soc_block_list[207],
        soc_genreg,
        1,
        0,
        0x80902,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56685_A0r */
        soc_block_list[209],
        soc_genreg,
        1,
        0,
        0x80902,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa02,
        0,
        0,
        1,
        soc_GPORT_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x04380000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fff0000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x902,
        0,
        0,
        1,
        soc_GPORT_RSV_MASK_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000438, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020700,
        0,
        0,
        1,
        soc_GPORT_STAT_UPDATE_MASK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000070, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_SW_FLOW_CONTROL_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020400,
        0,
        0,
        2,
        soc_GPORT_SW_FLOW_CONTROL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GPORT_TPIDr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80028,
        0,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022c00,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_EGR_OUTER_TPID_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56624_A0r */
        soc_block_list[205],
        soc_genreg,
        1,
        0,
        0x80907,
        0,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56634_A0r */
        soc_block_list[207],
        soc_genreg,
        1,
        0,
        0x80907,
        0,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56685_A0r */
        soc_block_list[209],
        soc_genreg,
        1,
        0,
        0x80907,
        0,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa07,
        0,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x907,
        0,
        0,
        1,
        soc_GPORT_TPIDr_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88675_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_TPID_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022100,
        0,
        0,
        1,
        soc_GPORT_TPID_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008100, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_31_0_REG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020300,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM53540_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM53570_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM56150_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM56160_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM56370_A0r */
        soc_block_list[9],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM88375_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM88375_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM88470_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM88470_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM88675_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GPORT_TS_TIMER_47_32_REG_BCM88680_A0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2020200,
        0,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_TXFIFO_ECC_DBE_STATUSr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022b00,
        0,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_DBE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_TXFIFO_ECC_SBE_STATUSr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x2022a00,
        0,
        0,
        4,
        soc_EGR_INITBUF_ECC_STATUS_DBE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_TX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        232,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_TX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        231,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GPORT_UMAC_CONTROLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0,
        0x80049,
        0,
        0,
        9,
        soc_GPORT_UMAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffff00, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_WC_UCMEM_CTRLr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        2,
        soc_XLPORT_WC_UCMEM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_WC_UCMEM_CTRL_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        2,
        soc_XLPORT_WC_UCMEM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_WC_UCMEM_CTRL_BCM53570_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020500,
        0,
        0,
        2,
        soc_XLPORT_WC_UCMEM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_CTRL_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        9,
        soc_GPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_CTRL_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        9,
        soc_GPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_XGXS0_CTRL_REG_BCM53570_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020000,
        0,
        0,
        9,
        soc_GPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x000000a0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN0_STATUS0_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN0_STATUS0_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN0_STATUS0_REG_BCM53570_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN1_STATUS0_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN1_STATUS0_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN1_STATUS0_REG_BCM53570_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN2_STATUS0_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN2_STATUS0_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN2_STATUS0_REG_BCM53570_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020300,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN3_STATUS0_REGr */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN3_STATUS0_REG_BCM53540_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_GPORT_XGXS0_LN3_STATUS0_REG_BCM53570_A0r */
        soc_block_list[71],
        soc_genreg,
        1,
        0,
        0x2020400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_GPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR64r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR127r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR255r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR511r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR1023r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR1518r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR2047r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR4095r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GR9216r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR16383r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR1023Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        270,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR1023P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        274,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR1023_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR1023_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR1023_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR1023_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR1023_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR1023_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR1023_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR1023_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR1023_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR1023_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR1023_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR1023_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR1023_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR1023_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR1023_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR1023_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR1023_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR1023_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR1023_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR1023_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88675_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR1023_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR1023_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        21,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR127Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        267,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR127P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        271,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR127_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR127_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR127_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR127_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR127_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR127_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR127_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR127_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR127_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR127_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR127_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR127_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR127_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR127_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x48,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR127_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR127_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR127_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR127_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR127_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR127_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR127_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR127_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR127_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        18,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR1518Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        271,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR1518P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        275,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR1518_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR1518_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR1518_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR1518_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR1518_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR1518_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR1518_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR1518_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR1518_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR1518_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR1518_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR1518_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR1518_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR1518_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR1518_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR1518_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR1518_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR1518_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR1518_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR1518_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR1518_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR1518_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1518_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        22,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR2047Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        273,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR2047P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        277,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR2047_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR2047_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR2047_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR2047_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR2047_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR2047_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR2047_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR2047_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR2047_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR2047_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR2047_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR2047_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR2047_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR2047_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR2047_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR2047_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR2047_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR2047_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR2047_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR2047_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR2047_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR2047_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR2047_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        24,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR255Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        268,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR255P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        272,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR255_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR255_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR255_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR255_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR255_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR255_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR255_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GR255_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR255_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR255_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR255_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR255_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR255_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR255_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR255_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x49,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR255_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR255_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR255_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR255_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR255_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR255_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR255_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR255_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR255_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        19,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR4095Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        274,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR4095P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        278,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR4095_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR4095_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR4095_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR4095_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR4095_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR4095_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR4095_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR4095_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR4095_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR4095_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR4095_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR4095_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR4095_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR4095_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR4095_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR4095_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR4095_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR4095_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR4095_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR4095_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR4095_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR4095_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR4095_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        25,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR511Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        269,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR511P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        273,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR511_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR511_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR511_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR511_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR511_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR511_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR511_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GR511_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR511_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR511_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR511_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR511_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR511_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR511_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR511_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR511_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR511_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR511_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR511_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR511_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR511_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR511_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR511_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR511_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        20,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR64Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        266,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR64P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        270,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR64_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR64_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR64_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR64_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR64_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR64_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR64_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR64_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR64_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR64_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR64_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR64_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR64_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR64_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x47,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR64_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR64_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR64_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR64_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR64_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR64_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR64_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR64_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR64_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        17,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR9216Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        275,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR9216P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        279,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GR9216_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GR9216_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GR9216_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GR9216_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GR9216_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GR9216_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GR9216_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GR9216_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GR9216_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GR9216_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GR9216_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GR9216_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GR9216_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GR9216_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x50,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GR9216_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GR9216_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GR9216_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GR9216_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GR9216_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GR9216_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GR9216_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GR9216_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR9216_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        26,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRALNr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRALNPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        253,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRALNP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        257,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRALN_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRALN_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRALN_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRALN_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRALN_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRALN_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRALN_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRALN_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRALN_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRALN_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x84,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRALN_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x12,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRALN_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRALN_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRALN_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRALN_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x59,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRALN_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x92,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRALN_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALN_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRALN_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALN_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRALN_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALN_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRALN_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALN_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRALN_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRALN_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALN_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRALN_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRALN_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        4,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRBCAr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRBCAPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        265,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRBCAP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        269,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRBCA_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRBCA_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRBCA_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRBCA_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRBCA_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRBCA_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRBCA_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRBCA_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRBCA_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRBCA_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRBCA_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRBCA_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRBCA_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRBCA_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x54,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRBCA_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRBCA_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRBCA_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRBCA_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRBCA_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRBCA_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRBCA_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRBCA_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        16,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRBYTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRBYTPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        277,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRBYTP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        281,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRBYT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRBYT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRBYT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRBYT_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRBYT_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRBYT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRBYT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRBYT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRBYT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRBYT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRBYT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRBYT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRBYT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRBYT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRBYT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x52,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRBYT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRBYT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRBYT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRBYT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRBYT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRBYT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRBYT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRBYT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRBYT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        28,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRCDEr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x14,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRCDEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        255,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRCDEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        259,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRCDE_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRCDE_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRCDE_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRCDE_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRCDE_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRCDE_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRCDE_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRCDE_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRCDE_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRCDE_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRCDE_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRCDE_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRCDE_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRCDE_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRCDE_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x5b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRCDE_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x94,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRCDE_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRCDE_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRCDE_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRCDE_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRCDE_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRCDE_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRCDE_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRCDE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        6,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRDMFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        288,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRDMFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        292,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRFCRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFCRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        256,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFCRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        260,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRFCR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRFCR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFCR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFCR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFCR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFCR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRFCR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFCR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRFCR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFCR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x87,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFCR_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x15,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFCR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFCR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFCR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFCR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x5c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFCR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x95,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRFCR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRFCR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRFCR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRFCR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRFCR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRFCR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRFCR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        7,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRFCSr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFCSPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        252,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFCSP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        256,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRFCS_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRFCS_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFCS_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFCS_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFCS_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFCS_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRFCS_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFCS_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRFCS_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFCS_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x80,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFCS_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFCS_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFCS_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFCS_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFCS_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x55,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFCS_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRFCS_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRFCS_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRFCS_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRFCS_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRFCS_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRFCS_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRFCS_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFCS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        0,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFFSEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        284,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFFSEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        288,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFLRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x13,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFLRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        254,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFLRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        258,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRFLR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRFLR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFLR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFLR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFLR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFLR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRFLR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRFLR_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFLR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRFLR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFLR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x85,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFLR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFLR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFLR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFLR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x5a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFLR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x93,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRFLR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRFLR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRFLR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRFLR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRFLR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRFLR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRFLR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFLR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        5,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFRGr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFRGPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        262,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFRGP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6c00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        266,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRFRG_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRFRG_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRFRG_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRFRG_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRFRG_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRFRG_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRFRG_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRFRG_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRFRG_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRFRG_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRFRG_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRFRG_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRFRG_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRFRG_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRFRG_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRFRG_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x62,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRFRG_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRFRG_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRFRG_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRFRG_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRFRG_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRFRG_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRFRG_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRFRG_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xd00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRFRG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        13,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRJBRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRJBRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        258,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRJBRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        262,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRJBR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRJBR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRJBR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRJBR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRJBR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRJBR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRJBR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRJBR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRJBR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRJBR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x89,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRJBR_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x17,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRJBR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRJBR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRJBR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRJBR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x5e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRJBR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRJBR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRJBR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRJBR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRJBR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRJBR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRJBR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRJBR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRJBR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        9,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRMCAr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMCAPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        264,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMCAP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        268,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRMCA_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRMCA_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMCA_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMCA_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRMCA_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRMCA_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRMCA_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRMCA_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRMCA_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRMCA_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRMCA_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRMCA_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRMCA_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRMCA_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x53,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRMCA_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRMCA_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRMCA_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRMCA_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRMCA_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRMCA_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRMCA_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRMCA_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        15,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMFAEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        286,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMFAEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        290,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMFAOPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        280,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMFAOP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        284,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRMGVr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMGVPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        272,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMGVP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        276,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRMGV_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRMGV_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMGV_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMGV_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRMGV_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRMGV_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRMGV_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRMGV_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRMGV_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRMGV_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x97,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRMGV_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRMGV_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRMGV_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRMGV_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRMGV_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x86,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRMGV_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGV_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRMGV_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGV_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRMGV_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGV_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRMGV_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGV_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRMGV_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRMGV_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGV_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRMGV_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMGV_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        23,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMSEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        287,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMSEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        291,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRMTUEr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMTUEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        259,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMTUEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        263,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRMTUE_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRMTUE_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRMTUE_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRMTUE_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x18,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRMTUE_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x5f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRMTUE_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x98,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRMTUE_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUE_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRMTUE_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUE_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRMTUE_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUE_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRMTUE_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUE_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRMTUE_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRMTUE_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUE_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRMTUE_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRMTUE_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        10,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRNFFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        281,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRNFFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        285,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRNFSEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        285,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRNFSEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        289,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GROVRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x16,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GROVRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        257,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GROVRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        261,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GROVR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GROVR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GROVR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GROVR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GROVR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GROVR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GROVR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GROVR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GROVR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GROVR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x88,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GROVR_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x16,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GROVR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GROVR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GROVR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GROVR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x5d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GROVR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x96,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GROVR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GROVR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GROVR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GROVR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GROVR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GROVR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GROVR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GROVR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        8,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRPFCr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC3r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC4r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC5r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC6r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFC7r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC0_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC0_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC0_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC1_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC1_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC1_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC2_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC2_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC2_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC3_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC3_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC3_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC4_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC4_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC4_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC5_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC5_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC5_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC6_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC6_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC6_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFC7_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFC7_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFC7_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF3r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF4r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF5r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF6r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPFCOFF7r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF0_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF0_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF0_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF1_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF1_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF1_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF2_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF2_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF2_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF3_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF3_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF3_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF4_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF4_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF4_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        194,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF5_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF5_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        191,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF5_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF6_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF6_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        192,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF6_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPFCOFF7_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPFCOFF7_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        193,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPFCOFF7_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRPKTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPKTPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        276,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPKTP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        280,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRPKT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPKT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPKT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPKT_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRPKT_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRPKT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPKT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRPKT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRPKT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRPKT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRPKT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRPKT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRPKT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRPKT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRPKT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x51,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRPKT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x8a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        190,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRPKT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRPKT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRPKT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRPKT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRPKT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRPKT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRPKT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        27,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRPOKr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPOKPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        279,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPOKP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        283,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRPOK_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRPOK_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRPOK_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRPOK_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRPOK_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRPOK_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRPOK_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRPOK_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRPOK_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRPOK_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRPOK_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GRPOK_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRPOK_BCM56624_B0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRPOK_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRPOK_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRPOK_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x9a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRPOK_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRPOK_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRPOK_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRPOK_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRPOK_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRPOK_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRPOK_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRPOK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        30,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRRBYTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRRBYTPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        263,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRRBYTP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6d00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        267,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRRBYT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRRBYT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRRBYT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRRBYT_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRRBYT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRRBYT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRRBYT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRRBYT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRRBYT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRRBYT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRRBYT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRRBYT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRRBYT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRRBYT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xe00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRBYT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        14,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRRMFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        283,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRRMFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        287,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRRPKTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRRPKTPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        260,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRRPKTP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        264,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRRPKT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRRPKT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRRPKT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRRPKT_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRRPKT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRRPKT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRRPKT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRRPKT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRRPKT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRRPKT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRRPKT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRRPKT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRRPKT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRRPKT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRRPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        11,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRUCr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x19,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRUCPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        278,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRUCP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x7c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        282,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRUC_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRUC_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRUC_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRUC_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRUC_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRUC_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRUC_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRUC_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRUC_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRUC_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRUC_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GRUC_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRUC_BCM56624_B0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRUC_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRUC_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRUC_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x99,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRUC_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRUC_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRUC_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRUC_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRUC_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRUC_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRUC_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        29,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRUNDr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRUNDPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        261,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRUNDP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        265,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRUND_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRUND_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRUND_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRUND_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRUND_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRUND_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRUND_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GRUND_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRUND_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRUND_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRUND_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRUND_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRUND_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRUND_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x9c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        198,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRUND_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x61,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRUND_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x9d,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRUND_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUND_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRUND_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUND_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRUND_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUND_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRUND_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUND_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRUND_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUNDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRUND_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUND_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRUND_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xc00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRUND_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        12,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRVMFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        282,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRVMFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        286,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRXCFr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRXCF_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRXCF_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRXCF_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRXCF_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRXCF_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRXCF_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRXCF_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRXCF_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRXCF_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        61,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRXCF_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x81,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRXCF_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRXCF_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRXCF_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRXCF_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x56,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXCF_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x8f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        195,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRXCF_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRXCF_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRXCF_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRXCF_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRXCF_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRXCF_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRXCF_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXCF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRXPFr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x10,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRXPF_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRXPF_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRXPF_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRXPF_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRXPF_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRXPF_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRXPF_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRXPF_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRXPF_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        62,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRXPF_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x82,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRXPF_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRXPF_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRXPF_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRXPF_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x57,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXPF_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x90,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        196,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRXPF_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRXPF_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRXPF_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRXPF_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRXPF_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRXPF_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRXPF_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXPF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        2,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXPPr */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x9b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRXPP_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRXPP_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRXPP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        189,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRXPP_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GRXUOr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRXUO_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRXUO_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRXUO_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRXUO_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GRXUO_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRXUO_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRXUO_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GRXUO_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRXUO_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GRXUO_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x83,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GRXUO_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x11,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GRXUO_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GRXUO_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GRXUO_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GRXUO_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x58,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GRXUO_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0x91,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        197,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRXUO_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUO_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRXUO_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUO_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRXUO_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUO_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRXUO_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUO_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRXUO_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRXUO_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUO_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRXUO_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRXUO_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        3,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        249,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        253,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        186,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        123,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        61,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        248,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        252,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        185,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        122,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GRX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GRX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        60,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GSA0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_GSA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GSA1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_GSA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GSA0_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x104,
        0,
        0,
        1,
        soc_GSA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GSA1_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x105,
        0,
        0,
        1,
        soc_GSA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_GSBU_OVERSUB_FC_CONFIG1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xb080061,
        0,
        0,
        6,
        soc_GSBU_OVERSUB_FC_CONFIG1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GT64r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GT127r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        64,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT255r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT511r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT1023r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x21,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT1518r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x22,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT2047r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x24,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT4095r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x25,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT9216r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x26,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT16383r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT1023Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        306,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT1023P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        310,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT1023_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT1023_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT1023_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT1023_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT1023_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT1023_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT1023_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT1023_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x32,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT1023_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT1023_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        111,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT1023_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT1023_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT1023_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT1023_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT1023_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x68,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT1023_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT1023_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT1023_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT1023_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT1023_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT1023_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT1023_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT1023_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1023_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        50,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT127Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        303,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT127P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        307,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT127_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT127_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT127_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT127_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT127_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT127_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT127_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT127_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT127_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT127_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        108,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT127_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT127_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT127_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT127_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT127_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x65,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT127_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT127_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT127_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT127_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT127_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT127_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT127_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT127_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT127_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        47,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT1518Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        307,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT1518P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        311,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT1518_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT1518_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT1518_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT1518_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT1518_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT1518_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        146,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT1518_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT1518_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT1518_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT1518_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        112,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT1518_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT1518_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT1518_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT1518_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT1518_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x69,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT1518_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT1518_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT1518_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT1518_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT1518_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT1518_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT1518_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT1518_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT1518_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        51,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT2047Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        309,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT2047P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        313,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT2047_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT2047_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT2047_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT2047_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT2047_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT2047_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT2047_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        169,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT2047_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x35,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT2047_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT2047_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        114,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT2047_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT2047_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT2047_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT2047_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT2047_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x6b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT2047_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT2047_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT2047_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT2047_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT2047_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT2047_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT2047_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT2047_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT2047_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        53,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT255Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        304,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT255P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        308,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT255_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT255_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT255_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT255_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT255_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT255_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT255_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT255_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT255_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT255_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        109,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT255_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT255_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT255_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT255_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT255_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x66,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT255_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT255_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT255_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT255_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT255_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT255_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT255_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT255_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT255_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        48,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT4095Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        310,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT4095P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        314,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT4095_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT4095_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT4095_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT4095_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT4095_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT4095_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT4095_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        170,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT4095_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x36,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT4095_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT4095_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        115,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT4095_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT4095_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT4095_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT4095_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT4095_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x6c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT4095_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT4095_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT4095_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT4095_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT4095_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT4095_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT4095_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT4095_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT4095_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        54,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT511Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        305,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT511P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        309,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT511_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT511_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT511_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT511_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT511_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT511_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT511_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT511_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x31,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT511_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT511_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        110,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT511_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT511_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT511_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT511_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT511_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x67,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT511_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT511_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT511_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT511_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT511_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT511_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT511_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT511_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT511_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        49,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT64Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        302,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT64P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        306,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT64_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        145,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT64_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT64_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT64_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT64_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT64_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT64_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT64_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT64_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT64_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        107,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT64_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT64_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT64_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT64_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT64_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x64,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT64_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT64_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT64_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT64_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT64_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT64_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT64_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT64_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT64_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        46,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT9216Pr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        311,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT9216P_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        315,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GT9216_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GT9216_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GT9216_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GT9216_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        230,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GT9216_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        230,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GT9216_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GT9216_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        171,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GT9216_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GT9216_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GT9216_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        116,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GT9216_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GT9216_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GT9216_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GT9216_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GT9216_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GT9216_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x6d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GT9216_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GT9216_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GT9216_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GT9216_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GT9216_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GT9216_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GT9216_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GT9216_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GT9216_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        55,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTBCAr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTBCAPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        301,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTBCAP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        305,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTBCA_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        144,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTBCA_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTBCA_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTBCA_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTBCA_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTBCA_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTBCA_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTBCA_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTBCA_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        106,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTBCA_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTBCA_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTBCA_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTBCA_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTBCA_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTBCA_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x70,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTBCA_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTBCA_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTBCA_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTBCA_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTBCA_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTBCA_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTBCA_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTBCA_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        45,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTBYTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTBYTPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        313,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTBYTP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        317,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTBYT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTBYT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTBYT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTBYT_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        232,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTBYT_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        232,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTBYT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTBYT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        173,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTBYT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTBYT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        118,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTBYT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTBYT_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x39,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        91,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTBYT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTBYT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTBYT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTBYT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x7e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTBYT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        238,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTBYT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTBYT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTBYT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTBYT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTBYT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTBYT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTBYT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTBYT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        57,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTDFRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTDFRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        292,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTDFRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        296,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTDFR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTDFR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTDFR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTDFR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTDFR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTDFR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTDFR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTDFR_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x24,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        70,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTDFR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTDFR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        97,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTDFR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTDFR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTDFR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTDFR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTDFR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x76,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTDFR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        230,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTDFR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTDFR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTDFR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTDFR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTDFR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTDFR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTDFR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTDFR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        36,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTEDFr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x30,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        82,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTEDFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        293,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTEDFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        297,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTEDF_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTEDF_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTEDF_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTEDF_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTEDF_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTEDF_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTEDF_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTEDF_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x25,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        71,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTEDF_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTEDF_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        98,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTEDF_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTEDF_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTEDF_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTEDF_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb2,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTEDF_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x77,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTEDF_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        231,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTEDF_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTEDF_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTEDF_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTEDF_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTEDF_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTEDF_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTEDF_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTEDF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        37,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTFCSr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTFCSPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        290,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTFCSP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        294,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTFCS_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        132,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTFCS_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTFCS_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTFCS_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTFCS_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTFCS_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        128,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTFCS_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        149,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTFCS_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x21,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        67,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTFCS_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTFCS_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        94,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTFCS_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTFCS_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTFCS_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTFCS_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTFCS_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x73,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTFCS_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTFCS_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCS_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTFCS_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCS_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTFCS_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCS_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTFCS_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCS_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTFCS_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTFCS_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCS_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTFCS_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFCS_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        33,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTFRGr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x35,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        87,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTFRGPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        298,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTFRGP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9000,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        302,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTFRG_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        141,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTFRG_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTFRG_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTFRG_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTFRG_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTFRG_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTFRG_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTFRG_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTFRG_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTFRG_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        103,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTFRG_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTFRG_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x37,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        89,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTFRG_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTFRG_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTFRG_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTFRG_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x7c,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        166,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTFRG_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        236,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTFRG_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRG_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTFRG_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRG_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTFRG_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRG_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTFRG_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRG_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTFRG_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTFRG_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRG_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTFRG_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTFRG_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        42,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTJBRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        77,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTJBRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        289,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTJBRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        293,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTJBR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        131,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTJBR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTJBR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTJBR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTJBR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTJBR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        127,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTJBR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTJBR_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x20,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        66,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTJBR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTJBR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTJBR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa1,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        200,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTJBR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTJBR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTJBR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTJBR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x72,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTJBR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xae,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTJBR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTJBR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTJBR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTJBR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTJBR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTJBR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTJBR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTJBR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        32,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTLCLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTLCLPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        296,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTLCLP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8e00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        300,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTLCL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTLCL_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTLCL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTLCL_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTLCL_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTLCL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        135,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTLCL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        156,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTLCL_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTLCL_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTLCL_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        101,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTLCL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTLCL_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTLCL_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTLCL_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTLCL_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x7a,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        164,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTLCL_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        234,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTLCL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTLCL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTLCL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTLCL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTLCL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTLCL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTLCL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTLCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        40,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTMCAr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x28,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        74,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMCAPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        300,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMCAP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        304,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTMCA_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        143,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTMCA_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMCA_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        215,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMCA_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTMCA_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        219,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTMCA_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        139,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTMCA_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        160,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTMCA_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTMCA_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        105,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTMCA_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTMCA_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTMCA_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTMCA_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTMCA_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x6f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTMCA_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTMCA_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCA_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTMCA_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCA_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTMCA_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCA_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTMCA_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCA_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTMCA_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTMCA_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCA_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTMCA_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCA_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        44,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMCLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x32,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        84,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMCLPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        295,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMCLP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        299,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTMCL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTMCL_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMCL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMCL_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTMCL_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTMCL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTMCL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTMCL_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x27,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTMCL_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTMCL_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        100,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTMCL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMCL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTMCL_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTMCL_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTMCL_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTMCL_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x79,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        163,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTMCL_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        233,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTMCL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTMCL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTMCL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTMCL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTMCL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTMCL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTMCL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        39,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMFAEPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        319,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMFAEP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        323,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTMGVr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x23,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMGVPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        308,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMGVP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        312,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTMGV_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTMGV_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTMGV_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        223,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTMGV_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTMGV_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTMGV_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTMGV_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        168,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTMGV_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTMGV_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTMGV_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        113,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTMGV_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xb5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        220,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTMGV_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTMGV_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTMGV_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa5,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        207,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTMGV_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x6a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        148,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTMGV_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTMGV_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGV_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTMGV_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGV_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTMGV_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGV_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTMGV_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGV_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTMGV_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGVr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTMGV_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGV_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTMGV_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTMGV_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        52,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTNCLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x36,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        88,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTNCLPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        299,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTNCLP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        303,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTNCL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        142,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTNCL_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTNCL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTNCL_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTNCL_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTNCL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        138,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTNCL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTNCL_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xab,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTNCL_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        104,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTNCL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTNCL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x38,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTNCL_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTNCL_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTNCL_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTNCL_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x7d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        167,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTNCL_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        237,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTNCL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTNCL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTNCL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTNCL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTNCL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTNCL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTNCL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTNCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        43,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTNFFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        316,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTNFFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        320,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTOVRr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2e,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        80,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTOVRPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        291,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTOVRP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        295,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTOVR_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        134,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTOVR_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTOVR_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTOVR_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTOVR_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        210,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTOVR_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTOVR_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTOVR_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x23,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        69,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTOVR_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTOVR_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2400,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        96,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTOVR_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa4,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        203,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTOVR_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTOVR_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTOVR_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        218,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTOVR_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x75,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        159,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTOVR_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb1,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTOVR_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVR_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTOVR_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVR_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTOVR_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVR_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTOVR_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVR_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTOVR_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTOVR_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVR_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTOVR_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTOVR_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        35,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTPFCr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        121,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC3r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC4r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC5r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC6r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPFC7r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC0_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        177,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC0_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        240,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC0_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        244,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC1_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        178,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC1_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        241,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC1_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        245,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC2_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        179,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC2_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        242,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC2_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        246,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC3_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        180,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC3_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        243,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC3_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        247,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC4_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        181,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC4_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        244,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC4_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        248,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC5_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        182,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC5_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        245,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC5_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        249,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC6_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        183,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC6_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        246,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC6_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        250,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPFC7_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        184,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFC7_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        247,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFC7_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        251,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        232,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF1r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        233,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF2r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        234,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF3r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        235,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF4r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        236,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF5r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        237,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF6r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        238,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPFCOFF7r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        239,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF0_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        236,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF1_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        237,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF2_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        238,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF3_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        239,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF4_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        240,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF5_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        241,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF6_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        242,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPFCOFF7_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5500,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        243,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTPKTr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x27,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        73,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPKTPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        312,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPKTP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x9e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        316,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTPKT_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPKT_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPKT_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPKT_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        231,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTPKT_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        231,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTPKT_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        151,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPKT_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        172,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTPKT_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x38,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        90,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTPKT_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xb8,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        226,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTPKT_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        117,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTPKT_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTPKT_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTPKT_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTPKT_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTPKT_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTPKT_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x6e,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        152,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTPKT_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        222,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTPKT_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKT_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTPKT_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKT_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTPKT_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKT_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTPKT_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKT_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTPKT_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTPKT_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKT_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTPKT_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPKT_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        56,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTPOKr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPOKPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        315,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPOKP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        319,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTPOK_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTPOK_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTPOK_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        230,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTPOK_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        234,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTPOK_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        234,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTPOK_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTPOK_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        175,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTPOK_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        93,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTPOK_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTPOK_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        120,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTPOK_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GTPOK_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTPOK_BCM56624_B0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTPOK_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTPOK_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTPOK_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xbc,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        240,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTPOK_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOK_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTPOK_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOK_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTPOK_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOK_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTPOK_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOK_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTPOK_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTPOK_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOK_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTPOK_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTPOK_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        59,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTRMFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        318,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTRMFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa400,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        322,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTSCLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x31,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        83,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTSCLPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        294,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTSCLP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8c00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        298,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTSCL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        137,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTSCL_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTSCL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTSCL_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTSCL_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        213,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTSCL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTSCL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        154,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTSCL_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x26,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        72,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTSCL_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa6,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        208,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTSCL_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2700,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        99,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTSCL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa7,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTSCL_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x33,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        85,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTSCL_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTSCL_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTSCL_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        221,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTSCL_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x78,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTSCL_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb4,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        232,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTSCL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTSCL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTSCL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTSCL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTSCL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTSCL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTSCL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2600,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTSCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        38,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTUCr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTUCPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        314,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTUCP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        318,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTUC_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTUC_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTUC_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        229,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTUC_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        233,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTUC_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        233,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTUC_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        153,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTUC_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        174,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTUC_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTUC_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTUC_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3b00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        119,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTUC_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xbc,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        227,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_GTUC_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTUC_BCM56624_B0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTUC_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTUC_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xba,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTUC_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xbb,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        239,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTUC_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUC_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTUC_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUC_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTUC_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUC_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTUC_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUC_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTUC_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTUC_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUC_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTUC_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTUC_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        58,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTVMFPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        317,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTVMFP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        321,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXCFr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2d,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        79,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTXCF_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        133,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTXCF_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTXCF_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        205,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTXCF_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTXCF_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTXCF_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        129,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTXCF_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        150,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTXCF_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x22,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        68,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTXCF_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa2,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        204,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTXCF_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2300,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        95,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTXCF_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa3,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXCF_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        81,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTXCF_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTXCF_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTXCF_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xaf,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        217,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTXCF_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x74,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXCF_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        228,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTXCF_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTXCF_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTXCF_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTXCF_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTXCF_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTXCF_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTXCF_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2200,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        34,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_GTXCLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x34,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        86,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTXCLPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        297,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTXCLP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x8f00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        301,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTXCL_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        140,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTXCL_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTXCL_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        212,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTXCL_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTXCL_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        216,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTXCL_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        136,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTXCL_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTXCL_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x29,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        75,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTXCL_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0xa9,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTXCL_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2a00,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        102,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTXCL_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xaa,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        209,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTXCL_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTXCL_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTXCL_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb6,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        224,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTXCL_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x7b,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        165,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXCL_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xb7,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        235,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTXCL_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCL_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTXCL_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCL_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTXCL_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCL_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTXCL_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCL_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTXCL_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTXCL_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCL_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTXCL_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXCL_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        41,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXPFr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2a,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        76,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTXPF_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        130,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTXPF_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTXPF_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        202,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTXPF_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GTXPF_BCM56142_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        206,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTXPF_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        126,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTXPF_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        147,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_GTXPF_BCM56224_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        65,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GTXPF_BCM56334_A0r */
        soc_block_list[210],
        soc_portreg,
        1,
        0,
        0x9f,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        201,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTXPF_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x2000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        92,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_GTXPF_BCM56440_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0xa0,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        199,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_GTXPF_BCM56514_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x2c,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        78,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GTXPF_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GTXPF_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GTXPF_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xac,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        214,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GTXPF_BCM56800_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x71,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        155,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXPF_BCM56820_A0r */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xad,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        225,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTXPF_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPF_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTXPF_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPF_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTXPF_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPF_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTXPF_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPF_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTXPF_BCM88675_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPFr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTXPF_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPF_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTXPF_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x1f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTXPF_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        31,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GTXPPr */
        soc_block_list[206],
        soc_portreg,
        1,
        0,
        0xbd,
        SOC_REG_FLAG_COUNTER |
                          SOC_REG_FLAG_ED_CNTR,
        0,
        1,
        soc_GR1023r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        241,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTXPP_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTXPP_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        231,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTXPP_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        235,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTXPP_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x4d00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        176,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        162,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        251,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        255,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        158,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5900,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        188,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4100,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        125,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3f00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_DURATION_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        63,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTERr */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM53400_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        161,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM53540_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM53570_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        250,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM53570_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x6000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        254,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM56150_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_RX_EEE_LPI_DURATION_COUNTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        157,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM56160_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x5800,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        187,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM56370_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0x4000,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GR1023_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        124,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88375_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTER_BCM88375_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88375_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTER_BCM88375_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTER_BCM88470_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88470_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTER_BCM88470_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88675_B0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTER_BCM88675_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_88680_A0)
    { /* SOC_REG_INT_GTX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r */
        soc_block_list[2],
        soc_portreg,
        1,
        0,
        0x3e00,
        SOC_REG_FLAG_COUNTER,
        0,
        1,
        soc_GTX_EEE_LPI_EVENT_COUNTER_BCM88680_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        62,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIGr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa08,
        0,
        0,
        3,
        soc_GXPORT_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000005, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56142_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0,
        0xb00,
        0,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0,
        0xb00,
        0,
        0,
        4,
        soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb00,
        0,
        0,
        4,
        soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb00,
        0,
        0,
        4,
        soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb00,
        0,
        0,
        4,
        soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56820_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xc06,
        0,
        0,
        4,
        soc_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000008, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000d, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUSr */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xa09,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56334_A0r */
        soc_block_list[14],
        soc_portreg,
        1,
        0,
        0xb01,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56624_A0r */
        soc_block_list[205],
        soc_portreg,
        1,
        0,
        0xb01,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56634_A0r */
        soc_block_list[207],
        soc_portreg,
        1,
        0,
        0xb01,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56685_A0r */
        soc_block_list[209],
        soc_portreg,
        1,
        0,
        0xb01,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56820_A0r */
        soc_block_list[9],
        soc_portreg,
        1,
        0,
        0xc07,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_GXPORT_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

