abstract atari st kbyte readonly cartridge port transformed kbyte readwrite port using cir cuit writing port slower reading factor two approximately written speed kilowords per second interface built using three chip two asttls pal  total part cost le howitworks backgroundinformation st brings address line aa data line lds uds rom rom signal uds lds meaning cpu aa least signifi cant address line dd connected internally st databus rom rom generated mmu output signal tell external hardware two bank addressed rom activated try read address xfaxfaffff rom activated try read address xfbxfbffff note name signal counterintuitive ie correctly written caveat hardware connected modified port must fast  fast enough run waitstates fast enough tolerate decoding delay introduced circuit ive used n static ram chip without trouble advisable use rom time external hardware build preference since rom contains neces sary delay ensure address stable activated least assumed worked data write operation produced two asttl latch used circuit see  preceeding slash indicates activelow signal cartridge port interface april operatingprinciple pal contains asynchronous finite state machine upper bank address xfbxxxx read pal manufac tures based state uds lds sup ply u end read cycle u u clocked latch least significant address bit pal ii subsequently lower bank read address xfaxxxx latched address latched step supplied data pwe writeenable signal activated go low rom active tell exter nal hardware addressed pwe active tell writecycle interest ing sideeffect design data word written read back use fact debug interface iii read upper bank return garbage unless rom present multiple successive read bank harmful ie confuse state machine latest address latched preparation read lower bank note put ram upperbank able write connecting pwe line ram effect putting rom address space create problem although nt tried example write data xcd address xbc lower bank following step performed step read byte address xfbcd xfbdata step read word address xfabc xfaaddr  used as use fast high speed chip necessary delay oe latch outputenable valid data critical could possibly get away alsttl nt tried cartridge port interface april construction schematic help department constructing gadget easy cheap hardest part might trying find connector port get one douglas electronics marina blvd san leandro calif  part number de  per piece another problem might face getting pal programmed nt know way get pal programmed could use discrete logic chip build state machine buildingit pinouts given user guide correct pinouts given  internals  book wrong follow schematic get pinouts asttl fast databook pall pinouts given  guessed  connected de although number others purchased connector cartridge port interface april pal pinouts legend preceding slash implies activelow signal nc implies nocontact nothing connected pin indicates signal input indicates signal output implies signal come fromgoes atari cart port u implies signal go u leastsignificant latch u implies signal go u mostsignificant latch ex implies signal go external hardware connected ramdisk pin signal pin signal           uds nc contact lds oe u u rom u rom pwe ex nc nc nc dclk u u nc nc nc nc nc nc gnd vcc note line called  help  shown  nc  since left unconnected best anees munshi april arpa asm csritorontoedu csnetrelayarpa bitnet asm utcsriutoronto csnet asm csritorontoedu uucp allegra ihnp decvax pyramid utzoo utcsri asm york road weston ontario mr e canada  cartridge port interface april  