Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 19 21:52:39 2024
| Host         : DESKTOP-4F847D8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   308 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    26 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    78 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1500 |          354 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |            1414 |          504 |
| Yes          | No                    | No                     |             869 |          264 |
| Yes          | No                    | Yes                    |             200 |           58 |
| Yes          | Yes                   | No                     |            1363 |          405 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                             Enable Signal                                                                            |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/referencias/start_signal_generat_0/inst/signo_reg_i_1_n_0                                                                                                   | system_i/referencias/start_signal_generat_0/inst/out_register_i_2_n_0                                                                    |                1 |              2 |         2.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                      |                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          |                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                     |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                            | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                   |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                  | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                1 |              4 |         4.00 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/referencias/start_signal_generat_0/inst/out_register_i_1_n_0                                                                                                | system_i/referencias/start_signal_generat_0/inst/out_register_i_2_n_0                                                                    |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                          | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                 |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                        | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                    | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                      |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                               | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                      |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                       |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                             | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                        |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                           |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt0                                     |                2 |              4 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                1 |              4 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                   | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                    | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |         2.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/lpf_int                                                                                            |                1 |              5 |         5.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                    | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                   |                2 |              5 |         2.50 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                      | system_i/lock_in/inst/lock_in/filtro_cuadratura/calcular_MxN/Dual.gpio_Data_Out_reg[31]                                                  |                3 |              6 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/rst_ps7_0_125M/U0/SEQ/seq_cnt_en                                                                                                                         | system_i/uP/rst_ps7_0_125M/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1_n_0                                                                           |                2 |              6 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                              | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]              |                3 |              8 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                     |                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                   |                5 |              8 |         1.60 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                        |                2 |              8 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1                                        |                                                                                                                                          |                5 |              9 |         1.80 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                        |                                                                                                                                          |                3 |              9 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                        |                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0    |                                                                                                                                          |                4 |              9 |         2.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                5 |             11 |         2.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                4 |             11 |         2.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                    | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                   |                4 |             13 |         3.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                   |                8 |             13 |         1.62 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                      | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg_1                                                                                 |                4 |             13 |         3.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                  |                                                                                                                                          |                4 |             13 |         3.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                7 |             14 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                          |                                                                                                                                          |                3 |             14 |         4.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                   |                                                                                                                                          |                5 |             14 |         2.80 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                8 |             17 |         2.12 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_onehot_gen_fwft.curr_fwft_state_reg[3] | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             19 |         2.71 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                      | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             19 |         3.17 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                         | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                7 |             21 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                        |                                                                                                                                          |                9 |             23 |         2.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[1]_0[0]                |                                                                                                                                          |               11 |             23 |         2.09 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk |                                                                                                                                                                      | system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0                                                                              |               11 |             28 |         2.55 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                  | system_i/uP_control/M_and_Nma/U0/bus2ip_reset                                                                                            |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                      | system_i/uP_control/phaseDAC_and_phaseREF/U0/bus2ip_reset                                                                                |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                        | system_i/uP_control/phaseDAC_and_phaseREF/U0/bus2ip_reset                                                                                |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                       | system_i/uP_control/phaseDAC_and_phaseREF/U0/bus2ip_reset                                                                                |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                      | system_i/uP_control/phaseDAC_and_phaseREF/U0/bus2ip_reset                                                                                |               15 |             32 |         2.13 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]                                                                    |                                                                                                                                          |               11 |             32 |         2.91 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | system_i/uP_control/result_fase/U0/bus2ip_reset                                                                                          |               11 |             32 |         2.91 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                | system_i/uP_control/result_fase/U0/bus2ip_reset                                                                                          |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                | system_i/uP_control/result_fase/U0/bus2ip_reset                                                                                          |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                  | system_i/uP_control/result_fase/U0/bus2ip_reset                                                                                          |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | system_i/uP_control/result_cuad/U0/bus2ip_reset                                                                                          |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                  | system_i/uP_control/result_cuad/U0/bus2ip_reset                                                                                          |                5 |             32 |         6.40 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                | system_i/uP_control/result_cuad/U0/bus2ip_reset                                                                                          |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                | system_i/uP_control/result_cuad/U0/bus2ip_reset                                                                                          |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                             | system_i/uP_control/enable_and_reset/U0/bus2ip_reset                                                                                     |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                            | system_i/uP_control/enable_and_reset/U0/bus2ip_reset                                                                                     |                7 |             32 |         4.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                           | system_i/uP_control/enable_and_reset/U0/bus2ip_reset                                                                                     |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                           | system_i/uP_control/enable_and_reset/U0/bus2ip_reset                                                                                     |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                             | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                  | system_i/uP_control/noise_bits_and_data_select/U0/bus2ip_reset                                                                           |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                   | system_i/uP_control/noise_bits_and_data_select/U0/bus2ip_reset                                                                           |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                 | system_i/uP_control/noise_bits_and_data_select/U0/bus2ip_reset                                                                           |               15 |             32 |         2.13 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                 | system_i/uP_control/noise_bits_and_data_select/U0/bus2ip_reset                                                                           |               16 |             32 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                   | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                 |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]                                                                    |                                                                                                                                          |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0                                                                  |                                                                                                                                          |                8 |             32 |         4.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1                                                                  |                                                                                                                                          |                9 |             32 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     |                                                                                                                                          |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/lock_in/inst/lock_in/filtro_fase/start_count                                                                                                                | system_i/lock_in/inst/lock_in/filtro_cuadratura/calcular_MxN/Dual.gpio_Data_Out_reg[31]                                                  |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/lock_in/inst/lock_in/filtro_cuadratura/start_count                                                                                                          | system_i/lock_in/inst/lock_in/filtro_cuadratura/calcular_MxN/Dual.gpio_Data_Out_reg[31]                                                  |                9 |             32 |         3.56 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/referencias/start_signal_generat_0/inst/counter[31]_i_1_n_0                                                                                                 | system_i/referencias/start_signal_generat_0/inst/out_register_i_2_n_0                                                                    |               10 |             32 |         3.20 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                        | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                      |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/finished/U0/gpio_core_1/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]                                                    |               16 |             32 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | system_i/uP_control/M_and_Nma/U0/bus2ip_reset                                                                                            |               13 |             32 |         2.46 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | system_i/uP_control/M_and_Nma/U0/bus2ip_reset                                                                                            |                6 |             32 |         5.33 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                  | system_i/uP_control/M_and_Nma/U0/bus2ip_reset                                                                                            |               12 |             32 |         2.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                     | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                   |                6 |             33 |         5.50 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                       |                9 |             33 |         3.67 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                     |                                                                                                                                          |                9 |             34 |         3.78 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                               |                                                                                                                                          |                9 |             35 |         3.89 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_fase/U0/bus2ip_reset                                                                                          |               14 |             36 |         2.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/noise_bits_and_data_select/U0/bus2ip_reset                                                                           |               16 |             36 |         2.25 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/phaseDAC_and_phaseREF/U0/bus2ip_reset                                                                                |               18 |             36 |         2.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/M_and_Nma/U0/bus2ip_reset                                                                                            |               14 |             36 |         2.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_cuad/U0/bus2ip_reset                                                                                          |               12 |             36 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/enable_and_reset/U0/bus2ip_reset                                                                                     |               14 |             36 |         2.57 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |               14 |             43 |         3.07 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]                |                                                                                                                                          |               17 |             45 |         2.65 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                        |                                                                                                                                          |               12 |             45 |         3.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                        |                                                                                                                                          |               12 |             45 |         3.75 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                            |                                                                                                                                          |               15 |             45 |         3.00 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                   |                                                                                                                                          |               16 |             47 |         2.94 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                          |                                                                                                                                          |               15 |             47 |         3.13 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/lock_in/inst/lock_in/filtro_cuadratura/finish                                                                                                               | system_i/lock_in/inst/lock_in/filtro_cuadratura/calcular_MxN/Dual.gpio_Data_Out_reg[31]                                                  |               14 |             49 |         3.50 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/lock_in/inst/lock_in/filtro_fase/finish                                                                                                                     | system_i/lock_in/inst/lock_in/filtro_cuadratura/calcular_MxN/Dual.gpio_Data_Out_reg[31]                                                  |               14 |             49 |         3.50 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_0[0]                                                                                  | system_i/referencias/dds_compiler_0/U0/i_synth/sclr_i                                                                                    |               13 |             54 |         4.15 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_0[0]                                                                                  | system_i/DAC/dds_compiler_0/U0/i_synth/sclr_i                                                                                            |               13 |             54 |         4.15 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 | system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_onehot_state_reg[0]_0                   |                                                                                                                                          |               17 |             64 |         3.76 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_0[0]                                                                                  | system_i/lock_in/inst/lock_in/filtro_cuadratura/calcular_MxN/Dual.gpio_Data_Out_reg[31]                                                  |               27 |             96 |         3.56 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_fase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                       |               41 |            128 |         3.12 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/phaseDAC_and_phaseREF/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                             |               51 |            128 |         2.51 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/M_and_Nma/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                         |               41 |            128 |         3.12 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/noise_bits_and_data_select/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                        |               41 |            128 |         3.12 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/enable_and_reset/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                  |               38 |            128 |         3.37 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                            |               39 |            128 |         3.28 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      | system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                       |               42 |            128 |         3.05 |
|  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk | system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_0[0]                                                                                  |                                                                                                                                          |               54 |            214 |         3.96 |
|  system_i/uP/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                      |                                                                                                                                          |              353 |           1498 |         4.24 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


