
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000614                       # Number of seconds simulated
sim_ticks                                   613694000                       # Number of ticks simulated
final_tick                                  613694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151274                       # Simulator instruction rate (inst/s)
host_op_rate                                   295600                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45510629                       # Simulator tick rate (ticks/s)
host_mem_usage                                 452736                       # Number of bytes of host memory used
host_seconds                                    13.48                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         194880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             289600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94720                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4525                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         154344022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         317552396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             471896417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    154344022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154344022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        154344022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        317552396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471896417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000417900500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           57                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                865                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        966                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      966                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 286464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  289664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     613692000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  966                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.503712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.286180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.726727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          275     29.16%     29.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          239     25.34%     54.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98     10.39%     64.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      7.42%     72.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      2.97%     75.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      3.29%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      3.82%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.80%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          149     15.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          943                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.245614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.451152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    176.865393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             41     71.93%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5      8.77%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6     10.53%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.570802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51     89.47%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      5.26%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      3.51%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       194880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 149233983.059961467981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 317552395.819414854050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96152154.005090475082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          966                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58917250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     99434000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13794365000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39782.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32654.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14279880.95                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     74426250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               158351250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16627.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35377.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       466.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    472.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3733                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     708                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     111742.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4419660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2322540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19228020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2656980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             36718260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1238880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        97085250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20451840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         66620640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              277786230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            452.646156                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            529752500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1927000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    263779500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     53262250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      70366000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    212919250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2413320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1256145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12723480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2155860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             35253930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2203680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        92169000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        22008480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         68955180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              265568595                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            432.737806                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            530635000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4120500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    271207750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     57316750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67758500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    202110500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  183461                       # Number of BP lookups
system.cpu.branchPred.condPredicted            183461                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9921                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                93012                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23916                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           93012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              83196                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9816                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1718                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      821360                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      134923                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           612                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           121                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      233089                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       613694000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1227389                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             274601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2291526                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      183461                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             107112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        860458                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           922                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           70                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    232949                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3052                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1146581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.912106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.688207                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   473313     41.28%     41.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12520      1.09%     42.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54577      4.76%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31698      2.76%     49.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    46453      4.05%     53.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31296      2.73%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11101      0.97%     57.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    25104      2.19%     59.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   460519     40.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1146581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149473                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.866992                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   273805                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                214801                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    634203                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 13751                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10021                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4403033                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10021                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   281809                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  123624                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4564                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    638352                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 88211                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4369872                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2883                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10552                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    246                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  73040                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4958915                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9637476                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4154562                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3381267                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   464247                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                155                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     60540                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               837290                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              139224                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35652                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10974                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4289255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 243                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4183333                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             14467                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          303441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       503186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            179                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1146581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.648528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.797022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              263707     23.00%     23.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               69776      6.09%     29.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              124859     10.89%     39.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               88877      7.75%     47.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              129916     11.33%     59.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              119185     10.39%     69.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               98016      8.55%     78.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              124437     10.85%     88.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              127808     11.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1146581                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13603      6.79%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17389      8.68%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     15.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2501      1.25%     16.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     16.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             79997     39.95%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     56.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            49996     24.97%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1024      0.51%     82.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   667      0.33%     82.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35026     17.49%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               37      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7167      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1666881     39.85%     40.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10071      0.24%     40.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1877      0.04%     40.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551510     13.18%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  673      0.02%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21551      0.52%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1672      0.04%     54.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380918      9.11%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                720      0.02%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317500      7.59%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7533      0.18%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      6.22%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               251351      6.01%     83.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100199      2.40%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568020     13.58%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35626      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4183333                       # Type of FU issued
system.cpu.iq.rate                           3.408319                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      200261                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.047871                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4505686                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2011999                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1647188                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5222289                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2580994                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2487092                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1677874                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2698553                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108633                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        67978                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7954                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2508                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10021                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   83870                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2883                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4289498                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               309                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                837290                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               139224                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                148                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    585                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             59                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4957                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6616                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11573                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4157671                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                806273                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25662                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       941186                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   146895                       # Number of branches executed
system.cpu.iew.exec_stores                     134913                       # Number of stores executed
system.cpu.iew.exec_rate                     3.387411                       # Inst execution rate
system.cpu.iew.wb_sent                        4137990                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4134280                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2558236                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4030947                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.368353                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.634649                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          303466                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9980                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1101696                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.618109                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.146006                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       295382     26.81%     26.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133083     12.08%     38.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        67512      6.13%     45.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68123      6.18%     51.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94402      8.57%     59.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        74392      6.75%     66.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        66057      6.00%     72.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        54290      4.93%     77.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       248455     22.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1101696                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                248455                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5142763                       # The number of ROB reads
system.cpu.rob.rob_writes                     8624373                       # The number of ROB writes
system.cpu.timesIdled                             765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.601699                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.601699                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.661960                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.661960                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3804013                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1412678                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3326159                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2450948                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    634387                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   805887                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1241089                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2183.495571                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2183.495571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.133270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.133270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3045                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3036                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.185852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1684039                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1684039                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       696362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          696362                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130272                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       826634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           826634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       826634                       # number of overall hits
system.cpu.dcache.overall_hits::total          826634                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12862                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1001                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        13863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13863                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13863                       # number of overall misses
system.cpu.dcache.overall_misses::total         13863                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    676275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    676275000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     64939499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     64939499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    741214499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    741214499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    741214499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    741214499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840497                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018135                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007625                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016494                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52579.303374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52579.303374                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64874.624376                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64874.624376                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53467.106615                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53467.106615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53467.106615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53467.106615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11427                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.837349                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.400000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10815                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10818                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2047                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          998                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3045                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3045                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3045                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3045                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    132002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    132002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63802499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63802499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    195804499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    195804499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    195804499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    195804499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002886                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003623                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64485.588666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64485.588666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63930.359719                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63930.359719                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64303.612151                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64303.612151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64303.612151                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64303.612151                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.702715                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               968                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.830579                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.702715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962310                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            467372                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           467372                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       230870                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230870                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       230870                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230870                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230870                       # number of overall hits
system.cpu.icache.overall_hits::total          230870                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2076                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2076                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2076                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2076                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2076                       # number of overall misses
system.cpu.icache.overall_misses::total          2076                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    137671998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    137671998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    137671998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    137671998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    137671998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    137671998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       232946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008912                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008912                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008912                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008912                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008912                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66315.991329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66315.991329                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66315.991329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66315.991329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66315.991329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66315.991329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3850                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.315789                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          968                       # number of writebacks
system.cpu.icache.writebacks::total               968                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          595                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          595                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          595                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          595                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1481                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1481                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1481                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1481                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1481                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106353498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106353498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106353498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106353498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106353498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106353498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006358                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71811.950034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71811.950034                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71811.950034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71811.950034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71811.950034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71811.950034                       # average overall mshr miss latency
system.cpu.icache.replacements                    968                       # number of replacements
system.membus.snoop_filter.tot_requests          5494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    613694000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3527                       # Transaction distribution
system.membus.trans_dist::WritebackClean          968                       # Transaction distribution
system.membus.trans_dist::ReadExReq               998                       # Transaction distribution
system.membus.trans_dist::ReadExResp              998                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2047                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       194880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       194880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  351552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4526                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001768                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042010                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4518     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4526                       # Request fanout histogram
system.membus.reqLayer2.occupancy            10282000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7846747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           16069000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
