{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 11:25:22 2015 " "Info: Processing started: Mon Jun 22 11:25:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MICR_CLK " "Info: Assuming node \"MICR_CLK\" is an undefined clock" {  } { { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 40 -560 -392 56 "MICR_CLK" "" } } } } { "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "MICR_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "RAM_CLK " "Info: Assuming node \"RAM_CLK\" is an undefined clock" {  } { { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -160 -448 -280 -144 "RAM_CLK" "" } } } } { "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_DC " "Info: Assuming node \"CLK_DC\" is an undefined clock" {  } { { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 8 -560 -392 24 "CLK_DC" "" } } } } { "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_DC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "REG_CLK " "Info: Assuming node \"REG_CLK\" is an undefined clock" {  } { { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -144 -448 -280 -128 "REG_CLK" "" } } } } { "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "REG:inst4\|inst8 " "Info: Detected gated clock \"REG:inst4\|inst8\" as buffer" {  } { { "Schemes/REG.bdf" "" { Schematic "d:/CPU/Schemes/REG.bdf" { { 856 408 472 904 "inst8" "" } } } } { "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "REG:inst4\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[10\] " "Info: Detected ripple clock \"CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } } { "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/altera_quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MICR_CLK memory CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\] register REG:inst4\|inst7 132.24 MHz 7.562 ns Internal " "Info: Clock \"MICR_CLK\" has Internal fmax of 132.24 MHz between source memory \"CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\]\" and destination register \"REG:inst4\|inst7\" (period= 7.562 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.380 ns + Longest memory register " "Info: + Longest memory to register delay is 10.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.080 ns CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\] 1 MEM M4K_X15_Y14 11 " "Info: 1: + IC(0.000 ns) + CELL(0.080 ns) = 0.080 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.340 ns) 1.556 ns CU:inst1\|REG_SRC_SWITCHER:inst3\|REG_SW:inst3\|lpm_mux:lpm_mux_component\|mux_grd:auto_generated\|result_node\[0\]~1 2 COMB LC_X11_Y14_N2 25 " "Info: 2: + IC(1.136 ns) + CELL(0.340 ns) = 1.556 ns; Loc. = LC_X11_Y14_N2; Fanout = 25; COMB Node = 'CU:inst1\|REG_SRC_SWITCHER:inst3\|REG_SW:inst3\|lpm_mux:lpm_mux_component\|mux_grd:auto_generated\|result_node\[0\]~1'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_grd.tdf" "" { Text "d:/CPU/db/mux_grd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.454 ns) 3.071 ns REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~46 3 COMB LC_X12_Y16_N4 1 " "Info: 3: + IC(1.061 ns) + CELL(0.454 ns) = 3.071 ns; Loc. = LC_X12_Y16_N4; Fanout = 1; COMB Node = 'REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~46'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 3.421 ns REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~47 4 COMB LC_X12_Y16_N5 1 " "Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.421 ns; Loc. = LC_X12_Y16_N5; Fanout = 1; COMB Node = 'REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~47'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.350 ns" { REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.225 ns) 4.928 ns REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~55 5 COMB LC_X14_Y15_N6 7 " "Info: 5: + IC(1.282 ns) + CELL(0.225 ns) = 4.928 ns; Loc. = LC_X14_Y15_N6; Fanout = 7; COMB Node = 'REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~55'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.340 ns) 6.379 ns ALU:inst\|ADD:inst\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5 6 COMB LC_X9_Y15_N0 2 " "Info: 6: + IC(1.111 ns) + CELL(0.340 ns) = 6.379 ns; Loc. = LC_X9_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst\|ADD:inst\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.088 ns) 6.787 ns ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~3 7 COMB LC_X9_Y15_N8 1 " "Info: 7: + IC(0.320 ns) + CELL(0.088 ns) = 6.787 ns; Loc. = LC_X9_Y15_N8; Fanout = 1; COMB Node = 'ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~3'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_o2g.tdf" "" { Text "d:/CPU/db/cmpr_o2g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 7.884 ns ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~4 8 COMB LC_X11_Y15_N1 8 " "Info: 8: + IC(0.872 ns) + CELL(0.225 ns) = 7.884 ns; Loc. = LC_X11_Y15_N1; Fanout = 8; COMB Node = 'ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~4'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_o2g.tdf" "" { Text "d:/CPU/db/cmpr_o2g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.088 ns) 8.311 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~26 9 COMB LC_X11_Y15_N7 1 " "Info: 9: + IC(0.339 ns) + CELL(0.088 ns) = 8.311 ns; Loc. = LC_X11_Y15_N7; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~26'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.088 ns) 8.954 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~27 10 COMB LC_X12_Y15_N0 2 " "Info: 10: + IC(0.555 ns) + CELL(0.088 ns) = 8.954 ns; Loc. = LC_X12_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~27'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.238 ns) 10.380 ns REG:inst4\|inst7 11 REG LC_X17_Y15_N0 2 " "Info: 11: + IC(1.188 ns) + CELL(0.238 ns) = 10.380 ns; Loc. = LC_X17_Y15_N0; Fanout = 2; REG Node = 'REG:inst4\|inst7'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 REG:inst4|inst7 } "NODE_NAME" } } { "Schemes/REG.bdf" "" { Schematic "d:/CPU/Schemes/REG.bdf" { { 840 480 544 920 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 21.71 % ) " "Info: Total cell delay = 2.254 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.126 ns ( 78.29 % ) " "Info: Total interconnect delay = 8.126 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.380 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 REG:inst4|inst7 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "10.380 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 {} ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 {} REG:inst4|inst7 {} } { 0.000ns 1.136ns 1.061ns 0.262ns 1.282ns 1.111ns 0.320ns 0.872ns 0.339ns 0.555ns 1.188ns } { 0.080ns 0.340ns 0.454ns 0.088ns 0.225ns 0.340ns 0.088ns 0.225ns 0.088ns 0.088ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.347 ns - Smallest " "Info: - Smallest clock skew is 3.347 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MICR_CLK destination 5.793 ns + Shortest register " "Info: + Shortest clock path from clock \"MICR_CLK\" to destination register is 5.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns MICR_CLK 1 CLK PIN_J3 35 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 35; CLK Node = 'MICR_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICR_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 40 -560 -392 56 "MICR_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(1.125 ns) 3.026 ns CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[10\] 2 MEM M4K_X15_Y14 2 " "Info: 2: + IC(0.771 ns) + CELL(1.125 ns) = 3.026 ns; Loc. = M4K_X15_Y14; Fanout = 2; MEM Node = 'CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[10\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] } "NODE_NAME" } } { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.340 ns) 4.263 ns REG:inst4\|inst8 3 COMB LC_X17_Y16_N2 1 " "Info: 3: + IC(0.897 ns) + CELL(0.340 ns) = 4.263 ns; Loc. = LC_X17_Y16_N2; Fanout = 1; COMB Node = 'REG:inst4\|inst8'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] REG:inst4|inst8 } "NODE_NAME" } } { "Schemes/REG.bdf" "" { Schematic "d:/CPU/Schemes/REG.bdf" { { 856 408 472 904 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.547 ns) 5.793 ns REG:inst4\|inst7 4 REG LC_X17_Y15_N0 2 " "Info: 4: + IC(0.983 ns) + CELL(0.547 ns) = 5.793 ns; Loc. = LC_X17_Y15_N0; Fanout = 2; REG Node = 'REG:inst4\|inst7'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { REG:inst4|inst8 REG:inst4|inst7 } "NODE_NAME" } } { "Schemes/REG.bdf" "" { Schematic "d:/CPU/Schemes/REG.bdf" { { 840 480 544 920 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.142 ns ( 54.24 % ) " "Info: Total cell delay = 3.142 ns ( 54.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.651 ns ( 45.76 % ) " "Info: Total interconnect delay = 2.651 ns ( 45.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] REG:inst4|inst8 REG:inst4|inst7 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] {} REG:inst4|inst8 {} REG:inst4|inst7 {} } { 0.000ns 0.000ns 0.771ns 0.897ns 0.983ns } { 0.000ns 1.130ns 1.125ns 0.340ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MICR_CLK source 2.446 ns - Longest memory " "Info: - Longest clock path from clock \"MICR_CLK\" to source memory is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns MICR_CLK 1 CLK PIN_J3 35 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 35; CLK Node = 'MICR_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICR_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 40 -560 -392 56 "MICR_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.545 ns) 2.446 ns CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\] 2 MEM M4K_X15_Y14 11 " "Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 68.48 % ) " "Info: Total cell delay = 1.675 ns ( 68.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.52 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] REG:inst4|inst8 REG:inst4|inst7 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] {} REG:inst4|inst8 {} REG:inst4|inst7 {} } { 0.000ns 0.000ns 0.771ns 0.897ns 0.983ns } { 0.000ns 1.130ns 1.125ns 0.340ns 0.547ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "Schemes/REG.bdf" "" { Schematic "d:/CPU/Schemes/REG.bdf" { { 840 480 544 920 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.380 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 REG:inst4|inst7 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "10.380 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 {} ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 {} REG:inst4|inst7 {} } { 0.000ns 1.136ns 1.061ns 0.262ns 1.282ns 1.111ns 0.320ns 0.872ns 0.339ns 0.555ns 1.188ns } { 0.080ns 0.340ns 0.454ns 0.088ns 0.225ns 0.340ns 0.088ns 0.225ns 0.088ns 0.088ns 0.238ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.793 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] REG:inst4|inst8 REG:inst4|inst7 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "5.793 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[10] {} REG:inst4|inst8 {} REG:inst4|inst7 {} } { 0.000ns 0.000ns 0.771ns 0.897ns 0.983ns } { 0.000ns 1.130ns 1.125ns 0.340ns 0.547ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "RAM_CLK memory RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|ram_block1a7~porta_address_reg0 memory RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|q_a\[7\] 256.02 MHz 3.906 ns Internal " "Info: Clock \"RAM_CLK\" has Internal fmax of 256.02 MHz between source memory \"RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|ram_block1a7~porta_address_reg0\" and destination memory \"RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|q_a\[7\]\" (period= 3.906 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.323 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X15_Y16 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y16; Fanout = 8; MEM Node = 'RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s7f1.tdf" "" { Text "d:/CPU/db/altsyncram_s7f1.tdf" 197 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.323 ns) 3.323 ns RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|q_a\[7\] 2 MEM M4K_X15_Y16 3 " "Info: 2: + IC(0.000 ns) + CELL(3.323 ns) = 3.323 ns; Loc. = M4K_X15_Y16; Fanout = 3; MEM Node = 'RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|q_a\[7\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_s7f1.tdf" "" { Text "d:/CPU/db/altsyncram_s7f1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.323 ns ( 100.00 % ) " "Info: Total cell delay = 3.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RAM_CLK destination 2.446 ns + Shortest memory " "Info: + Shortest clock path from clock \"RAM_CLK\" to destination memory is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns RAM_CLK 1 CLK PIN_J15 33 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 33; CLK Node = 'RAM_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -160 -448 -280 -144 "RAM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.545 ns) 2.446 ns RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|q_a\[7\] 2 MEM M4K_X15_Y16 3 " "Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y16; Fanout = 3; MEM Node = 'RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|q_a\[7\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_s7f1.tdf" "" { Text "d:/CPU/db/altsyncram_s7f1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 68.48 % ) " "Info: Total cell delay = 1.675 ns ( 68.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.52 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { RAM_CLK {} RAM_CLK~out0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RAM_CLK source 2.457 ns - Longest memory " "Info: - Longest clock path from clock \"RAM_CLK\" to source memory is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns RAM_CLK 1 CLK PIN_J15 33 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J15; Fanout = 33; CLK Node = 'RAM_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -160 -448 -280 -144 "RAM_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.556 ns) 2.457 ns RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X15_Y16 8 " "Info: 2: + IC(0.771 ns) + CELL(0.556 ns) = 2.457 ns; Loc. = M4K_X15_Y16; Fanout = 8; MEM Node = 'RAM_256:inst7\|altsyncram:altsyncram_component\|altsyncram_s7f1:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_s7f1.tdf" "" { Text "d:/CPU/db/altsyncram_s7f1.tdf" 197 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 68.62 % ) " "Info: Total cell delay = 1.686 ns ( 68.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.38 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { RAM_CLK {} RAM_CLK~out0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { RAM_CLK {} RAM_CLK~out0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { RAM_CLK {} RAM_CLK~out0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_s7f1.tdf" "" { Text "d:/CPU/db/altsyncram_s7f1.tdf" 197 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_s7f1.tdf" "" { Text "d:/CPU/db/altsyncram_s7f1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { RAM_CLK {} RAM_CLK~out0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|q_a[7] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { RAM_CLK RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { RAM_CLK {} RAM_CLK~out0 {} RAM_256:inst7|altsyncram:altsyncram_component|altsyncram_s7f1:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_DC memory CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|ram_block1a5~porta_address_reg0 memory CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|q_a\[5\] 256.02 MHz 3.906 ns Internal " "Info: Clock \"CLK_DC\" has Internal fmax of 256.02 MHz between source memory \"CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|ram_block1a5~porta_address_reg0\" and destination memory \"CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|q_a\[5\]\" (period= 3.906 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.323 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|ram_block1a5~porta_address_reg0 1 MEM M4K_X15_Y15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X15_Y15; Fanout = 6; MEM Node = 'CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|ram_block1a5~porta_address_reg0'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_po51.tdf" "" { Text "d:/CPU/db/altsyncram_po51.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.323 ns) 3.323 ns CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|q_a\[5\] 2 MEM M4K_X15_Y15 1 " "Info: 2: + IC(0.000 ns) + CELL(3.323 ns) = 3.323 ns; Loc. = M4K_X15_Y15; Fanout = 1; MEM Node = 'CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|q_a\[5\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_po51.tdf" "" { Text "d:/CPU/db/altsyncram_po51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.323 ns ( 100.00 % ) " "Info: Total cell delay = 3.323 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_DC destination 2.446 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_DC\" to destination memory is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK_DC 1 CLK PIN_J16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 15; CLK Node = 'CLK_DC'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_DC } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 8 -560 -392 24 "CLK_DC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.545 ns) 2.446 ns CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|q_a\[5\] 2 MEM M4K_X15_Y15 1 " "Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y15; Fanout = 1; MEM Node = 'CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|q_a\[5\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_po51.tdf" "" { Text "d:/CPU/db/altsyncram_po51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 68.48 % ) " "Info: Total cell delay = 1.675 ns ( 68.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.52 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_DC source 2.457 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_DC\" to source memory is 2.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK_DC 1 CLK PIN_J16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 15; CLK Node = 'CLK_DC'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_DC } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 8 -560 -392 24 "CLK_DC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.556 ns) 2.457 ns CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|ram_block1a5~porta_address_reg0 2 MEM M4K_X15_Y15 6 " "Info: 2: + IC(0.771 ns) + CELL(0.556 ns) = 2.457 ns; Loc. = M4K_X15_Y15; Fanout = 6; MEM Node = 'CU:inst1\|MICR_ADDR:inst1\|DECODE_ADDR:inst1\|altsyncram:altsyncram_component\|altsyncram_po51:auto_generated\|ram_block1a5~porta_address_reg0'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_po51.tdf" "" { Text "d:/CPU/db/altsyncram_po51.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 68.62 % ) " "Info: Total cell delay = 1.686 ns ( 68.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.38 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_po51.tdf" "" { Text "d:/CPU/db/altsyncram_po51.tdf" 134 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_po51.tdf" "" { Text "d:/CPU/db/altsyncram_po51.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.323 ns" { CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "3.323 ns" { CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] {} } { 0.000ns 0.000ns } { 0.000ns 3.323ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|q_a[5] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.457 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|DECODE_ADDR:inst1|altsyncram:altsyncram_component|altsyncram_po51:auto_generated|ram_block1a5~porta_address_reg0 {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "REG_CLK register REG:inst4\|lpm_ff0:temp0\|lpm_ff:lpm_ff_component\|dffs\[6\] register REG:inst4\|lpm_ff0:PC\|lpm_ff:lpm_ff_component\|dffs\[0\] 76.8 MHz 13.02 ns Internal " "Info: Clock \"REG_CLK\" has Internal fmax of 76.8 MHz between source register \"REG:inst4\|lpm_ff0:temp0\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"REG:inst4\|lpm_ff0:PC\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 13.02 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.818 ns + Longest register register " "Info: + Longest register to register delay is 12.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG:inst4\|lpm_ff0:temp0\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LC_X12_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y15_N9; Fanout = 5; REG Node = 'REG:inst4\|lpm_ff0:temp0\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.088 ns) 1.723 ns CU:inst1\|REG_SRC_SWITCHER:inst2\|REG_SW:inst3\|lpm_mux:lpm_mux_component\|mux_grd:auto_generated\|result_node\[0\]~1 2 COMB LC_X13_Y15_N2 25 " "Info: 2: + IC(1.635 ns) + CELL(0.088 ns) = 1.723 ns; Loc. = LC_X13_Y15_N2; Fanout = 25; COMB Node = 'CU:inst1\|REG_SRC_SWITCHER:inst2\|REG_SW:inst3\|lpm_mux:lpm_mux_component\|mux_grd:auto_generated\|result_node\[0\]~1'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_grd.tdf" "" { Text "d:/CPU/db/mux_grd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.454 ns) 3.350 ns REG:inst4\|lpm_mux:inst4\|mux_ifc:auto_generated\|_~50 3 COMB LC_X8_Y15_N0 1 " "Info: 3: + IC(1.173 ns) + CELL(0.454 ns) = 3.350 ns; Loc. = LC_X8_Y15_N0; Fanout = 1; COMB Node = 'REG:inst4\|lpm_mux:inst4\|mux_ifc:auto_generated\|_~50'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.088 ns) 4.356 ns REG:inst4\|lpm_mux:inst4\|mux_ifc:auto_generated\|_~51 4 COMB LC_X9_Y13_N9 1 " "Info: 4: + IC(0.918 ns) + CELL(0.088 ns) = 4.356 ns; Loc. = LC_X9_Y13_N9; Fanout = 1; COMB Node = 'REG:inst4\|lpm_mux:inst4\|mux_ifc:auto_generated\|_~51'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.225 ns) 4.918 ns REG:inst4\|lpm_mux:inst4\|mux_ifc:auto_generated\|_~64 5 COMB LC_X9_Y13_N0 6 " "Info: 5: + IC(0.337 ns) + CELL(0.225 ns) = 4.918 ns; Loc. = LC_X9_Y13_N0; Fanout = 6; COMB Node = 'REG:inst4\|lpm_mux:inst4\|mux_ifc:auto_generated\|_~64'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.225 ns) 6.343 ns ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~3 6 COMB LC_X9_Y15_N8 1 " "Info: 6: + IC(1.200 ns) + CELL(0.225 ns) = 6.343 ns; Loc. = LC_X9_Y15_N8; Fanout = 1; COMB Node = 'ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~3'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_o2g.tdf" "" { Text "d:/CPU/db/cmpr_o2g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 7.440 ns ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~4 7 COMB LC_X11_Y15_N1 8 " "Info: 7: + IC(0.872 ns) + CELL(0.225 ns) = 7.440 ns; Loc. = LC_X11_Y15_N1; Fanout = 8; COMB Node = 'ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~4'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_o2g.tdf" "" { Text "d:/CPU/db/cmpr_o2g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.088 ns) 7.867 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~26 8 COMB LC_X11_Y15_N7 1 " "Info: 8: + IC(0.339 ns) + CELL(0.088 ns) = 7.867 ns; Loc. = LC_X11_Y15_N7; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~26'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.088 ns) 8.510 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~27 9 COMB LC_X12_Y15_N0 2 " "Info: 9: + IC(0.555 ns) + CELL(0.088 ns) = 8.510 ns; Loc. = LC_X12_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~27'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.088 ns) 9.786 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|result_node\[0\]~5 10 COMB LC_X17_Y15_N0 3 " "Info: 10: + IC(1.188 ns) + CELL(0.088 ns) = 9.786 ns; Loc. = LC_X17_Y15_N0; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|result_node\[0\]~5'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "db/mux_ifc.tdf" "" { Text "d:/CPU/db/mux_ifc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.088 ns) 11.224 ns MEM_OR_REG:inst3\|lpm_mux:lpm_mux_component\|mux_lrd:auto_generated\|result_node\[0\]~7 11 COMB LC_X13_Y16_N5 8 " "Info: 11: + IC(1.350 ns) + CELL(0.088 ns) = 11.224 ns; Loc. = LC_X13_Y16_N5; Fanout = 8; COMB Node = 'MEM_OR_REG:inst3\|lpm_mux:lpm_mux_component\|mux_lrd:auto_generated\|result_node\[0\]~7'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5 MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7 } "NODE_NAME" } } { "db/mux_lrd.tdf" "" { Text "d:/CPU/db/mux_lrd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.089 ns) 12.818 ns REG:inst4\|lpm_ff0:PC\|lpm_ff:lpm_ff_component\|dffs\[0\] 12 REG LC_X10_Y15_N2 3 " "Info: 12: + IC(1.505 ns) + CELL(0.089 ns) = 12.818 ns; Loc. = LC_X10_Y15_N2; Fanout = 3; REG Node = 'REG:inst4\|lpm_ff0:PC\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7 REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 13.62 % ) " "Info: Total cell delay = 1.746 ns ( 13.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.072 ns ( 86.38 % ) " "Info: Total interconnect delay = 11.072 ns ( 86.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.818 ns" { REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5 MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7 REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "12.818 ns" { REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 {} REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50 {} REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51 {} REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5 {} MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7 {} REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.635ns 1.173ns 0.918ns 0.337ns 1.200ns 0.872ns 0.339ns 0.555ns 1.188ns 1.350ns 1.505ns } { 0.000ns 0.088ns 0.454ns 0.088ns 0.225ns 0.225ns 0.225ns 0.088ns 0.088ns 0.088ns 0.088ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "REG_CLK destination 2.444 ns + Shortest register " "Info: + Shortest clock path from clock \"REG_CLK\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns REG_CLK 1 CLK PIN_J4 65 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 65; CLK Node = 'REG_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -144 -448 -280 -128 "REG_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.547 ns) 2.444 ns REG:inst4\|lpm_ff0:PC\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC_X10_Y15_N2 3 " "Info: 2: + IC(0.767 ns) + CELL(0.547 ns) = 2.444 ns; Loc. = LC_X10_Y15_N2; Fanout = 3; REG Node = 'REG:inst4\|lpm_ff0:PC\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { REG_CLK REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.62 % ) " "Info: Total cell delay = 1.677 ns ( 68.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.767 ns ( 31.38 % ) " "Info: Total interconnect delay = 0.767 ns ( 31.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "REG_CLK source 2.444 ns - Longest register " "Info: - Longest clock path from clock \"REG_CLK\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns REG_CLK 1 CLK PIN_J4 65 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 65; CLK Node = 'REG_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -144 -448 -280 -128 "REG_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.547 ns) 2.444 ns REG:inst4\|lpm_ff0:temp0\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X12_Y15_N9 5 " "Info: 2: + IC(0.767 ns) + CELL(0.547 ns) = 2.444 ns; Loc. = LC_X12_Y15_N9; Fanout = 5; REG Node = 'REG:inst4\|lpm_ff0:temp0\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { REG_CLK REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.62 % ) " "Info: Total cell delay = 1.677 ns ( 68.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.767 ns ( 31.38 % ) " "Info: Total interconnect delay = 0.767 ns ( 31.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.818 ns" { REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51 REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5 MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7 REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "12.818 ns" { REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] {} CU:inst1|REG_SRC_SWITCHER:inst2|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 {} REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~50 {} REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~51 {} REG:inst4|lpm_mux:inst4|mux_ifc:auto_generated|_~64 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~26 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~27 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|result_node[0]~5 {} MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[0]~7 {} REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 1.635ns 1.173ns 0.918ns 0.337ns 1.200ns 0.872ns 0.339ns 0.555ns 1.188ns 1.350ns 1.505ns } { 0.000ns 0.088ns 0.454ns 0.088ns 0.225ns 0.225ns 0.225ns 0.088ns 0.088ns 0.088ns 0.088ns 0.089ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:PC|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:temp0|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REG:inst4\|lpm_ff0:IR\|lpm_ff:lpm_ff_component\|dffs\[4\] WRITE_REG REG_CLK 7.089 ns register " "Info: tsu for register \"REG:inst4\|lpm_ff0:IR\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"WRITE_REG\", clock pin = \"REG_CLK\") is 7.089 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.504 ns + Longest pin register " "Info: + Longest pin to register delay is 9.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns WRITE_REG 1 PIN PIN_H17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_H17; Fanout = 8; PIN Node = 'WRITE_REG'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_REG } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -184 -448 -280 -168 "WRITE_REG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.050 ns) + CELL(0.088 ns) 7.268 ns REG:inst4\|RW_REG:inst\|inst5~0 2 COMB LC_X8_Y15_N8 8 " "Info: 2: + IC(6.050 ns) + CELL(0.088 ns) = 7.268 ns; Loc. = LC_X8_Y15_N8; Fanout = 8; COMB Node = 'REG:inst4\|RW_REG:inst\|inst5~0'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.138 ns" { WRITE_REG REG:inst4|RW_REG:inst|inst5~0 } "NODE_NAME" } } { "Schemes/RW_REG.bdf" "" { Schematic "d:/CPU/Schemes/RW_REG.bdf" { { 328 448 512 376 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.667 ns) 9.504 ns REG:inst4\|lpm_ff0:IR\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LC_X14_Y14_N8 4 " "Info: 3: + IC(1.569 ns) + CELL(0.667 ns) = 9.504 ns; Loc. = LC_X14_Y14_N8; Fanout = 4; REG Node = 'REG:inst4\|lpm_ff0:IR\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { REG:inst4|RW_REG:inst|inst5~0 REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.885 ns ( 19.83 % ) " "Info: Total cell delay = 1.885 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.619 ns ( 80.17 % ) " "Info: Total interconnect delay = 7.619 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { WRITE_REG REG:inst4|RW_REG:inst|inst5~0 REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { WRITE_REG {} WRITE_REG~out0 {} REG:inst4|RW_REG:inst|inst5~0 {} REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 6.050ns 1.569ns } { 0.000ns 1.130ns 0.088ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "REG_CLK destination 2.444 ns - Shortest register " "Info: - Shortest clock path from clock \"REG_CLK\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns REG_CLK 1 CLK PIN_J4 65 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 65; CLK Node = 'REG_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -144 -448 -280 -128 "REG_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.547 ns) 2.444 ns REG:inst4\|lpm_ff0:IR\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X14_Y14_N8 4 " "Info: 2: + IC(0.767 ns) + CELL(0.547 ns) = 2.444 ns; Loc. = LC_X14_Y14_N8; Fanout = 4; REG Node = 'REG:inst4\|lpm_ff0:IR\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { REG_CLK REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.62 % ) " "Info: Total cell delay = 1.677 ns ( 68.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.767 ns ( 31.38 % ) " "Info: Total interconnect delay = 0.767 ns ( 31.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { WRITE_REG REG:inst4|RW_REG:inst|inst5~0 REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { WRITE_REG {} WRITE_REG~out0 {} REG:inst4|RW_REG:inst|inst5~0 {} REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 6.050ns 1.569ns } { 0.000ns 1.130ns 0.088ns 0.667ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { REG_CLK REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.444 ns" { REG_CLK {} REG_CLK~out0 {} REG:inst4|lpm_ff0:IR|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.767ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "MICR_CLK C_in\[1\] CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\] 17.975 ns memory " "Info: tco from clock \"MICR_CLK\" to destination pin \"C_in\[1\]\" through memory \"CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\]\" is 17.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MICR_CLK source 2.446 ns + Longest memory " "Info: + Longest clock path from clock \"MICR_CLK\" to source memory is 2.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns MICR_CLK 1 CLK PIN_J3 35 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J3; Fanout = 35; CLK Node = 'MICR_CLK'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MICR_CLK } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 40 -560 -392 56 "MICR_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.545 ns) 2.446 ns CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\] 2 MEM M4K_X15_Y14 11 " "Info: 2: + IC(0.771 ns) + CELL(0.545 ns) = 2.446 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.675 ns ( 68.48 % ) " "Info: Total cell delay = 1.675 ns ( 68.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.52 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.029 ns + Longest memory pin " "Info: + Longest memory to pin delay is 15.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.080 ns CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\] 1 MEM M4K_X15_Y14 11 " "Info: 1: + IC(0.000 ns) + CELL(0.080 ns) = 0.080 ns; Loc. = M4K_X15_Y14; Fanout = 11; MEM Node = 'CU:inst1\|MICROCODE:inst\|altsyncram:altsyncram_component\|altsyncram_as51:auto_generated\|q_a\[21\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_as51.tdf" "" { Text "d:/CPU/db/altsyncram_as51.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.340 ns) 1.556 ns CU:inst1\|REG_SRC_SWITCHER:inst3\|REG_SW:inst3\|lpm_mux:lpm_mux_component\|mux_grd:auto_generated\|result_node\[0\]~1 2 COMB LC_X11_Y14_N2 25 " "Info: 2: + IC(1.136 ns) + CELL(0.340 ns) = 1.556 ns; Loc. = LC_X11_Y14_N2; Fanout = 25; COMB Node = 'CU:inst1\|REG_SRC_SWITCHER:inst3\|REG_SW:inst3\|lpm_mux:lpm_mux_component\|mux_grd:auto_generated\|result_node\[0\]~1'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 } "NODE_NAME" } } { "db/mux_grd.tdf" "" { Text "d:/CPU/db/mux_grd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.454 ns) 3.071 ns REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~46 3 COMB LC_X12_Y16_N4 1 " "Info: 3: + IC(1.061 ns) + CELL(0.454 ns) = 3.071 ns; Loc. = LC_X12_Y16_N4; Fanout = 1; COMB Node = 'REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~46'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 3.421 ns REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~47 4 COMB LC_X12_Y16_N5 1 " "Info: 4: + IC(0.262 ns) + CELL(0.088 ns) = 3.421 ns; Loc. = LC_X12_Y16_N5; Fanout = 1; COMB Node = 'REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~47'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.350 ns" { REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.225 ns) 4.928 ns REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~55 5 COMB LC_X14_Y15_N6 7 " "Info: 5: + IC(1.282 ns) + CELL(0.225 ns) = 4.928 ns; Loc. = LC_X14_Y15_N6; Fanout = 7; COMB Node = 'REG:inst4\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~55'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.340 ns) 6.379 ns ALU:inst\|ADD:inst\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5 6 COMB LC_X9_Y15_N0 2 " "Info: 6: + IC(1.111 ns) + CELL(0.340 ns) = 6.379 ns; Loc. = LC_X9_Y15_N0; Fanout = 2; COMB Node = 'ALU:inst\|ADD:inst\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~5'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.088 ns) 6.787 ns ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~3 7 COMB LC_X9_Y15_N8 1 " "Info: 7: + IC(0.320 ns) + CELL(0.088 ns) = 6.787 ns; Loc. = LC_X9_Y15_N8; Fanout = 1; COMB Node = 'ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~3'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_o2g.tdf" "" { Text "d:/CPU/db/cmpr_o2g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.225 ns) 7.884 ns ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~4 8 COMB LC_X11_Y15_N1 8 " "Info: 8: + IC(0.872 ns) + CELL(0.225 ns) = 7.884 ns; Loc. = LC_X11_Y15_N1; Fanout = 8; COMB Node = 'ALU:inst\|EQU_:inst3\|lpm_compare1:inst\|lpm_compare:lpm_compare_component\|cmpr_o2g:auto_generated\|aneb_result_wire\[0\]~4'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_o2g.tdf" "" { Text "d:/CPU/db/cmpr_o2g.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.088 ns) 8.915 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~23 9 COMB LC_X10_Y14_N3 1 " "Info: 9: + IC(0.943 ns) + CELL(0.088 ns) = 8.915 ns; Loc. = LC_X10_Y14_N3; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~23'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.088 ns) 9.329 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~24 10 COMB LC_X10_Y14_N5 1 " "Info: 10: + IC(0.326 ns) + CELL(0.088 ns) = 9.329 ns; Loc. = LC_X10_Y14_N5; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~24'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.340 ns) 9.982 ns ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~25 11 COMB LC_X10_Y14_N1 3 " "Info: 11: + IC(0.313 ns) + CELL(0.340 ns) = 9.982 ns; Loc. = LC_X10_Y14_N1; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux:inst6\|mux_ifc:auto_generated\|_~25'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/programms/altera_quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.225 ns) 11.408 ns MEM_OR_REG:inst3\|lpm_mux:lpm_mux_component\|mux_lrd:auto_generated\|result_node\[1\]~6 12 COMB LC_X13_Y13_N0 8 " "Info: 12: + IC(1.201 ns) + CELL(0.225 ns) = 11.408 ns; Loc. = LC_X13_Y13_N0; Fanout = 8; COMB Node = 'MEM_OR_REG:inst3\|lpm_mux:lpm_mux_component\|mux_lrd:auto_generated\|result_node\[1\]~6'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25 MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6 } "NODE_NAME" } } { "db/mux_lrd.tdf" "" { Text "d:/CPU/db/mux_lrd.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(1.622 ns) 15.029 ns C_in\[1\] 13 PIN PIN_A9 0 " "Info: 13: + IC(1.999 ns) + CELL(1.622 ns) = 15.029 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'C_in\[1\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.621 ns" { MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6 C_in[1] } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -408 168 184 -232 "C_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.203 ns ( 27.97 % ) " "Info: Total cell delay = 4.203 ns ( 27.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.826 ns ( 72.03 % ) " "Info: Total interconnect delay = 10.826 ns ( 72.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.029 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25 MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6 C_in[1] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "15.029 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 {} ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25 {} MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6 {} C_in[1] {} } { 0.000ns 1.136ns 1.061ns 0.262ns 1.282ns 1.111ns 0.320ns 0.872ns 0.943ns 0.326ns 0.313ns 1.201ns 1.999ns } { 0.080ns 0.340ns 0.454ns 0.088ns 0.225ns 0.340ns 0.088ns 0.225ns 0.088ns 0.088ns 0.340ns 0.225ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { MICR_CLK CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.446 ns" { MICR_CLK {} MICR_CLK~out0 {} CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.545ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.029 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24 ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25 MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6 C_in[1] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "15.029 ns" { CU:inst1|MICROCODE:inst|altsyncram:altsyncram_component|altsyncram_as51:auto_generated|q_a[21] {} CU:inst1|REG_SRC_SWITCHER:inst3|REG_SW:inst3|lpm_mux:lpm_mux_component|mux_grd:auto_generated|result_node[0]~1 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~46 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~47 {} REG:inst4|lpm_mux:inst6|mux_ifc:auto_generated|_~55 {} ALU:inst|ADD:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~3 {} ALU:inst|EQU_:inst3|lpm_compare1:inst|lpm_compare:lpm_compare_component|cmpr_o2g:auto_generated|aneb_result_wire[0]~4 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~23 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~24 {} ALU:inst|lpm_mux:inst6|mux_ifc:auto_generated|_~25 {} MEM_OR_REG:inst3|lpm_mux:lpm_mux_component|mux_lrd:auto_generated|result_node[1]~6 {} C_in[1] {} } { 0.000ns 1.136ns 1.061ns 0.262ns 1.282ns 1.111ns 0.320ns 0.872ns 0.943ns 0.326ns 0.313ns 1.201ns 1.999ns } { 0.080ns 0.340ns 0.454ns 0.088ns 0.225ns 0.340ns 0.088ns 0.225ns 0.088ns 0.088ns 0.340ns 0.225ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CU:inst1\|MICR_ADDR:inst1\|lpm_counter:inst3\|cntr_c1j:auto_generated\|safe_q\[5\] Start CLK_DC -3.110 ns register " "Info: th for register \"CU:inst1\|MICR_ADDR:inst1\|lpm_counter:inst3\|cntr_c1j:auto_generated\|safe_q\[5\]\" (data pin = \"Start\", clock pin = \"CLK_DC\") is -3.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_DC destination 2.448 ns + Longest register " "Info: + Longest clock path from clock \"CLK_DC\" to destination register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns CLK_DC 1 CLK PIN_J16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J16; Fanout = 15; CLK Node = 'CLK_DC'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_DC } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { 8 -560 -392 24 "CLK_DC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.547 ns) 2.448 ns CU:inst1\|MICR_ADDR:inst1\|lpm_counter:inst3\|cntr_c1j:auto_generated\|safe_q\[5\] 2 REG LC_X17_Y15_N6 2 " "Info: 2: + IC(0.771 ns) + CELL(0.547 ns) = 2.448 ns; Loc. = LC_X17_Y15_N6; Fanout = 2; REG Node = 'CU:inst1\|MICR_ADDR:inst1\|lpm_counter:inst3\|cntr_c1j:auto_generated\|safe_q\[5\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_c1j.tdf" "" { Text "d:/CPU/db/cntr_c1j.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.50 % ) " "Info: Total cell delay = 1.677 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.771 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.771 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "db/cntr_c1j.tdf" "" { Text "d:/CPU/db/cntr_c1j.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Start 1 PIN PIN_C12 6 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_C12; Fanout = 6; PIN Node = 'Start'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "Schemes/CPU.bdf" "" { Schematic "d:/CPU/Schemes/CPU.bdf" { { -8 -688 -520 8 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.197 ns) + CELL(0.238 ns) 5.570 ns CU:inst1\|MICR_ADDR:inst1\|lpm_counter:inst3\|cntr_c1j:auto_generated\|safe_q\[5\] 2 REG LC_X17_Y15_N6 2 " "Info: 2: + IC(4.197 ns) + CELL(0.238 ns) = 5.570 ns; Loc. = LC_X17_Y15_N6; Fanout = 2; REG Node = 'CU:inst1\|MICR_ADDR:inst1\|lpm_counter:inst3\|cntr_c1j:auto_generated\|safe_q\[5\]'" {  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { Start CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_c1j.tdf" "" { Text "d:/CPU/db/cntr_c1j.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 24.65 % ) " "Info: Total cell delay = 1.373 ns ( 24.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.197 ns ( 75.35 % ) " "Info: Total interconnect delay = 4.197 ns ( 75.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Start CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Start {} Start~out0 {} CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 4.197ns } { 0.000ns 1.135ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { CLK_DC CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { CLK_DC {} CLK_DC~out0 {} CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.771ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/altera_quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.570 ns" { Start CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/altera_quartus/quartus/bin/Technology_Viewer.qrui" "5.570 ns" { Start {} Start~out0 {} CU:inst1|MICR_ADDR:inst1|lpm_counter:inst3|cntr_c1j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 4.197ns } { 0.000ns 1.135ns 0.238ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 11:25:23 2015 " "Info: Processing ended: Mon Jun 22 11:25:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
