IS_FPGA_MAXIMUS_DC,FUNC_0
WM_REPORT_OVERRIDE,VAR_0
dcn10_stereo_hw_frame_pack_wa,FUNC_1
dcn10_verify_allow_pstate_change_high,FUNC_2
dcn_bw_notify_pplib_of_wm_ranges,FUNC_3
stub1,FUNC_4
stub2,FUNC_5
dcn10_prepare_bandwidth,FUNC_6
dc,VAR_1
context,VAR_2
hubbub,VAR_3
