--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf platform.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1848 paths analyzed, 428 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.835ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_23 (SLICE_X27Y123.C1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_21 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.149 - 0.158)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_21 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_21
    SLICE_X6Y123.B3      net (fanout=3)        4.475   comm_fpga_fx2/count<21>
    SLICE_X6Y123.DMUX    Topbd                 0.571   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<21>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y123.C1     net (fanout=1)        4.976   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<23>
    SLICE_X27Y123.CLK    Tas                   0.322   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next302
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.791ns (1.340ns logic, 9.451ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.730ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.CQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X6Y123.D5      net (fanout=3)        4.648   comm_fpga_fx2/count<23>
    SLICE_X6Y123.DMUX    Topdd                 0.393   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y123.C1     net (fanout=1)        4.976   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<23>
    SLICE_X27Y123.CLK    Tas                   0.322   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next302
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.730ns (1.106ns logic, 9.624ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.501ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.AQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X6Y123.C4      net (fanout=3)        4.377   comm_fpga_fx2/count<22>
    SLICE_X6Y123.DMUX    Topcd                 0.435   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y123.C1     net (fanout=1)        4.976   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<23>
    SLICE_X27Y123.CLK    Tas                   0.322   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next302
                                                       comm_fpga_fx2/count_23
    -------------------------------------------------  ---------------------------
    Total                                     10.501ns (1.148ns logic, 9.353ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_22 (SLICE_X27Y123.A6), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_21 (FF)
  Destination:          comm_fpga_fx2/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.149 - 0.158)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_21 to comm_fpga_fx2/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_21
    SLICE_X6Y123.B3      net (fanout=3)        4.475   comm_fpga_fx2/count<21>
    SLICE_X6Y123.CMUX    Topbc                 0.526   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<21>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y123.A6     net (fanout=1)        4.696   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<22>
    SLICE_X27Y123.CLK    Tas                   0.322   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next282
                                                       comm_fpga_fx2/count_22
    -------------------------------------------------  ---------------------------
    Total                                     10.466ns (1.295ns logic, 9.171ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.199ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.AQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X6Y123.C4      net (fanout=3)        4.377   comm_fpga_fx2/count<22>
    SLICE_X6Y123.CMUX    Topcc                 0.413   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y123.A6     net (fanout=1)        4.696   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<22>
    SLICE_X27Y123.CLK    Tas                   0.322   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next282
                                                       comm_fpga_fx2/count_22
    -------------------------------------------------  ---------------------------
    Total                                     10.199ns (1.126ns logic, 9.073ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_16 (FF)
  Destination:          comm_fpga_fx2/count_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.954ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.149 - 0.156)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_16 to comm_fpga_fx2/count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y122.AQ     Tcko                  0.447   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_16
    SLICE_X6Y122.A1      net (fanout=3)        1.846   comm_fpga_fx2/count<16>
    SLICE_X6Y122.COUT    Topcya                0.379   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<16>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y123.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<19>
    SLICE_X6Y123.CMUX    Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X27Y123.A6     net (fanout=1)        4.696   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<22>
    SLICE_X27Y123.CLK    Tas                   0.322   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/Mmux_count_next282
                                                       comm_fpga_fx2/count_22
    -------------------------------------------------  ---------------------------
    Total                                      7.954ns (1.409ns logic, 6.545ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_26 (SLICE_X26Y119.B3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_21 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.334ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_21 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y123.CQ     Tcko                  0.447   comm_fpga_fx2/count<21>
                                                       comm_fpga_fx2/count_21
    SLICE_X6Y123.B3      net (fanout=3)        4.475   comm_fpga_fx2/count<21>
    SLICE_X6Y123.COUT    Topcyb                0.380   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<21>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y124.CMUX    Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y119.B3     net (fanout=1)        4.479   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<26>
    SLICE_X26Y119.CLK    Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next33
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.334ns (1.377ns logic, 8.957ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_23 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_23 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.CQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_23
    SLICE_X6Y123.D5      net (fanout=3)        4.648   comm_fpga_fx2/count<23>
    SLICE_X6Y123.COUT    Topcyd                0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<23>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y124.CMUX    Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y119.B3     net (fanout=1)        4.479   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<26>
    SLICE_X26Y119.CLK    Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next33
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.332ns (1.202ns logic, 9.130ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_22 (FF)
  Destination:          comm_fpga_fx2/count_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.230 - 0.251)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_22 to comm_fpga_fx2/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y123.AQ     Tcko                  0.391   comm_fpga_fx2/count<23>
                                                       comm_fpga_fx2/count_22
    SLICE_X6Y123.C4      net (fanout=3)        4.377   comm_fpga_fx2/count<22>
    SLICE_X6Y123.COUT    Topcyc                0.277   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_lut<22>_INV_0
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y124.CIN     net (fanout=1)        0.003   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<23>
    SLICE_X6Y124.CMUX    Tcinc                 0.261   comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
                                                       comm_fpga_fx2/Msub_GND_5_o_GND_5_o_sub_18_OUT<31:0>_cy<27>
    SLICE_X26Y119.B3     net (fanout=1)        4.479   comm_fpga_fx2/GND_5_o_GND_5_o_sub_18_OUT<26>
    SLICE_X26Y119.CLK    Tas                   0.289   comm_fpga_fx2/count<26>
                                                       comm_fpga_fx2/Mmux_count_next33
                                                       comm_fpga_fx2/count_26
    -------------------------------------------------  ---------------------------
    Total                                     10.077ns (1.218ns logic, 8.859ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X4Y125.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_31 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_31 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y125.AQ      Tcko                  0.200   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/count_31
    SLICE_X4Y125.A6      net (fanout=4)        0.029   comm_fpga_fx2/count<31>
    SLICE_X4Y125.CLK     Tah         (-Th)    -0.190   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_25 (SLICE_X24Y119.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_25 (FF)
  Destination:          comm_fpga_fx2/count_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_25 to comm_fpga_fx2/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.200   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/count_25
    SLICE_X24Y119.A6     net (fanout=4)        0.034   comm_fpga_fx2/count<25>
    SLICE_X24Y119.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/count<24>
                                                       comm_fpga_fx2/Mmux_count_next32
                                                       comm_fpga_fx2/count_25
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/isAligned (SLICE_X24Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/isAligned (FF)
  Destination:          comm_fpga_fx2/isAligned (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/isAligned to comm_fpga_fx2/isAligned
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y118.AQ     Tcko                  0.200   comm_fpga_fx2/isAligned
                                                       comm_fpga_fx2/isAligned
    SLICE_X24Y118.A6     net (fanout=4)        0.040   comm_fpga_fx2/isAligned
    SLICE_X24Y118.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/isAligned
                                                       comm_fpga_fx2/isAligned_rstpot
                                                       comm_fpga_fx2/isAligned
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<9>/CLK
  Logical resource: comm_fpga_fx2/count_8/CK
  Location pin: SLICE_X4Y120.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: comm_fpga_fx2/count<9>/CLK
  Logical resource: comm_fpga_fx2/count_9/CK
  Location pin: SLICE_X4Y120.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   10.835|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1848 paths, 0 nets, and 696 connections

Design statistics:
   Minimum period:  10.835ns{1}   (Maximum frequency:  92.293MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb 16 13:58:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 444 MB



