// Generated by CIRCT 42e53322a
module top_module(	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:2:3
  input  x,	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:2:28
         y,	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:2:40
  output z	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:2:53
);

  wire _GEN = x ^ y;	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:4:10
  wire _GEN_0 = x ^ ~y;	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:6:10
  assign z = (_GEN & x | _GEN_0) ^ _GEN & x & _GEN_0;	// /tmp/tmp.G8MoSY83mm/47755_verilog-doc_HDLBits_Circuits_Combiantional_Logic_Basic_Gates_mt2015_q4.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:5
endmodule

