Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov  9 15:29:40 2022
| Host         : DESKTOP-SDU4IM6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pingpong_control_sets_placed.rpt
| Design       : pingpong
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            7 |
|      8 |            3 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              51 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              52 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG       | FSM_sequential_pingpong_FSM_3[3]_i_1_n_0 | rst_IBUF         |                3 |              4 |
|  clk_IBUF_BUFG       | L_point_reg1                             | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG       | R_point_reg1                             | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG       | R_point_reg3[3]_i_1_n_0                  | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG       | R_point_reg2                             | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG       | L_point_reg2                             | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG       | L_point_reg3[3]_i_1_n_0                  | rst_IBUF         |                2 |              4 |
|  new_clk_1           | LED_reg1[7]_i_1_n_0                      | rst_IBUF         |                3 |              8 |
|  LED_reg3[7]_i_3_n_0 | LED_reg3                                 | rst_IBUF         |                4 |              8 |
|  new_clk_2           | LED_reg2[7]_i_1_n_0                      | rst_IBUF         |                3 |              8 |
|  new_clk_1           |                                          | rst_IBUF         |                6 |             11 |
|  clk_IBUF_BUFG       |                                          | rst_IBUF         |               15 |             40 |
+----------------------+------------------------------------------+------------------+------------------+----------------+


