read_verilog clashup_core.v
synth_ice40 -top clashup_core -blif clashup.blif
