<div id="pfea" class="pf w0 h0" data-page-no="ea"><div class="pc pcea w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bgea.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">Before entering LLS mode, the user should configure the low-leakage wakeup (LLWU)</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">module to enable the desired wakeup sources. The available wakeup sources in LLS are</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">detailed in the chip configuration details for this device.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">After wakeup from LLS, the device returns to normal RUN mode with a pending LLWU</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">module interrupt. In the LLWU interrupt service routine (ISR), the user can poll the</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">LLWU module wakeup flags to determine the source of the wakeup.</div><div class="t m0 x10e h8 y14e2 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y675 ff3 fs5 fc0 sc0 ls0 ws0">The LLWU interrupt must not be masked by the interrupt</div><div class="t m0 x3e hf y676 ff3 fs5 fc0 sc0 ls0 ws0">controller to avoid a scenario where the system does not fully</div><div class="t m0 x3e hf y677 ff3 fs5 fc0 sc0 ls0 ws0">exit stop mode on an LLS recovery.</div><div class="t m0 x9 hf y14e3 ff3 fs5 fc0 sc0 ls0 ws0">An asserted RESET pin will cause an exit from LLS mode, returning the device to</div><div class="t m0 x9 hf y14e4 ff3 fs5 fc0 sc0 ls0 ws0">normal RUN mode. When LLS is exiting via the RESET pin, the PIN and WAKEUP bits</div><div class="t m0 x9 hf y14e5 ff3 fs5 fc0 sc0 ls0 ws0">are set in the SRS0 register of the reset control module (RCM).</div><div class="t m0 x9 h1b y14e6 ff1 fsc fc0 sc0 ls0 ws0">13.4.5.4<span class="_ _b"> </span>Very-Low-Leakage Stop (VLLSx) modes</div><div class="t m0 x9 hf y14e7 ff3 fs5 fc0 sc0 ls0 ws0">This device contains these very low leakage modes:</div><div class="t m0 x33 hf y14e8 ff3 fs5 fc0 sc0 ls0 ws199">• VLLS3</div><div class="t m0 x33 hf y14e9 ff3 fs5 fc0 sc0 ls0 ws199">• VLLS1</div><div class="t m0 x33 hf y14ea ff3 fs5 fc0 sc0 ls0 ws199">• VLLS0</div><div class="t m0 x9 hf y14eb ff3 fs5 fc0 sc0 ls0 ws0">VLLSx is often used in this document to refer to all of these modes.</div><div class="t m0 x9 hf y14ec ff3 fs5 fc0 sc0 ls0 ws0">All VLLSx modes can be entered from normal RUN or VLPR modes.</div><div class="t m0 x9 hf y14ed ff3 fs5 fc0 sc0 ls0 ws0">The MCU enters the configured VLLS mode if:</div><div class="t m0 x33 hf y14ee ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>In Sleep-Now or Sleep-On-Exit mode, the SLEEPDEEP bit is set in the System</div><div class="t m0 x34 hf y14ef ff3 fs5 fc0 sc0 ls0 ws0">Control Register in the ARM core, and</div><div class="t m0 x33 hf y14f0 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The device is configured as shown in <span class="fc1">Table 13-7</span>.</div><div class="t m0 x9 hf y14f1 ff3 fs5 fc0 sc0 ls0 ws0">In VLLS, the on-chip voltage regulator is in its stop-regulation state while most digital</div><div class="t m0 x9 hf y14f2 ff3 fs5 fc0 sc0 ls0 ws0">logic is powered off.</div><div class="t m0 x9 hf yb0e ff3 fs5 fc0 sc0 ls0 ws0">Before entering VLLS mode, the user should configure the low-leakage wakeup (LLWU)</div><div class="t m0 x9 hf y14f3 ff3 fs5 fc0 sc0 ls0 ws0">module to enable the desired wakeup sources. The available wakeup sources in VLLS are</div><div class="t m0 x9 hf y14f4 ff3 fs5 fc0 sc0 ls0 ws0">detailed in the chip configuration details for this device.</div><div class="t m0 x9 hf y14f5 ff3 fs5 fc0 sc0 ls0 ws0">After wakeup from VLLS, the device returns to normal RUN mode with a pending</div><div class="t m0 x9 hf y14f6 ff3 fs5 fc0 sc0 ls0 ws0">LLWU interrupt. In the LLWU interrupt service routine (ISR), the user can poll the</div><div class="t m0 x9 hf y14f7 ff3 fs5 fc0 sc0 ls0 ws0">LLWU module wakeup flags to determine the source of the wakeup.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">234<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfe1" data-dest-detail='[225,"XYZ",null,216.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:289.904000px;bottom:235.400000px;width:61.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
