Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Oct 24 00:30:43 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 35
    Info (12023): Found entity 1: MIPS_Processor File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd
    Info (12022): Found design unit 1: ALU-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 26
    Info (12023): Found entity 1: ALU File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 20
    Info (12023): Found entity 1: ALUcontrol File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd
    Info (12022): Found design unit 1: Add_Sub_MIPS1-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd Line: 37
    Info (12023): Found entity 1: Add_Sub_MIPS1 File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd
    Info (12022): Found design unit 1: Adder-behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd Line: 35
    Info (12023): Found entity 1: Adder File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Adder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd
    Info (12022): Found design unit 1: JumpAddress-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd Line: 20
    Info (12023): Found entity 1: JumpAddress File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/JumpAddress.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd
    Info (12022): Found design unit 1: Multiplier-behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd Line: 35
    Info (12023): Found entity 1: Multiplier File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Multiplier.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd
    Info (12022): Found design unit 1: Mux2to1-structure File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd Line: 35
    Info (12023): Found entity 1: Mux2to1 File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd
    Info (12022): Found design unit 1: PC-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 21
    Info (12023): Found entity 1: PC File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd
    Info (12022): Found design unit 1: Reg-behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd Line: 34
    Info (12023): Found entity 1: Reg File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Reg.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd
    Info (12022): Found design unit 1: RegLd-behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd Line: 35
    Info (12023): Found entity 1: RegLd File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/RegLd.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd
    Info (12022): Found design unit 1: and_32bit-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd Line: 12
    Info (12023): Found entity 1: and_32bit File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/and_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-mixed File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd Line: 15
    Info (12023): Found entity 1: barrel_shifter File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/bus_6digit.vhd
    Info (12022): Found design unit 1: bus_6digit File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/bus_6digit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 37
    Info (12023): Found entity 1: control File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd
    Info (12022): Found design unit 1: decoder-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd Line: 24
    Info (12023): Found entity 1: decoder File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/decoder.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd
    Info (12022): Found design unit 1: equals-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd Line: 12
    Info (12023): Found entity 1: equals File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/equals.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd
    Info (12022): Found design unit 1: extension-behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd Line: 34
    Info (12023): Found entity 1: extension File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/extension.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd Line: 36
    Info (12023): Found entity 1: fullAdder File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd
    Info (12022): Found design unit 1: fullAdder_N-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd Line: 35
    Info (12023): Found entity 1: fullAdder_N File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd
    Info (12022): Found design unit 1: mux32t1-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd Line: 30
    Info (12023): Found entity 1: mux32t1 File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux32t1.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd
    Info (12022): Found design unit 1: nor_32bit-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd Line: 12
    Info (12023): Found entity 1: nor_32bit File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/nor_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd Line: 28
    Info (12023): Found entity 1: onesComp File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/onesComp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd
    Info (12022): Found design unit 1: or_32bit-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd Line: 12
    Info (12023): Found entity 1: or_32bit File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/or_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd
    Info (12022): Found design unit 1: processor-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd Line: 19
    Info (12023): Found entity 1: processor File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/processor.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd
    Info (12022): Found design unit 1: register_N-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd Line: 26
    Info (12023): Found entity 1: register_N File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd
    Info (12022): Found design unit 1: register_file-structural File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd Line: 31
    Info (12023): Found entity 1: register_file File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd
    Info (12022): Found design unit 1: slt-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd Line: 12
    Info (12023): Found entity 1: slt File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/slt.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd
    Info (12022): Found design unit 1: xor_32bit-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd Line: 12
    Info (12023): Found entity 1: xor_32bit File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xor_32bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_Halt" assigned a value but never read File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object "s_Ovfl" assigned a value but never read File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 57
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_COMP" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 250
Info (12128): Elaborating entity "fullAdder_N" for hierarchy "fullAdder_N:ADD_FOUR" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 255
Info (12128): Elaborating entity "fullAdder" for hierarchy "fullAdder_N:ADD_FOUR|fullAdder:C1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder_N.vhd Line: 65
Info (12128): Elaborating entity "xorg2" for hierarchy "fullAdder_N:ADD_FOUR|fullAdder:C1|xorg2:g_Xor1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd Line: 69
Info (12128): Elaborating entity "andg2" for hierarchy "fullAdder_N:ADD_FOUR|fullAdder:C1|andg2:g_And1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd Line: 74
Info (12128): Elaborating entity "org2" for hierarchy "fullAdder_N:ADD_FOUR|fullAdder:C1|org2:g_Or1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/fullAdder.vhd Line: 89
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 265
Info (12128): Elaborating entity "control" for hierarchy "control:CNTRL" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 274
Warning (10492): VHDL Process Statement warning at control.vhd(45): signal "jrCode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 45
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "ALUControl", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "ALUSrc", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "MemtoReg", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "jalSig", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "jrSig", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "s_DMemWr", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "s_RegWr", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "RegDst", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "Jump", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "Branch", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (10631): VHDL Process Statement warning at control.vhd(42): inferring latch(es) for signal or variable "s_Halt", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "s_Halt" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "Branch" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "Jump" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "RegDst" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "s_RegWr" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "s_DMemWr" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "jrSig" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "jalSig" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "MemtoReg" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUSrc" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUControl[0]" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUControl[1]" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUControl[2]" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUControl[3]" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUControl[4]" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (10041): Inferred latch for "ALUControl[5]" at control.vhd(42) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Info (12128): Elaborating entity "extension" for hierarchy "extension:EXTEND_IMM" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 289
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "barrel_shifter:SHIFT_I" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 294
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "barrel_shifter:SHIFT_I|mux2t1_N:leftRightShift" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/barrel_shifter.vhd Line: 51
Info (12128): Elaborating entity "Mux2to1" for hierarchy "barrel_shifter:SHIFT_I|mux2t1_N:leftRightShift|Mux2to1:\G_NBit_MUX:0:MUXI" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/mux2t1_N.vhd Line: 44
Info (12128): Elaborating entity "invg" for hierarchy "barrel_shifter:SHIFT_I|mux2t1_N:leftRightShift|Mux2to1:\G_NBit_MUX:0:MUXI|invg:g_Not1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/Mux2to1.vhd Line: 69
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:ALU_CONT" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 301
Warning (10631): VHDL Process Statement warning at ALUcontrol.vhd(26): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Info (10041): Inferred latch for "temp[0]" at ALUcontrol.vhd(26) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Info (10041): Inferred latch for "temp[1]" at ALUcontrol.vhd(26) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Info (10041): Inferred latch for "temp[2]" at ALUcontrol.vhd(26) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Info (10041): Inferred latch for "temp[3]" at ALUcontrol.vhd(26) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Info (10041): Inferred latch for "temp[4]" at ALUcontrol.vhd(26) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:MUX_DATA_WRT2" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 306
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:MAIN_REG_FILE" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 322
Info (12128): Elaborating entity "decoder" for hierarchy "register_file:MAIN_REG_FILE|decoder:C1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd Line: 67
Info (12128): Elaborating entity "register_N" for hierarchy "register_file:MAIN_REG_FILE|register_N:C3a" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd Line: 78
Info (12128): Elaborating entity "dffg" for hierarchy "register_file:MAIN_REG_FILE|register_N:C3a|dffg:\C1:0:DFFGI" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_N.vhd Line: 42
Info (12128): Elaborating entity "mux32t1" for hierarchy "register_file:MAIN_REG_FILE|mux32t1:C4" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/register_file.vhd Line: 94
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:MAIN_ALU" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 357
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(93): object "lui_temp_overflow" assigned a value but never read File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(94): object "lw_temp_overflow" assigned a value but never read File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(95): object "sw_temp_overflow" assigned a value but never read File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 95
Warning (10492): VHDL Process Statement warning at ALU.vhd(316): signal "add_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 316
Warning (10492): VHDL Process Statement warning at ALU.vhd(317): signal "a_temp_overflow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 317
Warning (10492): VHDL Process Statement warning at ALU.vhd(320): signal "addi_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 320
Warning (10492): VHDL Process Statement warning at ALU.vhd(322): signal "ai_temp_overflow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 322
Warning (10492): VHDL Process Statement warning at ALU.vhd(325): signal "addiu_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 325
Warning (10492): VHDL Process Statement warning at ALU.vhd(326): signal "aiu_temp_overflow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 326
Warning (10492): VHDL Process Statement warning at ALU.vhd(329): signal "addu_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 329
Warning (10492): VHDL Process Statement warning at ALU.vhd(330): signal "au_temp_overflow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 330
Warning (10492): VHDL Process Statement warning at ALU.vhd(333): signal "sub_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 333
Warning (10492): VHDL Process Statement warning at ALU.vhd(334): signal "s_temp_overflow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 334
Warning (10492): VHDL Process Statement warning at ALU.vhd(337): signal "subu_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 337
Warning (10492): VHDL Process Statement warning at ALU.vhd(338): signal "su_temp_overflow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 338
Warning (10492): VHDL Process Statement warning at ALU.vhd(341): signal "sll_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 341
Warning (10492): VHDL Process Statement warning at ALU.vhd(345): signal "srl_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 345
Warning (10492): VHDL Process Statement warning at ALU.vhd(349): signal "sra_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 349
Warning (10492): VHDL Process Statement warning at ALU.vhd(353): signal "and_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 353
Warning (10492): VHDL Process Statement warning at ALU.vhd(357): signal "andi_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 357
Warning (10492): VHDL Process Statement warning at ALU.vhd(361): signal "nor_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 361
Warning (10492): VHDL Process Statement warning at ALU.vhd(365): signal "xor_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 365
Warning (10492): VHDL Process Statement warning at ALU.vhd(369): signal "xori_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 369
Warning (10492): VHDL Process Statement warning at ALU.vhd(374): signal "or_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 374
Warning (10492): VHDL Process Statement warning at ALU.vhd(378): signal "ori_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 378
Warning (10492): VHDL Process Statement warning at ALU.vhd(383): signal "slt_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 383
Warning (10492): VHDL Process Statement warning at ALU.vhd(387): signal "slti_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 387
Warning (10492): VHDL Process Statement warning at ALU.vhd(407): signal "lui_output_shifted" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 407
Warning (10492): VHDL Process Statement warning at ALU.vhd(411): signal "lw_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 411
Warning (10492): VHDL Process Statement warning at ALU.vhd(415): signal "sw_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 415
Warning (10492): VHDL Process Statement warning at ALU.vhd(419): signal "add_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 419
Warning (10631): VHDL Process Statement warning at ALU.vhd(311): inferring latch(es) for signal or variable "Foutput", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Warning (10631): VHDL Process Statement warning at ALU.vhd(311): inferring latch(es) for signal or variable "Foverflow", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Warning (10631): VHDL Process Statement warning at ALU.vhd(311): inferring latch(es) for signal or variable "Fzero", which holds its previous value in one or more paths through the process File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Fzero" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foverflow" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[0]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[1]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[2]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[3]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[4]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[5]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[6]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[7]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[8]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[9]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[10]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[11]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[12]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[13]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[14]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[15]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[16]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[17]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[18]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[19]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[20]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[21]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[22]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[23]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[24]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[25]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[26]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[27]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[28]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[29]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[30]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (10041): Inferred latch for "Foutput[31]" at ALU.vhd(311) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
Info (12128): Elaborating entity "Add_Sub_MIPS1" for hierarchy "ALU:MAIN_ALU|Add_Sub_MIPS1:ADD" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 148
Info (12128): Elaborating entity "onesComp" for hierarchy "ALU:MAIN_ALU|Add_Sub_MIPS1:ADD|onesComp:P1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/AddSub_MIPS.vhd Line: 83
Info (12128): Elaborating entity "and_32bit" for hierarchy "ALU:MAIN_ALU|and_32bit:AND_32" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 236
Info (12128): Elaborating entity "nor_32bit" for hierarchy "ALU:MAIN_ALU|nor_32bit:NOR_32" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 244
Info (12128): Elaborating entity "xor_32bit" for hierarchy "ALU:MAIN_ALU|xor_32bit:XOR_32" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 248
Info (12128): Elaborating entity "or_32bit" for hierarchy "ALU:MAIN_ALU|or_32bit:OR_32" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 256
Info (12128): Elaborating entity "slt" for hierarchy "ALU:MAIN_ALU|slt:SLT1" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 264
Info (12128): Elaborating entity "JumpAddress" for hierarchy "JumpAddress:JUMPADDR" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 407
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (13012): Latch ALU:MAIN_ALU|Foutput[0] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[1] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[2] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[4] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[3] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[4] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[5] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[6] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[7] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[8] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[9] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[10] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[11] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[12] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[13] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[14] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[15] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[16] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[17] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[18] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[19] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[20] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[21] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[22] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[23] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[24] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[25] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[26] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[27] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[28] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[29] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[30] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALU:MAIN_ALU|Foutput[31] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch ALUcontrol:ALU_CONT|temp[0] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:CNTRL|ALUControl[0] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (13012): Latch ALUcontrol:ALU_CONT|temp[1] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:CNTRL|ALUControl[0] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (13012): Latch ALUcontrol:ALU_CONT|temp[4] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:CNTRL|ALUControl[4] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (13012): Latch ALUcontrol:ALU_CONT|temp[3] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:CNTRL|ALUControl[0] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (13012): Latch ALUcontrol:ALU_CONT|temp[2] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:CNTRL|ALUControl[0] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
Warning (13012): Latch control:CNTRL|s_RegWr has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 29
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[11] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|RegDst has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[10] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch ALU:MAIN_ALU|Fzero has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[1] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal ALUcontrol:ALU_CONT|temp[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALUcontrol.vhd Line: 26
Warning (13012): Latch control:CNTRL|jrSig has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 27
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[10] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|Jump has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 30
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[11] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|ALUControl[2] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[10] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|ALUControl[3] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[11] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|ALUControl[4] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[11] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|ALUControl[5] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[10] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|ALUControl[0] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[10] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Warning (13012): Latch control:CNTRL|ALUControl[1] has unsafe behavior File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_COMP|s_Q[11] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Info (13000): Registers with preset signals will power-up high File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 28
Info (21057): Implemented 115310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 115211 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings
    Info: Peak virtual memory: 1298 megabytes
    Info: Processing ended: Tue Oct 24 00:32:27 2023
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:01:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Oct 24 00:32:28 2023
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: iInstAddr[10] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control:CNTRL|s_RegWr is being clocked by iInstAddr[10]
Warning (332060): Node: ALUcontrol:ALU_CONT|temp[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALU:MAIN_ALU|Foutput[9] is being clocked by ALUcontrol:ALU_CONT|temp[0]
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PC:PC_COMP|s_Q[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[3] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[4] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[5] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[6] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[7] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[8] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[9] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[10] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176357): Destination node PC:PC_COMP|s_Q[11] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/PC.vhd Line: 34
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node ALU:MAIN_ALU|Foutput[31]~77  File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/ALU.vhd Line: 311
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node control:CNTRL|ALUControl[5]~4  File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node control:CNTRL|comb~4
        Info (176357): Destination node control:CNTRL|comb~5
        Info (176357): Destination node control:CNTRL|comb~6
        Info (176357): Destination node control:CNTRL|comb~7
        Info (176357): Destination node control:CNTRL|comb~8
        Info (176357): Destination node control:CNTRL|comb~9
        Info (176357): Destination node control:CNTRL|comb~10
        Info (176357): Destination node control:CNTRL|comb~11
        Info (176357): Destination node control:CNTRL|ALUControl[2] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
        Info (176357): Destination node control:CNTRL|ALUControl[4] File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/mainProj/control.vhd Line: 42
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:45
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:11
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:43
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 32% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:11:23
Info (11888): Total time spent on timing analysis during the Fitter is 69.97 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:18
Info (144001): Generated suppressed messages file /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 3456 megabytes
    Info: Processing ended: Tue Oct 24 00:47:26 2023
    Info: Elapsed time: 00:14:58
    Info: Total CPU time (on all processors): 00:26:42
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Oct 24 00:47:27 2023
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 894 megabytes
    Info: Processing ended: Tue Oct 24 00:47:32 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04
