Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jul 18 13:54:35 2021
| Host         : thinkterm running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_drc -file ebaz4205_top_drc_opted.rpt -pb ebaz4205_top_drc_opted.pb -rpx ebaz4205_top_drc_opted.rpx
| Design       : ebaz4205_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 76
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| REQP-1712 | Error    | Input clock driver            | 1          |
| UTLZ-1    | Error    | Resource utilization          | 10         |
| DPOP-1    | Warning  | PREG Output pipelining        | 1          |
| REQP-1723 | Warning  | DSP_Abus_sign_bit_restriction | 64         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1712#1 Error
Input clock driver  
Unsupported PLLE2_ADV connectivity. The signal system_wrapper_i/system_i/clk_wiz_0/inst/clk_in1 on the system_wrapper_i/system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1 pin of system_wrapper_i/system_i/clk_wiz_0/inst/plle2_adv_inst with COMPENSATION mode ZHOLD must be driven by a clock capable IO.
Related violations: <none>

UTLZ-1#1 Error
Resource utilization  - PBlock:ROOT
DSP48E1 over-utilized in Top Level Design (This design requires more DSP48E1 cells than are available in the target device. This design requires 97 of such cell types but only 80 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

UTLZ-1#2 Error
Resource utilization  - PBlock:ROOT
DSPs over-utilized in Top Level Design (This design requires more DSPs cells than are available in the target device. This design requires 97 of such cell types but only 80 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

UTLZ-1#3 Error
Resource utilization  - PBlock:ROOT
FDRE over-utilized in Top Level Design (This design requires more FDRE cells than are available in the target device. This design requires 36042 of such cell types but only 35500 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

UTLZ-1#4 Error
Resource utilization  - PBlock:ROOT
LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 7702 of such cell types but only 6000 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#5 Error
Resource utilization  - PBlock:ROOT
LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 19154 of such cell types but only 17600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#6 Error
Resource utilization  - PBlock:ROOT
LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 8135 of such cell types but only 6000 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#7 Error
Resource utilization  - PBlock:ROOT
RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 6928 of such cell types but only 6000 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

UTLZ-1#8 Error
Resource utilization  - PBlock:ROOT
Register as Flip Flop over-utilized in Top Level Design (This design requires more Register as Flip Flop cells than are available in the target device. This design requires 36324 of such cell types but only 35200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

UTLZ-1#9 Error
Resource utilization  - PBlock:ROOT
Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 27289 of such cell types but only 17600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)ROOT
Related violations: <none>

UTLZ-1#10 Error
Resource utilization  - PBlock:ROOT
Slice Registers over-utilized in Top Level Design (This design requires more Slice Registers cells than are available in the target device. This design requires 36324 of such cell types but only 35200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)ROOT
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_075178ae/u_05ef6934/u_dsp/g_1beb2338.u_dsp48e1 output system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_e937cb5b/u_075178ae/u_05ef6934/u_dsp/g_1beb2338.u_dsp48e1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

REQP-1723#1 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#2 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#3 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#4 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#5 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#6 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#7 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#8 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[0].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#9 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#10 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#11 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#12 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#13 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#14 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#15 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#16 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[1].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#17 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#18 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#19 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#20 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#21 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#22 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#23 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#24 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[2].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#25 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#26 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#27 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#28 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#29 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#30 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#31 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#32 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[3].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#33 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#34 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#35 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#36 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#37 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#38 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#39 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#40 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[4].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#41 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#42 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#43 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#44 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#45 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#46 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#47 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#48 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[5].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#49 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#50 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#51 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#52 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#53 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#54 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#55 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#56 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[6].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#57 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#58 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[0].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#59 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#60 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[1].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#61 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#62 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[2].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#63 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[0].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1723#64 Warning
DSP_Abus_sign_bit_restriction  
system_wrapper_i/system_i/DPUCZDX8G_0/inst/g_7d88779a.u_13a9931e/u_5f486510/u_fce954ef/u_b581cdc1/u_42480e0a/g_2c24a95e[7].g_1aeb70f6[0].g_4961f818[3].u_2182c70c/g_50106be6[1].g_9b47af81.u_15feb834/u_dsp/g_1beb2338.u_dsp48e1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


