# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/ip/Data_memory/sim/Data_memory.v" \
"../../../../CPU.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/ALUcontrol.v" \
"../../../../CPU.srcs/sources_1/new/Add.v" \
"../../../../CPU.srcs/sources_1/new/CPU.v" \
"../../../../CPU.srcs/sources_1/new/Control.v" \
"../../../../CPU.srcs/sources_1/new/ImmGen.v" \
"../../../../CPU.srcs/sources_1/new/MUX.v" \
"../../../../CPU.srcs/sources_1/new/PC.v" \
"../../../../CPU.srcs/sources_1/new/Registers.v" \
"../../../../CPU.srcs/sources_1/new/Shiftleft.v" \
"../../../../CPU.srcs/sources_1/imports/Digital Tube/decoder3_8.v" \
"../../../../CPU.srcs/sources_1/imports/Sources/decoder4_7.v" \
"../../../../CPU.srcs/sources_1/new/pdu_1cycle.v" \
"../../../../CPU.srcs/sim_1/new/debug.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
