Analysis & Elaboration report for lab1_5
Fri Jul 23 11:11:50 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parameter Settings for User Entity Instance: freq_div:red
  4. Parameter Settings for User Entity Instance: freq_div:green
  5. Analysis & Elaboration Settings
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                               ;
+-------------------------------+----------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Jul 23 11:11:50 2021        ;
; Quartus II Version            ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                 ; lab1_5                                       ;
; Top-level Entity Name         ; lab1_5                                       ;
; Family                        ; FLEX10KA                                     ;
+-------------------------------+----------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_div:red ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; exp            ; 20    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_div:green ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; exp            ; 23    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                 ;
+--------------------------------------------------------------+------------------+---------------+
; Option                                                       ; Setting          ; Default Value ;
+--------------------------------------------------------------+------------------+---------------+
; Device                                                       ; EPF10K30ATC144-3 ;               ;
; Top-level entity name                                        ; lab1_5           ; lab1_5        ;
; Family name                                                  ; FLEX10KA         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off              ;               ;
; Use smart compilation                                        ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off              ; Off           ;
; Preserve fewer node names                                    ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off              ; Off           ;
; Verilog Version                                              ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93           ; VHDL93        ;
; State Machine Processing                                     ; Auto             ; Auto          ;
; Safe State Machine                                           ; Off              ; Off           ;
; Extract Verilog State Machines                               ; On               ; On            ;
; Extract VHDL State Machines                                  ; On               ; On            ;
; Ignore Verilog initial constructs                            ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On               ; On            ;
; Parallel Synthesis                                           ; Off              ; Off           ;
; NOT Gate Push-Back                                           ; On               ; On            ;
; Power-Up Don't Care                                          ; On               ; On            ;
; Remove Redundant Logic Cells                                 ; Off              ; Off           ;
; Remove Duplicate Registers                                   ; On               ; On            ;
; Ignore CARRY Buffers                                         ; Off              ; Off           ;
; Ignore CASCADE Buffers                                       ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off              ; Off           ;
; Ignore LCELL Buffers                                         ; Off              ; Off           ;
; Ignore SOFT Buffers                                          ; On               ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off              ; Off           ;
; Auto Implement in ROM                                        ; Off              ; Off           ;
; Optimization Technique                                       ; Area             ; Area          ;
; Carry Chain Length                                           ; 32               ; 32            ;
; Cascade Chain Length                                         ; 2                ; 2             ;
; Auto Carry Chains                                            ; On               ; On            ;
; Auto Open-Drain Pins                                         ; On               ; On            ;
; Auto ROM Replacement                                         ; On               ; On            ;
; Auto RAM Replacement                                         ; On               ; On            ;
; Auto Clock Enable Replacement                                ; On               ; On            ;
; Strict RAM Replacement                                       ; Off              ; Off           ;
; Auto Resource Sharing                                        ; Off              ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off              ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off              ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On               ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off              ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On               ; On            ;
; HDL message level                                            ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100              ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100              ; 100           ;
; Block Design Naming                                          ; Auto             ; Auto          ;
; Synthesis Effort                                             ; Auto             ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On               ; On            ;
; Analysis & Synthesis Message Level                           ; Medium           ; Medium        ;
+--------------------------------------------------------------+------------------+---------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jul 23 11:11:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_5 -c lab1_5 --analysis_and_elaboration
Info: Found 3 design units, including 3 entities, in source file lab1_5.v
    Info: Found entity 1: lab1_5
    Info: Found entity 2: lab01_4
    Info: Found entity 3: freq_div
Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(9): created implicit net for "clk_work1"
Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(10): created implicit net for "clk_work2"
Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(11): created implicit net for "clk_work"
Critical Warning (10226): Verilog HDL Port Declaration warning at lab1_5.v(20): port declaration for "pattern" declares unpacked dimensions but the data type declaration does not
Info (10151): Verilog HDL Declaration information at lab1_5.v(18): "pattern" is declared here
Warning (10227): Verilog HDL Port Declaration warning at lab1_5.v(20): data type declaration for "pattern" declares packed dimensions but the port declaration declaration does not
Info: Elaborating entity "lab1_5" for the top level hierarchy
Info: Elaborating entity "freq_div" for hierarchy "freq_div:red"
Warning (10240): Verilog HDL Always Construct warning at lab1_5.v(51): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "freq_div" for hierarchy "freq_div:green"
Warning (10240): Verilog HDL Always Construct warning at lab1_5.v(51): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "lab01_4" for hierarchy "lab01_4:M2"
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Fri Jul 23 11:11:50 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


