INFO-FLOW: Workspace /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Thu Feb 13 17:23:17 PST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Command     open_solution done; 0.26 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 5.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.47 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
Execute     add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.err.log 
Command         ap_eval done; 0.71 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 5.3 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.43 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.03 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 7.72 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 8.78 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 5.05 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.err.log 
Command         ap_eval done; 5.72 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.err.log 
Command         ap_eval done; 0.46 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.36 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.err.log 
Command         ap_eval done; 0.38 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.31 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.26 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.err.log 
Command         ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.5 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.38 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.32 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.63 sec.
Command         clang_tidy done; 0.69 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.3 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.91 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.err.log 
Command         ap_eval done; 0.55 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.01 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.14 sec.
Command         clang_tidy done; 1.27 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.59 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.99 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.err.log 
Command         ap_eval done; 0.42 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 4.36 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.49 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.69 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 8.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 10.57 sec.
Command         clang_tidy done; 11.7 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 4.48 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.68 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.err.log 
Command         ap_eval done; 0.72 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 4.52 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.24 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 10.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 6.58 sec.
Command         clang_tidy done; 7.69 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 5.04 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.8 sec.
WARNING: [HLS 207-5292] unused parameter 'board_num' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:8:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 114.46 seconds. CPU system time: 14.17 seconds. Elapsed time: 129.15 seconds; current allocated memory: 838.562 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.g.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.82 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.82 sec.
Execute         run_link_or_opt -opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl -reflow-float-conversion -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.18 sec.
Execute         run_link_or_opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=krnl -mllvm -hls-db-dir -mllvm /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.333 -x ir /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 2.27 sec.
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'setBB(int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'Node::Node()' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:29:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'createNode(bool, boundingBox, int, int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'strech(boundingBox, boundingBox)' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'compare(overlapEnlargementPair, overlapEnlargementPair)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(overlapEnlargementPair*, overlapEnlargementPair*)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'compare(areaEnlargementPair, areaEnlargementPair)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(areaEnlargementPair*, areaEnlargementPair*)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'get_level_start_index(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(overlapEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getArea(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(areaEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'edgeDelta(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'intersection(boundingBox, boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'createNode(bool, boundingBox, int, int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'overflow2split' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:35:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cst_req' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:36:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'writeChanges4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:34:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'insertNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:31:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split2overflow' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:37:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'newLeaf2insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:30:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'receiveNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:33:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.67 seconds. CPU system time: 1.38 seconds. Elapsed time: 9.32 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 838.562 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top krnl -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.73 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 838.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.54 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 838.562 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.1.bc to /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_3' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_725_18' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_741_20' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_793_25' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_809_26' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_825_27' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_853_28' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_608_6' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:608) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_610_7' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:610) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_624_8' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:624) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_626_9' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:626) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_685_16' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:674) in function 'memory_manager' completely with a factor of 5.
WARNING: [HLS 200-805] An internal stream 'newLeaf2insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'getNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:32) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'receiveNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'writeChanges4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'overflow2split' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cst_req' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'split2overflow' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertFinished' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:38) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command           transform done; 2.54 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687:38) to (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598:31) in function 'memory_manager'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'memory_manager' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:5:17)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:3:22)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:31:1)...34 expression(s) balanced.
Command           transform done; 0.73 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.01 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.27 seconds; current allocated memory: 902.562 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17:31) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17:31) in function 'memory_manager'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_588_4' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:592:17) in function 'memory_manager' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_723_17' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723:45) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_739_19' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739:45) in function 'memory_manager'.
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:425:16)
INFO: [HLS 200-472] Inferring partial write operation for 'curNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:459:17)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491:59)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515:52)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537:24)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:552:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:553:31)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:558:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:631:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:615:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:616:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:747:47)
INFO: [HLS 200-472] Inferring partial write operation for 'newNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797:30)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:803:41)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812:27)
INFO: [HLS 200-472] Inferring partial write operation for 'root.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326:17)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:338:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359:17)
Command           transform done; 7.09 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.68 seconds. CPU system time: 0.19 seconds. Elapsed time: 7.09 seconds; current allocated memory: 1.069 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 11.7 sec.
Command       elaborate done; 150.19 sec.
Execute       ap_eval exec zip -j /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'krnl' ...
Execute         ap_set_top_model krnl 
Execute         get_model_list krnl -filter all-wo-channel -topdown 
Execute         preproc_iomode -model krnl 
Execute         preproc_iomode -model memory_manager 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         preproc_iomode -model insert 
Execute         get_model_list krnl -filter all-wo-channel 
INFO-FLOW: Model list for configure: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Configuring Module : insert ...
Execute         set_default_model insert 
Execute         apply_spec_resource_limit insert 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_505_3 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_12 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_13 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_14 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_598_5 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_793_25 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_809_26 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_825_27 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_853_28 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO-FLOW: Configuring Module : memory_manager ...
Execute         set_default_model memory_manager 
Execute         apply_spec_resource_limit memory_manager 
INFO-FLOW: Configuring Module : krnl ...
Execute         set_default_model krnl 
Execute         apply_spec_resource_limit krnl 
INFO-FLOW: Model list for preprocess: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Preprocessing Module: insert ...
Execute         set_default_model insert 
Execute         cdfg_preprocess -model insert 
Execute         rtl_gen_preprocess insert 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_505_3 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_12 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_13 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_14 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_598_5 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_598_5 
Command         cdfg_preprocess done; 0.48 sec.
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_793_25 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_809_26 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_825_27 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_853_28 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO-FLOW: Preprocessing Module: memory_manager ...
Execute         set_default_model memory_manager 
Execute         cdfg_preprocess -model memory_manager 
Execute         rtl_gen_preprocess memory_manager 
INFO-FLOW: Preprocessing Module: krnl ...
Execute         set_default_model krnl 
Execute         cdfg_preprocess -model krnl 
Execute         rtl_gen_preprocess krnl 
WARNING: [SYN 201-107] Renaming port name 'krnl/wait' to 'krnl/wait_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model insert 
Execute         schedule -model insert 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.sched.adb -f 
INFO-FLOW: Finish scheduling insert.
Execute         set_default_model insert 
Execute         bind -model insert 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.bind.adb -f 
INFO-FLOW: Finish binding insert.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_505_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln506', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_505_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_505_3.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_505_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_1.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_12.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_13.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_14.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.069 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_598_5'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('or_ln698_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('dist_overlap', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_598_5': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 17.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.58 seconds. CPU system time: 0.32 seconds. Elapsed time: 17.92 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 17.18 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_598_5.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 111.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 128.27 seconds. CPU system time: 0.38 seconds. Elapsed time: 128.67 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6.6 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.bind.adb -f 
Command         db_write done; 0.41 sec.
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_598_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.29 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_793_25'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_69', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_68', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_68', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_73', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 149, loop 'VITIS_LOOP_793_25'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.68 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_793_25.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.69 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_793_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_809_26'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_63', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_62', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_67', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 148, loop 'VITIS_LOOP_809_26'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.76 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_809_26.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_809_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_825_27'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_825_27' (loop 'VITIS_LOOP_825_27'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_825_27'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_825_27.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_825_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_853_28'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_853_28' (loop 'VITIS_LOOP_853_28'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_853_28'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_853_28.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_853_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager 
Execute         schedule -model memory_manager 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.29 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.68 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager.
Execute         set_default_model memory_manager 
Execute         bind -model memory_manager 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.26 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.9 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.bind.adb -f 
INFO-FLOW: Finish binding memory_manager.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model krnl 
Execute         schedule -model krnl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.sched.adb -f 
INFO-FLOW: Finish scheduling krnl.
Execute         set_default_model krnl 
Execute         bind -model krnl 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.288 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.1 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.bind.adb -f 
INFO-FLOW: Finish binding krnl.
Execute         get_model_list krnl -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess insert 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         rtl_gen_preprocess memory_manager 
Execute         rtl_gen_preprocess krnl 
INFO-FLOW: Model list for RTL generation: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model insert -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'addLeaf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'received' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wait_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_index' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_cur_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_root_child_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl insert -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_insert 
Execute         gen_rtl insert -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_insert 
Execute         syn_report -csynth -model insert -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/insert_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model insert -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/insert_csynth.xml 
Execute         syn_report -verbosereport -model insert -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.7 sec.
Execute         db_write -model insert -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model insert -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.3 sec.
Execute         gen_tb_info insert -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_505_3 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_505_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_505_3 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_505_3 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_505_3 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_505_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_505_3 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_505_3_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_505_3 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_505_3 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_505_3 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_505_3 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_1 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_1 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_1 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_1 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_1 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_1 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_1 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_12 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_12 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_12 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_12 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_12 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_12_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_12 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_12 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_12 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_12 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_13 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_13 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_13 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_13 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_13 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_13_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_13 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_13 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_13 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_13 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_14 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.288 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_14 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_14 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_14_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_14 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_14 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_14 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_14 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_598_5 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'memory_manager_Pipeline_VITIS_LOOP_598_5' is 5024 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_598_5'.
Command         create_rtl_model done; 16.35 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.16 seconds. CPU system time: 0.16 seconds. Elapsed time: 16.43 seconds; current allocated memory: 1.413 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_598_5 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_598_5 
Command         gen_rtl done; 7.53 sec.
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_598_5 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_598_5 
Command         gen_rtl done; 7.72 sec.
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_598_5 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_598_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.97 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_598_5 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_598_5_csynth.xml 
Command         syn_report done; 1.67 sec.
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_598_5 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 9.43 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_598_5 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.adb 
Command         db_write done; 1.68 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_598_5 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.79 sec.
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_598_5 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline 'VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 31.66 seconds. CPU system time: 0.42 seconds. Elapsed time: 32.7 seconds; current allocated memory: 1.475 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline 'VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.475 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_793_25 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_793_25' pipeline 'VITIS_LOOP_793_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_793_25'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.475 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_793_25 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_793_25 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_793_25 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_793_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_793_25 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_793_25_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_793_25 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.44 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_793_25 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_793_25 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_793_25 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_809_26 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_809_26' pipeline 'VITIS_LOOP_809_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_809_26'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.475 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_809_26 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_809_26 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_809_26 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_809_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_809_26 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_809_26_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_809_26 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_809_26 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_809_26 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_809_26 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_825_27 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_825_27' pipeline 'VITIS_LOOP_825_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_825_27'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.475 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_825_27 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_825_27 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_825_27 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_825_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_825_27 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_825_27_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_825_27 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_825_27 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_825_27 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_825_27 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_853_28 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_853_28' pipeline 'VITIS_LOOP_853_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_853_28'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.475 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_853_28 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_853_28 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_853_28 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_853_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_853_28 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_853_28_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_853_28 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_853_28 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_853_28 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_853_28 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stack_top' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'array_size' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager'.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_insert_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_curNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_newNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 3.1 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.61 seconds; current allocated memory: 1.538 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager 
Command         gen_rtl done; 0.23 sec.
Execute         gen_rtl memory_manager -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager 
Command         gen_rtl done; 0.14 sec.
Execute         syn_report -csynth -model memory_manager -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.64 sec.
Execute         syn_report -rtlxml -model memory_manager -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_csynth.xml 
Command         syn_report done; 0.32 sec.
Execute         syn_report -verbosereport -model memory_manager -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 5.16 sec.
Execute         db_write -model memory_manager -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.adb 
Command         db_write done; 0.33 sec.
Execute         db_write -model memory_manager -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model krnl -top_prefix  -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/HBM_PTR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/operations' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/number_of_operations' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/parameters_for_operations' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/board_num' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/exe' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HBM_PTR', 'operations' and 'parameters_for_operations' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'krnl/board_num' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl'.
INFO: [RTMG 210-285] Implementing FIFO 'newLeaf2insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'insertNode4insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'getNode4insert_U(krnl_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'receiveNode4insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'writeChanges4insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'overflow2split_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cst_req_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'split2overflow_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'insertFinished_U(krnl_fifo_w1_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.29 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.55 seconds; current allocated memory: 1.538 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl krnl -istop -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl 
Execute         gen_rtl krnl -istop -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl 
Execute         syn_report -csynth -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/krnl_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/krnl_csynth.xml 
Execute         syn_report -verbosereport -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.21 sec.
Execute         db_write -model krnl -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.adb 
Execute         db_write -model krnl -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info krnl -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl 
Execute         export_constraint_db -f -tool general -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
Execute         syn_report -designview -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.design.xml 
Command         syn_report done; 4.05 sec.
Execute         syn_report -csynthDesign -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.protoinst 
Execute         sc_get_clocks krnl 
Execute         sc_get_portdomain krnl 
INFO-FLOW: Model list for RTL component generation: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Handling components in module [insert] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.compgen.tcl 
INFO-FLOW: Found component krnl_insert_cur_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_insert_cur_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_insert_root_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_insert_root_child_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_505_3] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_1] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_12] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_13] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_14] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_598_5] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.compgen.tcl 
INFO-FLOW: Found component krnl_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model krnl_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component krnl_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model krnl_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component krnl_sitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model krnl_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component krnl_mul_32s_32s_32_2_1.
INFO-FLOW: Append model krnl_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_793_25] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_809_26] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_825_27] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_853_28] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.compgen.tcl 
INFO-FLOW: Found component krnl_mul_32s_32s_32_2_1.
INFO-FLOW: Append model krnl_mul_32s_32s_32_2_1
INFO-FLOW: Found component krnl_mul_32ns_64ns_96_5_1.
INFO-FLOW: Append model krnl_mul_32ns_64ns_96_5_1
INFO-FLOW: Found component krnl_mul_32s_32s_32_2_1.
INFO-FLOW: Append model krnl_mul_32s_32s_32_2_1
INFO-FLOW: Found component krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_insert_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_insert_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_curNode_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_newNode_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [krnl] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.tcl 
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w32_d2_S.
INFO-FLOW: Append model krnl_fifo_w32_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w1_d2_S.
INFO-FLOW: Append model krnl_fifo_w1_d2_S
INFO-FLOW: Found component krnl_gmem_m_axi.
INFO-FLOW: Append model krnl_gmem_m_axi
INFO-FLOW: Found component krnl_control_s_axi.
INFO-FLOW: Append model krnl_control_s_axi
INFO-FLOW: Append model insert
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_505_3
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_12
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_13
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_598_5
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_793_25
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_809_26
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_825_27
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_853_28
INFO-FLOW: Append model memory_manager
INFO-FLOW: Append model krnl
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: krnl_insert_cur_child_RAM_AUTO_1R1W krnl_insert_root_child_RAM_AUTO_1R1W krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_dadd_64ns_64ns_64_8_full_dsp_1 krnl_dcmp_64ns_64ns_1_2_no_dsp_1 krnl_sitodp_32ns_64_5_no_dsp_1 krnl_mul_32s_32s_32_2_1 krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_mul_32s_32s_32_2_1 krnl_mul_32ns_64ns_96_5_1 krnl_mul_32s_32s_32_2_1 krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W krnl_memory_manager_insert_child_RAM_AUTO_1R1W krnl_memory_manager_curNode_child_RAM_AUTO_1R1W krnl_memory_manager_newNode_child_RAM_AUTO_1R1W krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w32_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w1_d2_S krnl_gmem_m_axi krnl_control_s_axi insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Generating /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model krnl_insert_cur_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_insert_root_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model krnl_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model krnl_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model krnl_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model krnl_mul_32ns_64ns_96_5_1
INFO-FLOW: To file: write model krnl_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_insert_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w32_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w1_d2_S
INFO-FLOW: To file: write model krnl_gmem_m_axi
INFO-FLOW: To file: write model krnl_control_s_axi
INFO-FLOW: To file: write model insert
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_505_3
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_12
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_13
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_598_5
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_793_25
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_809_26
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_825_27
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_853_28
INFO-FLOW: To file: write model memory_manager
INFO-FLOW: To file: write model krnl
INFO-FLOW: Generating /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/vlog' tclDir='/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db' modelList='krnl_insert_cur_child_RAM_AUTO_1R1W
krnl_insert_root_child_RAM_AUTO_1R1W
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_dadd_64ns_64ns_64_8_full_dsp_1
krnl_dcmp_64ns_64ns_1_2_no_dsp_1
krnl_sitodp_32ns_64_5_no_dsp_1
krnl_mul_32s_32s_32_2_1
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_mul_32s_32s_32_2_1
krnl_mul_32ns_64ns_96_5_1
krnl_mul_32s_32s_32_2_1
krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
krnl_memory_manager_insert_child_RAM_AUTO_1R1W
krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w32_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w1_d2_S
krnl_gmem_m_axi
krnl_control_s_axi
insert
memory_manager_Pipeline_VITIS_LOOP_505_3
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
memory_manager_Pipeline_VITIS_LOOP_34_1
memory_manager_Pipeline_VITIS_LOOP_34_12
memory_manager_Pipeline_VITIS_LOOP_34_13
memory_manager_Pipeline_VITIS_LOOP_34_14
memory_manager_Pipeline_VITIS_LOOP_598_5
memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
memory_manager_Pipeline_VITIS_LOOP_793_25
memory_manager_Pipeline_VITIS_LOOP_809_26
memory_manager_Pipeline_VITIS_LOOP_825_27
memory_manager_Pipeline_VITIS_LOOP_853_28
memory_manager
krnl
' expOnly='0'
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.01 seconds. CPU system time: 0.27 seconds. Elapsed time: 8.45 seconds; current allocated memory: 1.538 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='krnl_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='krnl_insert_cur_child_RAM_AUTO_1R1W
krnl_insert_root_child_RAM_AUTO_1R1W
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_dadd_64ns_64ns_64_8_full_dsp_1
krnl_dcmp_64ns_64ns_1_2_no_dsp_1
krnl_sitodp_32ns_64_5_no_dsp_1
krnl_mul_32s_32s_32_2_1
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_mul_32s_32s_32_2_1
krnl_mul_32ns_64ns_96_5_1
krnl_mul_32s_32s_32_2_1
krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
krnl_memory_manager_insert_child_RAM_AUTO_1R1W
krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w32_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w1_d2_S
krnl_gmem_m_axi
krnl_control_s_axi
insert
memory_manager_Pipeline_VITIS_LOOP_505_3
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
memory_manager_Pipeline_VITIS_LOOP_34_1
memory_manager_Pipeline_VITIS_LOOP_34_12
memory_manager_Pipeline_VITIS_LOOP_34_13
memory_manager_Pipeline_VITIS_LOOP_34_14
memory_manager_Pipeline_VITIS_LOOP_598_5
memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
memory_manager_Pipeline_VITIS_LOOP_793_25
memory_manager_Pipeline_VITIS_LOOP_809_26
memory_manager_Pipeline_VITIS_LOOP_825_27
memory_manager_Pipeline_VITIS_LOOP_853_28
memory_manager
krnl
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
Execute         sc_get_clocks krnl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE krnl LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE krnl LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST krnl MODULE2INSTS {krnl krnl insert grp_insert_fu_385 memory_manager grp_memory_manager_fu_454 memory_manager_Pipeline_VITIS_LOOP_505_3 grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 memory_manager_Pipeline_VITIS_LOOP_34_1 grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 memory_manager_Pipeline_VITIS_LOOP_34_12 grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 memory_manager_Pipeline_VITIS_LOOP_34_13 grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 memory_manager_Pipeline_VITIS_LOOP_34_14 grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 memory_manager_Pipeline_VITIS_LOOP_598_5 grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 memory_manager_Pipeline_VITIS_LOOP_793_25 grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 memory_manager_Pipeline_VITIS_LOOP_809_26 grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 memory_manager_Pipeline_VITIS_LOOP_825_27 grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 memory_manager_Pipeline_VITIS_LOOP_853_28 grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492} INST2MODULE {krnl krnl grp_insert_fu_385 insert grp_memory_manager_fu_454 memory_manager grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 memory_manager_Pipeline_VITIS_LOOP_505_3 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 memory_manager_Pipeline_VITIS_LOOP_34_1 grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 memory_manager_Pipeline_VITIS_LOOP_34_12 grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 memory_manager_Pipeline_VITIS_LOOP_34_13 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 memory_manager_Pipeline_VITIS_LOOP_34_14 grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 memory_manager_Pipeline_VITIS_LOOP_598_5 grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 memory_manager_Pipeline_VITIS_LOOP_793_25 grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 memory_manager_Pipeline_VITIS_LOOP_809_26 grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 memory_manager_Pipeline_VITIS_LOOP_825_27 grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492 memory_manager_Pipeline_VITIS_LOOP_853_28} INSTDATA {krnl {DEPTH 1 CHILDREN {grp_insert_fu_385 grp_memory_manager_fu_454}} grp_insert_fu_385 {DEPTH 2 CHILDREN {}} grp_memory_manager_fu_454 {DEPTH 2 CHILDREN {grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492}} grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492 {DEPTH 3 CHILDREN {}}} MODULEDATA {insert {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME root_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:311 VARIABLE root_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_1648_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334 VARIABLE add_ln334 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln336_fu_1677_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336 VARIABLE sub_ln336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_1689_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336 VARIABLE add_ln336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_1706_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339 VARIABLE add_ln339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1957_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME cur_child_U SOURCE {} VARIABLE cur_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_505_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln505_fu_106_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505 VARIABLE add_ln505 LOOP VITIS_LOOP_505_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_127_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515 VARIABLE add_ln515 LOOP VITIS_LOOP_505_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_133_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_158_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_133_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_158_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_60_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_60_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_60_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_62_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_598_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME edge_fu_1972_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598 VARIABLE edge LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_fu_2012_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_2_fu_2026_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_3_fu_2113_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_fu_2074_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_4_fu_2088_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_5_fu_2117_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_1_fu_2191_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_6_fu_2205_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_7_fu_2293_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_2_fu_2254_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_8_fu_2268_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_9_fu_2297_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_3_fu_2371_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_10_fu_2385_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_11_fu_2473_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_4_fu_2434_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_12_fu_2448_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_13_fu_2477_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_5_fu_2551_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_14_fu_2565_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_15_fu_2658_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_6_fu_2614_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_16_fu_2628_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_17_fu_2643_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_7_fu_2732_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_18_fu_2746_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_19_fu_2834_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_8_fu_2795_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_20_fu_2809_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_21_fu_2838_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_9_fu_2912_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_22_fu_2926_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_23_fu_3014_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_10_fu_2975_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_24_fu_2989_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_25_fu_3018_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_11_fu_3092_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_26_fu_3106_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_27_fu_3121_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_12_fu_3160_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_28_fu_3174_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_29_fu_3199_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_13_fu_3273_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_30_fu_3287_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_31_fu_3375_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_14_fu_3336_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_32_fu_3350_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_33_fu_3379_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_15_fu_3453_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_34_fu_3467_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_35_fu_3555_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_16_fu_3516_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_36_fu_3530_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_37_fu_3559_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_17_fu_3633_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_38_fu_3647_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_39_fu_3735_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_18_fu_3696_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_40_fu_3710_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_41_fu_3739_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_19_fu_3813_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_42_fu_3827_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_43_fu_3915_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_20_fu_3876_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_44_fu_3890_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_45_fu_3919_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_21_fu_3993_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_46_fu_4007_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_47_fu_4095_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_22_fu_4056_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_48_fu_4070_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_49_fu_4099_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_23_fu_4173_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_50_fu_4187_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_51_fu_4275_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_24_fu_4236_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_52_fu_4250_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_53_fu_4279_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_25_fu_4353_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_54_fu_4367_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_55_fu_4455_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_26_fu_4416_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_56_fu_4430_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_57_fu_4459_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_27_fu_4533_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_58_fu_4547_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_59_fu_4635_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_59 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_28_fu_4596_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_60_fu_4610_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_60 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_61_fu_4639_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_61 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_29_fu_4713_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_62_fu_4727_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_62 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_63_fu_4815_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_63 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_30_fu_4776_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_64_fu_4790_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_64 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_65_fu_4819_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_65 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_31_fu_4893_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_66_fu_4907_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_66 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_67_fu_4995_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_67 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_32_fu_4956_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_68_fu_4970_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_68 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_69_fu_4999_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_69 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_33_fu_5073_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_70_fu_5087_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_70 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_71_fu_5175_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_71 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_34_fu_5136_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_72_fu_5150_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_72 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_73_fu_5179_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_73 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_35_fu_5253_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_74_fu_5267_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_74 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_75_fu_5355_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_75 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_36_fu_5316_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_76_fu_5330_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_76 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_77_fu_5359_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_77 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_37_fu_5433_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_78_fu_5447_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_78 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_79_fu_5535_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_79 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_38_fu_5496_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_80_fu_5510_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_80 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_81_fu_5539_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_81 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_39_fu_5613_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_82_fu_5627_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_82 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_83_fu_5715_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_83 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_40_fu_5676_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_84_fu_5690_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_84 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_85_fu_5719_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_85 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_41_fu_5793_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_86_fu_5807_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_86 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_87_fu_5895_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_87 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_42_fu_5856_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_88_fu_5870_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_88 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_89_fu_5899_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_89 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_43_fu_5973_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_90_fu_5987_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_90 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_91_fu_6075_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_91 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_44_fu_6036_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_92_fu_6050_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_92 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_93_fu_6079_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_93 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_45_fu_6153_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_94_fu_6167_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_94 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_95_fu_6255_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_95 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_46_fu_6216_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_96_fu_6230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_96 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_97_fu_6259_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_97 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_47_fu_6333_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_98_fu_6347_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_98 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_99_fu_6435_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_99 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_48_fu_6396_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_100_fu_6410_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_100 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_101_fu_6439_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_101 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_49_fu_6513_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_102_fu_6527_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_102 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_103_fu_6615_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_103 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_50_fu_6576_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_104_fu_6590_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_104 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_105_fu_6619_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_105 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_51_fu_6693_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_106_fu_6707_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_106 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_107_fu_6795_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_107 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_52_fu_6756_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_108_fu_6770_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_108 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_109_fu_6799_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_109 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_53_fu_6873_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_110_fu_6887_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_110 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_111_fu_6975_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_111 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_54_fu_6936_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_112_fu_6950_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_112 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_113_fu_6979_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_113 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_55_fu_7053_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_114_fu_7067_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_114 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_115_fu_7082_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_115 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_56_fu_7121_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_116_fu_7135_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_116 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_117_fu_7150_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_117 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_57_fu_7235_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_118_fu_7249_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_118 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_119_fu_7274_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_119 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_58_fu_7300_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_120_fu_7314_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_120 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_121_fu_7329_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_121 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_2_fu_7436_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_3_fu_7523_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_1_fu_7484_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_4_fu_7498_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_5_fu_7527_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_2_fu_7601_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_6_fu_7615_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_7_fu_7708_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_3_fu_7664_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_8_fu_7678_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_9_fu_7693_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_4_fu_7782_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_10_fu_7796_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_11_fu_7889_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_5_fu_7845_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_12_fu_7859_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_13_fu_7874_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_6_fu_7963_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_14_fu_7977_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_15_fu_8070_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_7_fu_8026_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_16_fu_8040_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_17_fu_8055_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_8_fu_8144_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_18_fu_8158_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_19_fu_8246_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_9_fu_8207_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_20_fu_8221_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_21_fu_8250_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_10_fu_8324_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_22_fu_8338_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_23_fu_8431_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_11_fu_8387_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_24_fu_8401_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_25_fu_8416_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_12_fu_8505_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_26_fu_8519_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_27_fu_8607_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_13_fu_8568_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_28_fu_8582_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_29_fu_8611_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_14_fu_8685_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_30_fu_8699_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_31_fu_8787_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_15_fu_8748_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_32_fu_8762_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_33_fu_8791_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_16_fu_8865_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_34_fu_8879_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_35_fu_8967_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_17_fu_8928_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_36_fu_8942_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_37_fu_8971_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_18_fu_9045_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_38_fu_9059_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_39_fu_9147_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_19_fu_9108_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_40_fu_9122_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_41_fu_9151_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_20_fu_9225_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_42_fu_9239_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_43_fu_9327_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_21_fu_9288_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_44_fu_9302_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_45_fu_9331_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_22_fu_9405_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_46_fu_9419_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_47_fu_9507_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_23_fu_9468_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_48_fu_9482_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_49_fu_9511_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_24_fu_9585_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_50_fu_9599_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_51_fu_9687_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_25_fu_9648_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_52_fu_9662_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_53_fu_9691_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_26_fu_9765_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_54_fu_9779_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_55_fu_9867_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_27_fu_9828_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_56_fu_9842_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_57_fu_9871_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_28_fu_9945_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_58_fu_9959_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_59_fu_10047_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_59 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_29_fu_10008_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_60_fu_10022_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_60 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_61_fu_10051_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_61 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_30_fu_10125_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_62_fu_10139_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_62 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_63_fu_10227_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_63 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_31_fu_10188_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_64_fu_10202_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_64 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_65_fu_10231_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_65 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_32_fu_10305_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_66_fu_10319_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_66 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_67_fu_10334_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_67 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_33_fu_10373_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_68_fu_10387_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_68 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_69_fu_10412_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_69 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_34_fu_10486_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_70_fu_10500_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_70 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_71_fu_10588_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_71 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_35_fu_10549_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_72_fu_10563_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_72 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_73_fu_10592_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_73 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_36_fu_10666_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_74_fu_10680_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_74 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_75_fu_10768_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_75 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_37_fu_10729_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_76_fu_10743_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_76 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_77_fu_10772_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_77 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_38_fu_10846_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_78_fu_10860_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_78 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_79_fu_10948_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_79 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_39_fu_10909_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_80_fu_10923_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_80 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_81_fu_10952_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_81 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_40_fu_11026_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_82_fu_11040_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_82 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_83_fu_11128_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_83 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_41_fu_11089_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_84_fu_11103_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_84 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_85_fu_11132_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_85 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_42_fu_11206_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_86_fu_11220_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_86 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_87_fu_11308_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_87 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_43_fu_11269_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_88_fu_11283_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_88 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_89_fu_11312_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_89 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_44_fu_11386_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_90_fu_11400_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_90 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_91_fu_11493_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_91 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_45_fu_11449_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_92_fu_11463_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_92 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_93_fu_11478_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_93 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_46_fu_11567_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_94_fu_11581_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_94 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_95_fu_11669_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_95 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_47_fu_11630_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_96_fu_11644_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_96 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_97_fu_11673_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_97 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_48_fu_11747_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_98_fu_11761_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_98 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_99_fu_11849_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_99 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_49_fu_11810_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_100_fu_11824_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_100 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_101_fu_11853_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_101 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_50_fu_11927_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_102_fu_11941_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_102 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_103_fu_12029_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_103 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_51_fu_11990_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_104_fu_12004_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_104 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_105_fu_12033_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_105 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_52_fu_12107_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_106_fu_12121_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_106 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_107_fu_12209_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_107 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_53_fu_12170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_108_fu_12184_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_108 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_109_fu_12213_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_109 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_54_fu_12287_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_110_fu_12301_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_110 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_111_fu_12389_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_111 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_55_fu_12350_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_112_fu_12364_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_112 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_113_fu_12393_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_113 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_56_fu_12467_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_114_fu_12481_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_114 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_115_fu_12569_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_115 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_57_fu_12530_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_116_fu_12544_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_116 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_117_fu_12573_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_117 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_58_fu_12647_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_118_fu_12661_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_118 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_119_fu_12686_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_119 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_59_fu_12712_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_59 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_120_fu_12726_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_120 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_121_fu_12741_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_121 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln678_fu_12780_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:678 VARIABLE sub_ln678 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln678_fu_12798_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:678 VARIABLE add_ln678 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln678_1_fu_12790_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:678 VARIABLE add_ln678_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_fu_12884_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_fu_12902_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_5_fu_12894_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_1_fu_13028_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_1_fu_13046_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_6_fu_13038_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_2_fu_13172_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_2_fu_13230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_7_fu_13182_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_3_fu_13356_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_3_fu_13414_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_8_fu_13366_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_4_fu_13540_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_4_fu_13598_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_9_fu_13550_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaX_fu_13780_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:41 VARIABLE deltaX LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaY_fu_13784_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:42 VARIABLE deltaY LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaX_1_fu_13788_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:41 VARIABLE deltaX_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaY_1_fu_13794_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:42 VARIABLE deltaY_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_fu_13860_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:694 VARIABLE add_ln694 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_1_fu_13864_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:694 VARIABLE add_ln694_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln695_fu_13897_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:695 VARIABLE add_ln695 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U29 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:695 VARIABLE dist_area_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_13848_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:17 VARIABLE sub_ln17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_1_fu_13854_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:17 VARIABLE sub_ln17_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:17 VARIABLE mul_ln17_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 6 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739 VARIABLE add_ln739 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln743_fu_230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE sub_ln743 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_fu_244_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_3_fu_259_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_3 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_1_fu_198_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_1 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln743_1_fu_296_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE sub_ln743_1 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_2_fu_310_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_2 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_4_fu_325_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_4 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln741_fu_340_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741 VARIABLE add_ln741 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723 VARIABLE add_ln723 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_fu_230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE sub_ln727 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_fu_244_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_3_fu_259_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_3 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_1_fu_198_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_1 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_1_fu_296_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE sub_ln727_1 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_2_fu_310_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_2 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_4_fu_325_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_4 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln725_fu_340_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725 VARIABLE add_ln725 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_793_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln793_fu_311_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793 VARIABLE add_ln793 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln795_fu_326_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE add_ln795 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln795_fu_434_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE sub_ln795 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln795_1_fu_480_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE add_ln795_1 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln795_2_fu_485_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE add_ln795_2 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln797_fu_349_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797 VARIABLE add_ln797 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newNode_child_d0 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797 VARIABLE add_ln797_1 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln800_fu_380_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800 VARIABLE sub_ln800 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_fu_540_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800 VARIABLE add_ln800 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_1_fu_444_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800 VARIABLE add_ln800_1 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_809_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln809_fu_268_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809 VARIABLE add_ln809 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln810_fu_354_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810 VARIABLE sub_ln810 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln810_fu_400_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810 VARIABLE add_ln810 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln810_1_fu_364_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810 VARIABLE add_ln810_1 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln812_fu_287_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812 VARIABLE add_ln812 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME node_child_d0 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812 VARIABLE add_ln812_1 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln815_fu_320_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815 VARIABLE sub_ln815 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln815_fu_454_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815 VARIABLE add_ln815 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln815_1_fu_369_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815 VARIABLE add_ln815_1 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_825_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln825_fu_301_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:825 VARIABLE add_ln825 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln831_fu_347_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831 VARIABLE sub_ln831 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln831_fu_365_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831 VARIABLE add_ln831 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln831_1_fu_357_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831 VARIABLE add_ln831_1 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_853_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln853_fu_301_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853 VARIABLE add_ln853 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_347_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859 VARIABLE sub_ln859 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_365_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859 VARIABLE add_ln859 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1_fu_357_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859 VARIABLE add_ln859_1 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME insert_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:420 VARIABLE insert_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME curNode_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:457 VARIABLE curNode_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME node_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:536 VARIABLE node_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME parent_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:536 VARIABLE parent_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME newNode_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:538 VARIABLE newNode_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rootNode_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:549 VARIABLE rootNode_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1545_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln429_fu_1664_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE sub_ln429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_fu_1680_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_2_fu_1685_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_1_fu_1690_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_3_fu_1696_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_fu_1850_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:431 VARIABLE add_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_1_fu_1873_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:431 VARIABLE add_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_1934_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:432 VARIABLE add_ln432 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_1_fu_1952_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:433 VARIABLE add_ln433_1 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_1962_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_2_fu_1967_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:433 VARIABLE add_ln433_2 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln444_fu_2011_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:444 VARIABLE sub_ln444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_fu_2067_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:444 VARIABLE add_ln444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_1_fu_2072_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:444 VARIABLE add_ln444_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln449_fu_2206_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:449 VARIABLE sub_ln449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln449_fu_2222_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:449 VARIABLE add_ln449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln449_1_fu_2227_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:449 VARIABLE add_ln449_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_2360_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_2527_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/stack.h:21 VARIABLE add_ln21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln473_fu_2561_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:473 VARIABLE sub_ln473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_fu_2571_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:473 VARIABLE add_ln473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_1_fu_2580_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:473 VARIABLE add_ln473_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln513_fu_2700_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:513 VARIABLE sub_ln513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln513_1_fu_2706_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:513 VARIABLE sub_ln513_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U97 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:513 VARIABLE mul_ln513 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_2793_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17 VARIABLE add_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_5_1_U98 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:520 VARIABLE mul_ln520 LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln524_fu_2839_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE sub_ln524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_2853_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE add_ln524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_2_fu_2858_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE add_ln524_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_1_fu_2891_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE add_ln524_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln486_fu_2772_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:486 VARIABLE sub_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln486_1_fu_2778_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:486 VARIABLE sub_ln486_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U99 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:486 VARIABLE overlap LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_2982_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:479 VARIABLE add_ln479 LOOP VITIS_LOOP_479_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln491_fu_2994_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491 VARIABLE add_ln491 LOOP VITIS_LOOP_479_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_3020_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_5_1_U100 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:496 VARIABLE mul_ln496 LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln500_fu_3066_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE sub_ln500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_fu_3080_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE add_ln500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_2_fu_3085_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE add_ln500_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_1_fu_3118_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE add_ln500_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln569_fu_3315_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569 VARIABLE sub_ln569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln569_fu_3337_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569 VARIABLE add_ln569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln569_1_fu_3328_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569 VARIABLE add_ln569_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_fu_3534_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572 VARIABLE add_ln572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME parent_amount_of_children_fu_3547_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:573 VARIABLE parent_amount_of_children LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln574_fu_3630_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:574 VARIABLE add_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_fu_3648_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_fu_3653_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_1_fu_3658_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_1_fu_3664_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME axis_2_fu_3814_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:588 VARIABLE axis_2 LOOP VITIS_LOOP_588_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub761_fu_3928_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812 VARIABLE sub761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul780_fu_3945_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:571 VARIABLE mul780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul826_fu_3984_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537 VARIABLE mul826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_fu_4037_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:887 VARIABLE sub_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_4050_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:887 VARIABLE add_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_1_fu_4055_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:887 VARIABLE add_ln887_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln888_fu_4300_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:888 VARIABLE sub_ln888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln888_fu_4313_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:888 VARIABLE add_ln888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln888_1_fu_4318_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:888 VARIABLE add_ln888_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln891_fu_4471_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:891 VARIABLE sub_ln891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln891_fu_4485_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:891 VARIABLE add_ln891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln891_1_fu_4490_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:891 VARIABLE add_ln891_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OverlapEnlargementArray_index_U SOURCE {} VARIABLE OverlapEnlargementArray_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OverlapEnlargementArray_overlapEnlargement_U SOURCE {} VARIABLE OverlapEnlargementArray_overlapEnlargement LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME AreaEnlargementArray_index_U SOURCE {} VARIABLE AreaEnlargementArray_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME AreaEnlargementArray_areaEnlargement_U SOURCE {} VARIABLE AreaEnlargementArray_areaEnlargement LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 26 BRAM 0 URAM 0}} krnl {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME newLeaf2insert_fifo_U SOURCE {} VARIABLE newLeaf2insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME insertNode4insert_fifo_U SOURCE {} VARIABLE insertNode4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME getNode4insert_fifo_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:32 VARIABLE getNode4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME receiveNode4insert_fifo_U SOURCE {} VARIABLE receiveNode4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME writeChanges4insert_fifo_U SOURCE {} VARIABLE writeChanges4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME overflow2split_fifo_U SOURCE {} VARIABLE overflow2split LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cst_req_fifo_U SOURCE {} VARIABLE cst_req LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME split2overflow_fifo_U SOURCE {} VARIABLE split2overflow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME insertFinished_fifo_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:38 VARIABLE insertFinished LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME debugCounter_3_fu_522_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:41 VARIABLE debugCounter_3 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_540_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_613_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_567_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_656_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:43 VARIABLE add_ln43_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME operation_2_fu_781_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:136 VARIABLE operation_2 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 26 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.63 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.538 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl.
Execute         syn_report -model krnl -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command       autosyn done; 266.63 sec.
Command     csynth_design done; 416.92 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 394.58 seconds. CPU system time: 18.21 seconds. Elapsed time: 416.92 seconds; current allocated memory: 736.289 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.45 sec.
INFO-FLOW: Workspace /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Thu Feb 13 17:30:35 PST 2025
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 3.67 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.8 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Command     open_solution done; 4.19 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
Execute     add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
Execute     export_design -format xo 
INFO: [HLS 200-1510] Running: export_design -format xo 
Execute       config_export -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       send_msg_by_id ERROR @200-1929@%s%s register argument 'number_of_operations' 
ERROR: [HLS 200-1929] Cannot export XO, found 'register' top level interface on argument 'number_of_operations' that is not supported by the XO format.
INFO-FLOW: Caught error in export_design: Found unsupported XO interface: register on argument 'number_of_operations'
    while executing
"error "Found unsupported XO interface: $hw_imode on $arg_desc""
    ("foreach" body line 11)
    invoked from within
"foreach hw_dict $hws {
        if { [dict_get_default $hw_dict hw_kernel_support "true"] } { continue }
        set hw_type [dict_get_default $hw_dict..."
    (procedure "check_fe_io_xo_hw_entries" line 5)
    invoked from within
"check_fe_io_xo_hw_entries "arg" $fe_arg"
    ("foreach" body line 2)
    invoked from within
"foreach fe_arg [dict_get_default $fe_io_dict args {}] {
        check_fe_io_xo_hw_entries "arg" $fe_arg
    }"
    (procedure "check_fe_io_xo_hw" line 10)
    invoked from within
"check_fe_io_xo_hw"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 54)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 110)
    invoked from within
"ap_internal_export_design "
Command     export_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 14.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Thu Feb 13 17:31:53 PST 2025
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 3.95 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 4.09 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Command     open_solution done; 4.43 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
Execute     add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.09 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.err.log 
Command         ap_eval done; 0.68 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 5.61 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.23 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.34 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.65 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 7.46 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 8.6 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 5.95 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.57 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.51 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         clang_tidy done; 0.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.err.log 
Command         ap_eval done; 0.48 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.48 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         clang_tidy done; 0.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.46 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.err.log 
Command         ap_eval done; 0.58 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.03 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.58 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.19 sec.
Command         clang_tidy done; 1.25 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.61 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.94 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.err.log 
Command         ap_eval done; 0.55 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.98 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.65 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.71 sec.
Command         clang_tidy done; 0.84 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.32 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.99 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.err.log 
Command         ap_eval done; 0.66 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 6.36 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.96 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.69 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 10.05 sec.
Command         clang_tidy done; 11.44 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 4.93 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.err.log 
Command         ap_eval done; 4.56 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.err.log 
Command         ap_eval done; 0.32 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; error code: 1; 5.59 sec.
ERROR: [HLS 207-2371] conflicting types for 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:3:17)
INFO: [HLS 207-70] previous declaration is here (/home/pyuva001/R-Tree-Testbed/src/include/krnl.h:18:17)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 110.06 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 110.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96.43 seconds. CPU system time: 13.18 seconds. Elapsed time: 110.07 seconds; current allocated memory: 0.000 MB.
Command   ap_source done; error code: 1; 124.78 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Thu Feb 13 17:34:33 PST 2025
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.06 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.26 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.39 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Command     open_solution done; 5.72 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.17 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.22 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
Execute     add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.cpp.clang.err.log 
Command         ap_eval done; 0.71 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 7.03 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 7.07 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.22 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 13.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 10.17 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 11.51 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 6.54 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.pp.0.cpp.clang.err.log 
Command         ap_eval done; 7.35 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.45 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         clang_tidy done; 0.11 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.46 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.cpp.clang.err.log 
Command         ap_eval done; 0.45 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.45 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         clang_tidy done; 0.12 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.49 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.cpp.clang.err.log 
Command         ap_eval done; 0.55 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.96 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.61 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.66 sec.
Command         clang_tidy done; 0.72 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.59 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.cpp.clang.err.log 
Command         ap_eval done; 0.56 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.94 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.68 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.85 sec.
Command         clang_tidy done; 0.98 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.63 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.91 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.cpp.clang.err.log 
Command         ap_eval done; 0.4 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 6.52 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.44 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 11 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 8 sec.
Command         clang_tidy done; 9.55 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 4.67 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.pp.0.cpp.clang.err.log 
Command         ap_eval done; 5.87 sec.
INFO: [HLS 200-10] Analyzing design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.cpp.clang.err.log 
Command         ap_eval done; 0.63 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
Execute         set_directive_top krnl -name=krnl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 5.94 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 5.75 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 6.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 12.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 9.18 sec.
Command         clang_tidy done; 10.59 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 6.03 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp -I/home/pyuva001/R-Tree-Testbed/src/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.pp.0.cpp.clang.err.log 
Command         ap_eval done; 5.77 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 146.29 seconds. CPU system time: 17.19 seconds. Elapsed time: 164.04 seconds; current allocated memory: 848.629 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.g.bc" "/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnlInsert.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/areaEnlargementPair.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/overlapEnlargementPair.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/nodeArray.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/node.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/mem_mngr.g.bc /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.g.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.55 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.55 sec.
Execute         run_link_or_opt -opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=krnl -reflow-float-conversion -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.13 sec.
Execute         run_link_or_opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=krnl -mllvm -hls-db-dir -mllvm /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=64 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.333 -x ir /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 1.73 sec.
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'setBB(int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'Node::Node()' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:29:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'createNode(bool, boundingBox, int, int, int, int, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'strech(boundingBox, boundingBox)' into 'insert(hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<bool, 0>&)' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:198:0)
INFO: [HLS 214-178] Inlining function 'compare(overlapEnlargementPair, overlapEnlargementPair)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(overlapEnlargementPair*, overlapEnlargementPair*)' into 'sort(overlapEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'compare(areaEnlargementPair, areaEnlargementPair)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'swap(areaEnlargementPair*, areaEnlargementPair*)' into 'sort(areaEnlargementPair*, int)' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:16:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'intersection(boundingBox, boundingBox)' (/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'Node::Node()' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'get_level_start_index(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'Stack::push(int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::min<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'int const& std::max<int>(int const&, int const&)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(overlapEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getArea(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'sort(areaEnlargementPair*, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'boundingBox::boundingBox() (.3)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'edgeDelta(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'intersection(boundingBox, boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxX(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getminY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'getmaxY(boundingBox)' into 'memory_manager(hls::stream<Node, 0>&, hls::stream<int, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, hls::stream<Node, 0>&, Node*)' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'setBB(int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'createNode(bool, boundingBox, int, int, int, int, int)' into 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'overflow2split' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:38:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cst_req' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:39:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'writeChanges4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:37:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'insertNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:34:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'split2overflow' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:40:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'newLeaf2insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:33:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'receiveNode4insert' with compact=bit mode in 417-bits (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:36:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/../../../kernel.xml -> /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.82 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.31 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 848.629 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top krnl -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.6 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 848.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.86 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 848.629 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.g.1.bc to /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_505_3' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:34) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_725_18' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_741_20' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_793_25' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_809_26' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_825_27' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_853_28' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:822) in function 'memory_manager' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_598_5' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598) in function 'memory_manager' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_608_6' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:608) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_610_7' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:610) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_624_8' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:624) in function 'memory_manager' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_626_9' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:626) in function 'memory_manager' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_685_16' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:674) in function 'memory_manager' completely with a factor of 5.
WARNING: [HLS 200-805] An internal stream 'newLeaf2insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'getNode4insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:35) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'receiveNode4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'writeChanges4insert' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'overflow2split' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cst_req' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'split2overflow' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'insertFinished' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:41) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
Command           transform done; 1.91 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687:38) to (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598:31) in function 'memory_manager'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'memory_manager' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:5:17)...35 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'krnl' (/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:3:22)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'insert' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:31:1)...34 expression(s) balanced.
Command           transform done; 0.71 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.63 seconds; current allocated memory: 912.629 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17:31) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17:31) in function 'memory_manager'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_588_4' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:592:17) in function 'memory_manager' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_723_17' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723:45) in function 'memory_manager'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_739_19' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739:45) in function 'memory_manager'.
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'insert.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:425:16)
INFO: [HLS 200-472] Inferring partial write operation for 'curNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:459:17)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491:59)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'OverlapEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515:52)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:11:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AreaEnlargementArray.index' (/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:12:9)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537:24)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:552:31)
INFO: [HLS 200-472] Inferring partial write operation for 'rootNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:553:31)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:558:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569:20)
INFO: [HLS 200-472] Inferring partial write operation for 'parent.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:631:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:615:51)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:616:55)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:731:47)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746:43)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:747:47)
INFO: [HLS 200-472] Inferring partial write operation for 'newNode.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797:30)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:803:41)
INFO: [HLS 200-472] Inferring partial write operation for 'node.child' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812:27)
INFO: [HLS 200-472] Inferring partial write operation for 'root.child' (/home/pyuva001/R-Tree-Testbed/src/include/node.h:36:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:317:21)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:326:17)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:338:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cur.child' (/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:359:17)
Command           transform done; 6.69 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.32 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.69 seconds; current allocated memory: 1.079 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 10.84 sec.
Command       elaborate done; 183.21 sec.
Execute       ap_eval exec zip -j /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.11 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'krnl' ...
Execute         ap_set_top_model krnl 
Execute         get_model_list krnl -filter all-wo-channel -topdown 
Execute         preproc_iomode -model krnl 
Execute         preproc_iomode -model memory_manager 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         preproc_iomode -model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         preproc_iomode -model insert 
Execute         get_model_list krnl -filter all-wo-channel 
INFO-FLOW: Model list for configure: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Configuring Module : insert ...
Execute         set_default_model insert 
Execute         apply_spec_resource_limit insert 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_505_3 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_12 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_13 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_34_14 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_598_5 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_793_25 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_809_26 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_825_27 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO-FLOW: Configuring Module : memory_manager_Pipeline_VITIS_LOOP_853_28 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         apply_spec_resource_limit memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO-FLOW: Configuring Module : memory_manager ...
Execute         set_default_model memory_manager 
Execute         apply_spec_resource_limit memory_manager 
INFO-FLOW: Configuring Module : krnl ...
Execute         set_default_model krnl 
Execute         apply_spec_resource_limit krnl 
INFO-FLOW: Model list for preprocess: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Preprocessing Module: insert ...
Execute         set_default_model insert 
Execute         cdfg_preprocess -model insert 
Execute         rtl_gen_preprocess insert 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_505_3 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_1 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_12 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_13 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_34_14 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_598_5 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_598_5 
Command         cdfg_preprocess done; 0.61 sec.
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_793_25 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_809_26 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_825_27 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO-FLOW: Preprocessing Module: memory_manager_Pipeline_VITIS_LOOP_853_28 ...
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         cdfg_preprocess -model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO-FLOW: Preprocessing Module: memory_manager ...
Execute         set_default_model memory_manager 
Execute         cdfg_preprocess -model memory_manager 
Execute         rtl_gen_preprocess memory_manager 
INFO-FLOW: Preprocessing Module: krnl ...
Execute         set_default_model krnl 
Execute         cdfg_preprocess -model krnl 
Execute         rtl_gen_preprocess krnl 
WARNING: [SYN 201-107] Renaming port name 'krnl/wait' to 'krnl/wait_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model insert 
Execute         schedule -model insert 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.sched.adb -f 
INFO-FLOW: Finish scheduling insert.
Execute         set_default_model insert 
Execute         bind -model insert 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.bind.adb -f 
INFO-FLOW: Finish binding insert.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_505_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln506', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:506)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_505_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_505_3.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_505_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19) and 'icmp' operation ('icmp_ln19', /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_1.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_12.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_13.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_34_14.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.079 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_34_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_598_5'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'or' operation ('or_ln698_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('dist_overlap', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698) and 'dcmp' operation ('tmp_18', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:698).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_598_5' (loop 'VITIS_LOOP_598_5'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln632', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:632) of variable 'node_child_load_23', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 on array 'node_child' and 'load' operation ('node_child_load_4', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628) on array 'node_child'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_598_5': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 16.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.48 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 18.34 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.sched.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_598_5.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 111.71 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 129.91 seconds. CPU system time: 0.42 seconds. Elapsed time: 130.37 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6.5 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.bind.adb -f 
Command         db_write done; 0.41 sec.
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_598_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' (loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln746', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:746) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_739_19_VITIS_LOOP_741_20'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.32 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 1, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 2, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 3, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 4, distance = 5, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('temp', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' (loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1) between 'store' operation ('node_child_addr_write_ln730', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:730) of variable 'node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 on array 'node_child' and 'load' operation ('node_child_load_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727) on array 'node_child'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 75, Depth = 77, loop 'VITIS_LOOP_723_17_VITIS_LOOP_725_18'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_793_25'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_72', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:796) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_71', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_793_25' (loop 'VITIS_LOOP_793_25'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_71', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800) and bus request operation ('empty_76', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 149, loop 'VITIS_LOOP_793_25'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_793_25.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_793_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_809_26'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 137, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus response operation ('empty_66', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:811) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 143, distance = 1, offset = 1) between bus response operation ('empty_65', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_809_26' (loop 'VITIS_LOOP_809_26'): Unable to enforce a carried dependence constraint (II = 144, distance = 1, offset = 1) between bus response operation ('empty_65', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815) and bus request operation ('empty_70', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 145, Depth = 148, loop 'VITIS_LOOP_809_26'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_809_26.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_809_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_825_27'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_825_27' (loop 'VITIS_LOOP_825_27'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_825_27'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_825_27.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_825_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         schedule -model memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_853_28'.
WARNING: [HLS 200-880] The II Violation in module 'memory_manager_Pipeline_VITIS_LOOP_853_28' (loop 'VITIS_LOOP_853_28'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) and bus read operation ('gmem_addr_read', /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859) on port 'gmem' (/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_853_28'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager_Pipeline_VITIS_LOOP_853_28.
Execute         set_default_model memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         bind -model memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.bind.adb -f 
INFO-FLOW: Finish binding memory_manager_Pipeline_VITIS_LOOP_853_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model memory_manager 
Execute         schedule -model memory_manager 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.57 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.sched.adb -f 
INFO-FLOW: Finish scheduling memory_manager.
Execute         set_default_model memory_manager 
Execute         bind -model memory_manager 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.11 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.8 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.bind.adb -f 
INFO-FLOW: Finish binding memory_manager.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model krnl 
Execute         schedule -model krnl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.13 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.sched.adb -f 
INFO-FLOW: Finish scheduling krnl.
Execute         set_default_model krnl 
Execute         bind -model krnl 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.298 GB.
Execute         syn_report -verbosereport -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.04 sec.
Execute         db_write -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.bind.adb -f 
INFO-FLOW: Finish binding krnl.
Execute         get_model_list krnl -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess insert 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_598_5 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         rtl_gen_preprocess memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         rtl_gen_preprocess memory_manager 
Execute         rtl_gen_preprocess krnl 
INFO-FLOW: Model list for RTL generation: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model insert -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'addLeaf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'received' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wait_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_hasLeaves' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_child' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_parent' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_amount_of_children' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_minY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'newLeaf_box_maxY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_index' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert'.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_cur_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_insert_root_child_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.46 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl insert -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_insert 
Execute         gen_rtl insert -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_insert 
Execute         syn_report -csynth -model insert -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/insert_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model insert -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/insert_csynth.xml 
Execute         syn_report -verbosereport -model insert -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.73 sec.
Execute         db_write -model insert -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model insert -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info insert -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_505_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_505_3 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_505_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_505_3 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_505_3 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_505_3 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_505_3 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_505_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_505_3 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_505_3_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_505_3 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_505_3 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_505_3 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_505_3 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_17_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_1 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_1 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_1 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_1 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_1 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_1 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_1 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_1 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_12 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_12 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_12 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_12 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_12 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_12 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_12_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_12 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_12 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_12 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_12 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_13 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_13 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_13 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_13 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_13 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_13 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_13_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_13 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_13 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_13 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_13 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_34_14 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_34_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.298 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_34_14 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_34_14 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_34_14 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_34_14_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_34_14 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_14 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_34_14 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_34_14 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_598_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_598_5 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'memory_manager_Pipeline_VITIS_LOOP_598_5' is 5024 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_598_5'.
Command         create_rtl_model done; 15.96 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.87 seconds. CPU system time: 0.16 seconds. Elapsed time: 16.06 seconds; current allocated memory: 1.361 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_598_5 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_598_5 
Command         gen_rtl done; 3.93 sec.
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_598_5 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_598_5 
Command         gen_rtl done; 5.39 sec.
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_598_5 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_598_5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.29 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_598_5 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_598_5_csynth.xml 
Command         syn_report done; 0.88 sec.
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_598_5 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 7.15 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_598_5 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.adb 
Command         db_write done; 1.18 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_598_5 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.35 sec.
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_598_5 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline 'VITIS_LOOP_739_19_VITIS_LOOP_741_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.79 seconds. CPU system time: 0.26 seconds. Elapsed time: 22.32 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline 'VITIS_LOOP_723_17_VITIS_LOOP_725_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_793_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_793_25 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_793_25' pipeline 'VITIS_LOOP_793_25' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_793_25'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_793_25 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_793_25 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_793_25 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_793_25 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_793_25_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_793_25 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_793_25_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_793_25 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_793_25 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_793_25 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_793_25 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_809_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_809_26 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_809_26' pipeline 'VITIS_LOOP_809_26' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_809_26'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_809_26 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_809_26 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_809_26 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_809_26 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_809_26_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_809_26 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_809_26_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_809_26 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_809_26 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_809_26 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_809_26 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_825_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_825_27 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_825_27' pipeline 'VITIS_LOOP_825_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_825_27'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_825_27 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_825_27 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_825_27 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_825_27 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_825_27_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_825_27 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_825_27_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_825_27 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_825_27 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_825_27 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_825_27 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager_Pipeline_VITIS_LOOP_853_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager_Pipeline_VITIS_LOOP_853_28 -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'memory_manager_Pipeline_VITIS_LOOP_853_28' pipeline 'VITIS_LOOP_853_28' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager_Pipeline_VITIS_LOOP_853_28'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_853_28 -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         gen_rtl memory_manager_Pipeline_VITIS_LOOP_853_28 -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager_Pipeline_VITIS_LOOP_853_28 
Execute         syn_report -csynth -model memory_manager_Pipeline_VITIS_LOOP_853_28 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_853_28_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model memory_manager_Pipeline_VITIS_LOOP_853_28 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_Pipeline_VITIS_LOOP_853_28_csynth.xml 
Execute         syn_report -verbosereport -model memory_manager_Pipeline_VITIS_LOOP_853_28 -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_853_28 -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.adb 
Execute         db_write -model memory_manager_Pipeline_VITIS_LOOP_853_28 -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager_Pipeline_VITIS_LOOP_853_28 -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'memory_manager' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model memory_manager -top_prefix krnl_ -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'H' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'stack_top' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'array_size' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_5_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'memory_manager'.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_insert_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_curNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_newNode_child_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 2.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 1.486 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl memory_manager -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl_memory_manager 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl memory_manager -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl_memory_manager 
Command         gen_rtl done; 0.11 sec.
Execute         syn_report -csynth -model memory_manager -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.5 sec.
Execute         syn_report -rtlxml -model memory_manager -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/memory_manager_csynth.xml 
Command         syn_report done; 0.24 sec.
Execute         syn_report -verbosereport -model memory_manager -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.05 sec.
Execute         db_write -model memory_manager -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.adb 
Command         db_write done; 0.33 sec.
Execute         db_write -model memory_manager -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info memory_manager -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model krnl -top_prefix  -sub_prefix krnl_ -mg_file /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/HBM_PTR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/operations' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/parameters_for_operations' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/number_of_operations' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/board_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl/exe' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HBM_PTR', 'operations', 'parameters_for_operations', 'number_of_operations', 'board_num' and 'exe' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl'.
INFO: [RTMG 210-285] Implementing FIFO 'newLeaf2insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'insertNode4insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'getNode4insert_U(krnl_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'receiveNode4insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'writeChanges4insert_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'overflow2split_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cst_req_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'split2overflow_U(krnl_fifo_w417_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'insertFinished_U(krnl_fifo_w1_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.87 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.13 seconds; current allocated memory: 1.548 GB.
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         gen_rtl krnl -istop -style xilinx -f -lang vhdl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/vhdl/krnl 
Execute         gen_rtl krnl -istop -style xilinx -f -lang vlog -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/verilog/krnl 
Execute         syn_report -csynth -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/krnl_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/krnl_csynth.xml 
Execute         syn_report -verbosereport -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.48 sec.
Execute         db_write -model krnl -f -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.adb 
Execute         db_write -model krnl -bindview -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info krnl -p /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl 
Execute         export_constraint_db -f -tool general -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
Execute         syn_report -designview -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.design.xml 
Command         syn_report done; 2.48 sec.
Execute         syn_report -csynthDesign -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model krnl -o /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.protoinst 
Execute         sc_get_clocks krnl 
Execute         sc_get_portdomain krnl 
INFO-FLOW: Model list for RTL component generation: insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Handling components in module [insert] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.compgen.tcl 
INFO-FLOW: Found component krnl_insert_cur_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_insert_cur_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_insert_root_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_insert_root_child_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_505_3] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_1] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_12] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_13] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_34_14] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_598_5] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.compgen.tcl 
INFO-FLOW: Found component krnl_dadd_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model krnl_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component krnl_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model krnl_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component krnl_sitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model krnl_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component krnl_mul_32s_32s_32_2_1.
INFO-FLOW: Append model krnl_mul_32s_32s_32_2_1
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_793_25] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_809_26] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_825_27] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager_Pipeline_VITIS_LOOP_853_28] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.compgen.tcl 
INFO-FLOW: Found component krnl_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [memory_manager] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.compgen.tcl 
INFO-FLOW: Found component krnl_mul_32s_32s_32_2_1.
INFO-FLOW: Append model krnl_mul_32s_32s_32_2_1
INFO-FLOW: Found component krnl_mul_32ns_64ns_96_5_1.
INFO-FLOW: Append model krnl_mul_32ns_64ns_96_5_1
INFO-FLOW: Found component krnl_mul_32s_32s_32_2_1.
INFO-FLOW: Append model krnl_mul_32s_32s_32_2_1
INFO-FLOW: Found component krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_insert_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_insert_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_curNode_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_newNode_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
INFO-FLOW: Found component krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W.
INFO-FLOW: Append model krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [krnl] ... 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.tcl 
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w32_d2_S.
INFO-FLOW: Append model krnl_fifo_w32_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w417_d2_S.
INFO-FLOW: Append model krnl_fifo_w417_d2_S
INFO-FLOW: Found component krnl_fifo_w1_d2_S.
INFO-FLOW: Append model krnl_fifo_w1_d2_S
INFO-FLOW: Found component krnl_gmem_m_axi.
INFO-FLOW: Append model krnl_gmem_m_axi
INFO-FLOW: Found component krnl_control_s_axi.
INFO-FLOW: Append model krnl_control_s_axi
INFO-FLOW: Append model insert
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_505_3
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_12
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_13
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_598_5
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_793_25
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_809_26
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_825_27
INFO-FLOW: Append model memory_manager_Pipeline_VITIS_LOOP_853_28
INFO-FLOW: Append model memory_manager
INFO-FLOW: Append model krnl
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: krnl_insert_cur_child_RAM_AUTO_1R1W krnl_insert_root_child_RAM_AUTO_1R1W krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_dadd_64ns_64ns_64_8_full_dsp_1 krnl_dcmp_64ns_64ns_1_2_no_dsp_1 krnl_sitodp_32ns_64_5_no_dsp_1 krnl_mul_32s_32s_32_2_1 krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_flow_control_loop_pipe_sequential_init krnl_mul_32s_32s_32_2_1 krnl_mul_32ns_64ns_96_5_1 krnl_mul_32s_32s_32_2_1 krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W krnl_memory_manager_insert_child_RAM_AUTO_1R1W krnl_memory_manager_curNode_child_RAM_AUTO_1R1W krnl_memory_manager_newNode_child_RAM_AUTO_1R1W krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w32_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w417_d2_S krnl_fifo_w1_d2_S krnl_gmem_m_axi krnl_control_s_axi insert memory_manager_Pipeline_VITIS_LOOP_505_3 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 memory_manager_Pipeline_VITIS_LOOP_34_1 memory_manager_Pipeline_VITIS_LOOP_34_12 memory_manager_Pipeline_VITIS_LOOP_34_13 memory_manager_Pipeline_VITIS_LOOP_34_14 memory_manager_Pipeline_VITIS_LOOP_598_5 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 memory_manager_Pipeline_VITIS_LOOP_793_25 memory_manager_Pipeline_VITIS_LOOP_809_26 memory_manager_Pipeline_VITIS_LOOP_825_27 memory_manager_Pipeline_VITIS_LOOP_853_28 memory_manager krnl
INFO-FLOW: Generating /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model krnl_insert_cur_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_insert_root_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_dadd_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model krnl_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model krnl_sitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model krnl_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model krnl_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model krnl_mul_32ns_64ns_96_5_1
INFO-FLOW: To file: write model krnl_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_insert_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w32_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w417_d2_S
INFO-FLOW: To file: write model krnl_fifo_w1_d2_S
INFO-FLOW: To file: write model krnl_gmem_m_axi
INFO-FLOW: To file: write model krnl_control_s_axi
INFO-FLOW: To file: write model insert
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_505_3
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_12
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_13
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_598_5
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_793_25
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_809_26
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_825_27
INFO-FLOW: To file: write model memory_manager_Pipeline_VITIS_LOOP_853_28
INFO-FLOW: To file: write model memory_manager
INFO-FLOW: To file: write model krnl
INFO-FLOW: Generating /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/vlog' tclDir='/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db' modelList='krnl_insert_cur_child_RAM_AUTO_1R1W
krnl_insert_root_child_RAM_AUTO_1R1W
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_dadd_64ns_64ns_64_8_full_dsp_1
krnl_dcmp_64ns_64ns_1_2_no_dsp_1
krnl_sitodp_32ns_64_5_no_dsp_1
krnl_mul_32s_32s_32_2_1
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_mul_32s_32s_32_2_1
krnl_mul_32ns_64ns_96_5_1
krnl_mul_32s_32s_32_2_1
krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
krnl_memory_manager_insert_child_RAM_AUTO_1R1W
krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w32_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w1_d2_S
krnl_gmem_m_axi
krnl_control_s_axi
insert
memory_manager_Pipeline_VITIS_LOOP_505_3
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
memory_manager_Pipeline_VITIS_LOOP_34_1
memory_manager_Pipeline_VITIS_LOOP_34_12
memory_manager_Pipeline_VITIS_LOOP_34_13
memory_manager_Pipeline_VITIS_LOOP_34_14
memory_manager_Pipeline_VITIS_LOOP_598_5
memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
memory_manager_Pipeline_VITIS_LOOP_793_25
memory_manager_Pipeline_VITIS_LOOP_809_26
memory_manager_Pipeline_VITIS_LOOP_825_27
memory_manager_Pipeline_VITIS_LOOP_853_28
memory_manager
krnl
' expOnly='0'
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.compgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.67 seconds; current allocated memory: 1.548 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='krnl_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='krnl_insert_cur_child_RAM_AUTO_1R1W
krnl_insert_root_child_RAM_AUTO_1R1W
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_dadd_64ns_64ns_64_8_full_dsp_1
krnl_dcmp_64ns_64ns_1_2_no_dsp_1
krnl_sitodp_32ns_64_5_no_dsp_1
krnl_mul_32s_32s_32_2_1
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_mul_32s_32s_32_2_1
krnl_mul_32ns_64ns_96_5_1
krnl_mul_32s_32s_32_2_1
krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
krnl_memory_manager_insert_child_RAM_AUTO_1R1W
krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w32_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w1_d2_S
krnl_gmem_m_axi
krnl_control_s_axi
insert
memory_manager_Pipeline_VITIS_LOOP_505_3
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
memory_manager_Pipeline_VITIS_LOOP_34_1
memory_manager_Pipeline_VITIS_LOOP_34_12
memory_manager_Pipeline_VITIS_LOOP_34_13
memory_manager_Pipeline_VITIS_LOOP_34_14
memory_manager_Pipeline_VITIS_LOOP_598_5
memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
memory_manager_Pipeline_VITIS_LOOP_793_25
memory_manager_Pipeline_VITIS_LOOP_809_26
memory_manager_Pipeline_VITIS_LOOP_825_27
memory_manager_Pipeline_VITIS_LOOP_853_28
memory_manager
krnl
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
Execute         sc_get_clocks krnl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE krnl LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE krnl LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST krnl MODULE2INSTS {krnl krnl insert grp_insert_fu_391 memory_manager grp_memory_manager_fu_460 memory_manager_Pipeline_VITIS_LOOP_505_3 grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 memory_manager_Pipeline_VITIS_LOOP_34_1 grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 memory_manager_Pipeline_VITIS_LOOP_34_12 grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 memory_manager_Pipeline_VITIS_LOOP_34_13 grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 memory_manager_Pipeline_VITIS_LOOP_34_14 grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 memory_manager_Pipeline_VITIS_LOOP_598_5 grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 memory_manager_Pipeline_VITIS_LOOP_793_25 grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 memory_manager_Pipeline_VITIS_LOOP_809_26 grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 memory_manager_Pipeline_VITIS_LOOP_825_27 grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 memory_manager_Pipeline_VITIS_LOOP_853_28 grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492} INST2MODULE {krnl krnl grp_insert_fu_391 insert grp_memory_manager_fu_460 memory_manager grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 memory_manager_Pipeline_VITIS_LOOP_505_3 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 memory_manager_Pipeline_VITIS_LOOP_34_1 grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 memory_manager_Pipeline_VITIS_LOOP_34_12 grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 memory_manager_Pipeline_VITIS_LOOP_34_13 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 memory_manager_Pipeline_VITIS_LOOP_34_14 grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 memory_manager_Pipeline_VITIS_LOOP_598_5 grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 memory_manager_Pipeline_VITIS_LOOP_793_25 grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 memory_manager_Pipeline_VITIS_LOOP_809_26 grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 memory_manager_Pipeline_VITIS_LOOP_825_27 grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492 memory_manager_Pipeline_VITIS_LOOP_853_28} INSTDATA {krnl {DEPTH 1 CHILDREN {grp_insert_fu_391 grp_memory_manager_fu_460}} grp_insert_fu_391 {DEPTH 2 CHILDREN {}} grp_memory_manager_fu_460 {DEPTH 2 CHILDREN {grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492}} grp_memory_manager_Pipeline_VITIS_LOOP_505_3_fu_1361 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21_fu_1373 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_1_fu_1383 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_12_fu_1388 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_13_fu_1393 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_1398 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_34_14_fu_1408 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_598_5_fu_1413 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20_fu_1430 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18_fu_1439 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_793_25_fu_1448 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_809_26_fu_1464 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_825_27_fu_1478 {DEPTH 3 CHILDREN {}} grp_memory_manager_Pipeline_VITIS_LOOP_853_28_fu_1492 {DEPTH 3 CHILDREN {}}} MODULEDATA {insert {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME root_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:311 VARIABLE root_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_1648_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:334 VARIABLE add_ln334 LOOP VITIS_LOOP_334_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln336_fu_1677_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336 VARIABLE sub_ln336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln336_fu_1689_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:336 VARIABLE add_ln336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_1706_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp:339 VARIABLE add_ln339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1957_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME cur_child_U SOURCE {} VARIABLE cur_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_505_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln505_fu_106_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:505 VARIABLE add_ln505 LOOP VITIS_LOOP_505_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_127_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:515 VARIABLE add_ln515 LOOP VITIS_LOOP_505_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_133_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_158_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_133_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_158_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_17_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_60_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_60_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_60_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_34_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_62_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_598_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME edge_fu_1972_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:598 VARIABLE edge LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_fu_2012_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_2_fu_2026_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_3_fu_2113_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_fu_2074_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_4_fu_2088_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_5_fu_2117_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_1_fu_2191_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_6_fu_2205_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_7_fu_2293_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_2_fu_2254_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_8_fu_2268_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_9_fu_2297_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_3_fu_2371_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_10_fu_2385_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_11_fu_2473_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_4_fu_2434_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_12_fu_2448_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_13_fu_2477_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_5_fu_2551_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_14_fu_2565_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_15_fu_2658_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_6_fu_2614_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_16_fu_2628_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_17_fu_2643_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_7_fu_2732_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_18_fu_2746_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_19_fu_2834_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_8_fu_2795_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_20_fu_2809_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_21_fu_2838_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_9_fu_2912_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_22_fu_2926_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_23_fu_3014_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_10_fu_2975_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_24_fu_2989_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_25_fu_3018_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_11_fu_3092_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_26_fu_3106_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_27_fu_3121_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_12_fu_3160_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_28_fu_3174_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_29_fu_3199_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_13_fu_3273_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_30_fu_3287_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_31_fu_3375_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_14_fu_3336_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_32_fu_3350_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_33_fu_3379_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_15_fu_3453_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_34_fu_3467_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_35_fu_3555_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_16_fu_3516_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_36_fu_3530_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_37_fu_3559_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_17_fu_3633_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_38_fu_3647_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_39_fu_3735_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_18_fu_3696_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_40_fu_3710_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_41_fu_3739_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_19_fu_3813_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_42_fu_3827_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_43_fu_3915_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_20_fu_3876_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_44_fu_3890_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_45_fu_3919_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_21_fu_3993_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_46_fu_4007_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_47_fu_4095_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_22_fu_4056_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_48_fu_4070_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_49_fu_4099_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_23_fu_4173_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_50_fu_4187_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_51_fu_4275_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_24_fu_4236_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_52_fu_4250_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_53_fu_4279_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_25_fu_4353_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_54_fu_4367_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_55_fu_4455_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_26_fu_4416_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_56_fu_4430_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_57_fu_4459_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_27_fu_4533_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_58_fu_4547_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_59_fu_4635_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_59 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_28_fu_4596_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_60_fu_4610_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_60 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_61_fu_4639_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_61 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_29_fu_4713_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_62_fu_4727_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_62 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_63_fu_4815_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_63 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_30_fu_4776_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_64_fu_4790_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_64 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_65_fu_4819_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_65 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_31_fu_4893_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_66_fu_4907_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_66 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_67_fu_4995_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_67 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_32_fu_4956_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_68_fu_4970_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_68 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_69_fu_4999_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_69 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_33_fu_5073_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_70_fu_5087_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_70 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_71_fu_5175_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_71 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_34_fu_5136_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_72_fu_5150_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_72 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_73_fu_5179_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_73 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_35_fu_5253_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_74_fu_5267_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_74 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_75_fu_5355_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_75 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_36_fu_5316_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_76_fu_5330_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_76 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_77_fu_5359_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_77 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_37_fu_5433_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_78_fu_5447_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_78 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_79_fu_5535_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_79 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_38_fu_5496_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_80_fu_5510_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_80 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_81_fu_5539_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_81 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_39_fu_5613_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_82_fu_5627_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_82 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_83_fu_5715_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_83 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_40_fu_5676_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_84_fu_5690_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_84 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_85_fu_5719_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_85 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_41_fu_5793_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_86_fu_5807_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_86 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_87_fu_5895_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_87 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_42_fu_5856_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_88_fu_5870_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_88 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_89_fu_5899_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_89 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_43_fu_5973_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_90_fu_5987_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_90 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_91_fu_6075_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_91 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_44_fu_6036_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_92_fu_6050_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_92 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_93_fu_6079_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_93 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_45_fu_6153_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_94_fu_6167_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_94 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_95_fu_6255_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_95 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_46_fu_6216_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_96_fu_6230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_96 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_97_fu_6259_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_97 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_47_fu_6333_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_98_fu_6347_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_98 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_99_fu_6435_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_99 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_48_fu_6396_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_100_fu_6410_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_100 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_101_fu_6439_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_101 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_49_fu_6513_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_102_fu_6527_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_102 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_103_fu_6615_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_103 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_50_fu_6576_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_104_fu_6590_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_104 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_105_fu_6619_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_105 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_51_fu_6693_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_106_fu_6707_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_106 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_107_fu_6795_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_107 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_52_fu_6756_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_108_fu_6770_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_108 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_109_fu_6799_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_109 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_53_fu_6873_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_110_fu_6887_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_110 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_111_fu_6975_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_111 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_54_fu_6936_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_112_fu_6950_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_112 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_113_fu_6979_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_113 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_55_fu_7053_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_114_fu_7067_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_114 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_115_fu_7082_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_115 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_56_fu_7121_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_116_fu_7135_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_116 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_117_fu_7150_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_117 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_57_fu_7235_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_118_fu_7249_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_118 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_119_fu_7274_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_119 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_58_fu_7300_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE sub_ln628_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_120_fu_7314_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_120 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_121_fu_7329_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_121 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_2_fu_7436_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_3_fu_7523_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_1_fu_7484_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_4_fu_7498_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_5_fu_7527_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_2_fu_7601_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_6_fu_7615_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_7_fu_7708_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_3_fu_7664_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_8_fu_7678_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_9_fu_7693_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_4_fu_7782_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_10_fu_7796_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_11_fu_7889_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_5_fu_7845_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_12_fu_7859_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_13_fu_7874_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_6_fu_7963_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_14_fu_7977_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_15_fu_8070_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_7_fu_8026_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_16_fu_8040_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_17_fu_8055_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_8_fu_8144_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_18_fu_8158_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_19_fu_8246_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_9_fu_8207_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_20_fu_8221_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_21_fu_8250_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_10_fu_8324_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_10 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_22_fu_8338_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_23_fu_8431_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_11_fu_8387_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_11 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_24_fu_8401_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_25_fu_8416_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_12_fu_8505_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_12 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_26_fu_8519_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_27_fu_8607_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_13_fu_8568_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_13 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_28_fu_8582_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_29_fu_8611_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_14_fu_8685_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_14 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_30_fu_8699_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_31_fu_8787_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_15_fu_8748_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_15 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_32_fu_8762_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_33_fu_8791_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_16_fu_8865_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_16 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_34_fu_8879_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_35_fu_8967_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_17_fu_8928_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_36_fu_8942_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_37_fu_8971_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_18_fu_9045_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_18 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_38_fu_9059_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_39_fu_9147_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_19_fu_9108_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_19 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_40_fu_9122_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_41_fu_9151_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_20_fu_9225_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_20 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_42_fu_9239_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_43_fu_9327_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_21_fu_9288_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_21 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_44_fu_9302_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_45_fu_9331_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_22_fu_9405_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_22 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_46_fu_9419_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_47_fu_9507_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_23_fu_9468_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_23 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_48_fu_9482_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_49_fu_9511_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_24_fu_9585_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_24 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_50_fu_9599_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_51_fu_9687_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_25_fu_9648_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_25 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_52_fu_9662_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_53_fu_9691_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_26_fu_9765_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_26 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_54_fu_9779_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_55_fu_9867_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_27_fu_9828_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_27 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_56_fu_9842_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_57_fu_9871_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_28_fu_9945_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_28 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_58_fu_9959_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_59_fu_10047_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_59 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_29_fu_10008_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_29 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_60_fu_10022_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_60 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_61_fu_10051_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_61 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_30_fu_10125_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_30 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_62_fu_10139_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_62 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_63_fu_10227_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_63 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_31_fu_10188_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_31 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_64_fu_10202_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_64 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_65_fu_10231_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_65 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_32_fu_10305_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_32 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_66_fu_10319_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_66 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_67_fu_10334_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_67 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_33_fu_10373_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_33 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_68_fu_10387_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_68 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_69_fu_10412_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_69 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_34_fu_10486_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_34 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_70_fu_10500_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_70 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_71_fu_10588_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_71 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_35_fu_10549_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_35 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_72_fu_10563_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_72 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_73_fu_10592_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_73 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_36_fu_10666_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_36 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_74_fu_10680_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_74 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_75_fu_10768_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_75 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_37_fu_10729_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_37 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_76_fu_10743_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_76 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_77_fu_10772_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_77 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_38_fu_10846_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_38 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_78_fu_10860_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_78 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_79_fu_10948_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_79 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_39_fu_10909_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_39 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_80_fu_10923_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_80 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_81_fu_10952_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_81 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_40_fu_11026_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_40 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_82_fu_11040_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_82 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_83_fu_11128_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_83 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_41_fu_11089_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_41 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_84_fu_11103_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_84 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_85_fu_11132_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_85 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_42_fu_11206_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_42 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_86_fu_11220_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_86 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_87_fu_11308_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_87 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_43_fu_11269_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_43 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_88_fu_11283_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_88 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_89_fu_11312_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_89 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_44_fu_11386_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_44 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_90_fu_11400_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_90 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_91_fu_11493_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_91 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_45_fu_11449_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_45 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_92_fu_11463_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_92 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_93_fu_11478_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_93 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_46_fu_11567_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_46 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_94_fu_11581_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_94 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_95_fu_11669_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_95 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_47_fu_11630_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_47 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_96_fu_11644_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_96 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_97_fu_11673_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_97 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_48_fu_11747_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_48 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_98_fu_11761_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_98 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_99_fu_11849_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_99 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_49_fu_11810_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_49 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_100_fu_11824_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_100 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_101_fu_11853_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_101 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_50_fu_11927_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_50 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_102_fu_11941_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_102 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_103_fu_12029_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_103 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_51_fu_11990_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_51 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_104_fu_12004_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_104 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_105_fu_12033_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_105 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_52_fu_12107_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_52 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_106_fu_12121_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_106 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_107_fu_12209_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_107 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_53_fu_12170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_53 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_108_fu_12184_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_108 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_109_fu_12213_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_109 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_54_fu_12287_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_54 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_110_fu_12301_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_110 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_111_fu_12389_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_111 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_55_fu_12350_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_55 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_112_fu_12364_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_112 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_113_fu_12393_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_113 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_56_fu_12467_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_56 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_114_fu_12481_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_114 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_115_fu_12569_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_115 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_57_fu_12530_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_57 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_116_fu_12544_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_116 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_117_fu_12573_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_117 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_58_fu_12647_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_58 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_118_fu_12661_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_118 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_119_fu_12686_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_119 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln612_59_fu_12712_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE sub_ln612_59 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_120_fu_12726_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_120 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_121_fu_12741_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_121 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln678_fu_12780_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:678 VARIABLE sub_ln678 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln678_fu_12798_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:678 VARIABLE add_ln678 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln678_1_fu_12790_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:678 VARIABLE add_ln678_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_fu_12884_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_fu_12902_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_5_fu_12894_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_5 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_1_fu_13028_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_1_fu_13046_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_6_fu_13038_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_6 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_2_fu_13172_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_2_fu_13230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_7_fu_13182_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_7 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_3_fu_13356_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_3_fu_13414_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_8_fu_13366_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_8 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln687_4_fu_13540_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE sub_ln687_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_4_fu_13598_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_4 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln687_9_fu_13550_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:687 VARIABLE add_ln687_9 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaX_fu_13780_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:41 VARIABLE deltaX LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaY_fu_13784_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:42 VARIABLE deltaY LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaX_1_fu_13788_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:41 VARIABLE deltaX_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME deltaY_1_fu_13794_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:42 VARIABLE deltaY_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_fu_13860_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:694 VARIABLE add_ln694 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln694_1_fu_13864_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:694 VARIABLE add_ln694_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln695_fu_13897_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:695 VARIABLE add_ln695 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 7 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_8_full_dsp_1_U29 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:695 VARIABLE dist_area_3 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_13848_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:17 VARIABLE sub_ln17 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_1_fu_13854_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:17 VARIABLE sub_ln17_1 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U36 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp:17 VARIABLE mul_ln17_2 LOOP VITIS_LOOP_598_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 6 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln739_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:739 VARIABLE add_ln739 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln743_fu_230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE sub_ln743 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_fu_244_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_3_fu_259_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_3 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_1_fu_198_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_1 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln743_1_fu_296_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE sub_ln743_1 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_2_fu_310_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_2 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln743_4_fu_325_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:743 VARIABLE add_ln743_4 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln741_fu_340_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:741 VARIABLE add_ln741 LOOP VITIS_LOOP_739_19_VITIS_LOOP_741_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln723_fu_170_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:723 VARIABLE add_ln723 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_fu_230_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE sub_ln727 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_fu_244_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_3_fu_259_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_3 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_1_fu_198_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_1 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln727_1_fu_296_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE sub_ln727_1 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_2_fu_310_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_2 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln727_4_fu_325_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:727 VARIABLE add_ln727_4 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln725_fu_340_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:725 VARIABLE add_ln725 LOOP VITIS_LOOP_723_17_VITIS_LOOP_725_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_793_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln793_fu_311_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:793 VARIABLE add_ln793 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln795_fu_326_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE add_ln795 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln795_fu_434_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE sub_ln795 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln795_1_fu_480_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE add_ln795_1 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln795_2_fu_485_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:795 VARIABLE add_ln795_2 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln797_fu_349_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797 VARIABLE add_ln797 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newNode_child_d0 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:797 VARIABLE add_ln797_1 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln800_fu_380_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800 VARIABLE sub_ln800 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_fu_540_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800 VARIABLE add_ln800 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_1_fu_444_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:800 VARIABLE add_ln800_1 LOOP VITIS_LOOP_793_25 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_809_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln809_fu_268_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:809 VARIABLE add_ln809 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln810_fu_354_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810 VARIABLE sub_ln810 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln810_fu_400_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810 VARIABLE add_ln810 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln810_1_fu_364_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:810 VARIABLE add_ln810_1 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln812_fu_287_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812 VARIABLE add_ln812 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME node_child_d0 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812 VARIABLE add_ln812_1 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln815_fu_320_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815 VARIABLE sub_ln815 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln815_fu_454_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815 VARIABLE add_ln815 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln815_1_fu_369_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:815 VARIABLE add_ln815_1 LOOP VITIS_LOOP_809_26 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_825_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln825_fu_301_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:825 VARIABLE add_ln825 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln831_fu_347_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831 VARIABLE sub_ln831 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln831_fu_365_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831 VARIABLE add_ln831 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln831_1_fu_357_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:831 VARIABLE add_ln831_1 LOOP VITIS_LOOP_825_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager_Pipeline_VITIS_LOOP_853_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln853_fu_301_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:853 VARIABLE add_ln853 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln859_fu_347_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859 VARIABLE sub_ln859 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_365_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859 VARIABLE add_ln859 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_1_fu_357_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:859 VARIABLE add_ln859_1 LOOP VITIS_LOOP_853_28 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} memory_manager {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME insert_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:420 VARIABLE insert_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME curNode_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:457 VARIABLE curNode_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME node_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:536 VARIABLE node_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME parent_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:536 VARIABLE parent_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME newNode_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:538 VARIABLE newNode_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rootNode_child_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:549 VARIABLE rootNode_child LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1545_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln429_fu_1664_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE sub_ln429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_fu_1680_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_2_fu_1685_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_1_fu_1690_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_3_fu_1696_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:429 VARIABLE add_ln429_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_fu_1850_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:431 VARIABLE add_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_1_fu_1873_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:431 VARIABLE add_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_1934_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:432 VARIABLE add_ln432 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_1_fu_1952_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:433 VARIABLE add_ln433_1 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_1962_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_2_fu_1967_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:433 VARIABLE add_ln433_2 LOOP VITIS_LOOP_432_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln444_fu_2011_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:444 VARIABLE sub_ln444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_fu_2067_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:444 VARIABLE add_ln444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln444_1_fu_2072_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:444 VARIABLE add_ln444_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln449_fu_2206_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:449 VARIABLE sub_ln449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln449_fu_2222_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:449 VARIABLE add_ln449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln449_1_fu_2227_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:449 VARIABLE add_ln449_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_2360_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/node.h:34 VARIABLE add_ln34_1 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_2527_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/include/stack.h:21 VARIABLE add_ln21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln473_fu_2561_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:473 VARIABLE sub_ln473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_fu_2571_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:473 VARIABLE add_ln473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_1_fu_2580_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:473 VARIABLE add_ln473_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln513_fu_2700_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:513 VARIABLE sub_ln513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln513_1_fu_2706_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:513 VARIABLE sub_ln513_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U97 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:513 VARIABLE mul_ln513 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_2793_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp:17 VARIABLE add_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_5_1_U98 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:520 VARIABLE mul_ln520 LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln524_fu_2839_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE sub_ln524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_fu_2853_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE add_ln524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_2_fu_2858_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE add_ln524_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln524_1_fu_2891_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:524 VARIABLE add_ln524_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln486_fu_2772_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:486 VARIABLE sub_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln486_1_fu_2778_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:486 VARIABLE sub_ln486_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U99 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:486 VARIABLE overlap LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_2982_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:479 VARIABLE add_ln479 LOOP VITIS_LOOP_479_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln491_fu_2994_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:491 VARIABLE add_ln491 LOOP VITIS_LOOP_479_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_3020_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_64ns_96_5_1_U100 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:496 VARIABLE mul_ln496 LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln500_fu_3066_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE sub_ln500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_fu_3080_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE add_ln500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_2_fu_3085_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE add_ln500_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_1_fu_3118_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:500 VARIABLE add_ln500_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln569_fu_3315_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569 VARIABLE sub_ln569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln569_fu_3337_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569 VARIABLE add_ln569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln569_1_fu_3328_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:569 VARIABLE add_ln569_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln572_fu_3534_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:572 VARIABLE add_ln572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME parent_amount_of_children_fu_3547_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:573 VARIABLE parent_amount_of_children LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln574_fu_3630_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:574 VARIABLE add_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_fu_3648_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_fu_3653_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln612_1_fu_3658_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:612 VARIABLE add_ln612_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln628_1_fu_3664_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:628 VARIABLE add_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME axis_2_fu_3814_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:588 VARIABLE axis_2 LOOP VITIS_LOOP_588_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub761_fu_3928_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:812 VARIABLE sub761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul780_fu_3945_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:571 VARIABLE mul780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul826_fu_3984_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:537 VARIABLE mul826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_fu_4037_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:887 VARIABLE sub_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_4050_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:887 VARIABLE add_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_1_fu_4055_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:887 VARIABLE add_ln887_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln888_fu_4300_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:888 VARIABLE sub_ln888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln888_fu_4313_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:888 VARIABLE add_ln888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln888_1_fu_4318_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:888 VARIABLE add_ln888_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln891_fu_4471_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:891 VARIABLE sub_ln891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln891_fu_4485_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:891 VARIABLE add_ln891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln891_1_fu_4490_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp:891 VARIABLE add_ln891_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OverlapEnlargementArray_index_U SOURCE {} VARIABLE OverlapEnlargementArray_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME OverlapEnlargementArray_overlapEnlargement_U SOURCE {} VARIABLE OverlapEnlargementArray_overlapEnlargement LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME AreaEnlargementArray_index_U SOURCE {} VARIABLE AreaEnlargementArray_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME AreaEnlargementArray_areaEnlargement_U SOURCE {} VARIABLE AreaEnlargementArray_areaEnlargement LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 26 BRAM 0 URAM 0}} krnl {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME newLeaf2insert_fifo_U SOURCE {} VARIABLE newLeaf2insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME insertNode4insert_fifo_U SOURCE {} VARIABLE insertNode4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME getNode4insert_fifo_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:35 VARIABLE getNode4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME receiveNode4insert_fifo_U SOURCE {} VARIABLE receiveNode4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME writeChanges4insert_fifo_U SOURCE {} VARIABLE writeChanges4insert LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME overflow2split_fifo_U SOURCE {} VARIABLE overflow2split LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cst_req_fifo_U SOURCE {} VARIABLE cst_req LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME split2overflow_fifo_U SOURCE {} VARIABLE split2overflow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME insertFinished_fifo_U SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:41 VARIABLE insertFinished LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME debugCounter_3_fu_528_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:44 VARIABLE debugCounter_3 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_546_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_619_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_573_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_662_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME operation_2_fu_787_p2 SOURCE /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp:139 VARIABLE operation_2 LOOP VITIS_LOOP_43_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 26 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 1.548 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for krnl.
INFO: [VLOG 209-307] Generating Verilog RTL for krnl.
Execute         syn_report -model krnl -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command       autosyn done; 244.81 sec.
Command     csynth_design done; 428.14 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 403.84 seconds. CPU system time: 20.24 seconds. Elapsed time: 428.14 seconds; current allocated memory: 736.820 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.24 sec.
INFO-FLOW: Workspace /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Thu Feb 13 17:42:03 PST 2025
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5.23 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.2 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.27 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.57 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Command     open_solution done; 5.89 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.24 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
Execute     add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
Execute     export_design -format xo 
INFO: [HLS 200-1510] Running: export_design -format xo 
Execute       config_export -format=xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.29 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=krnl xml_exists=0
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to krnl
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/kernel.internal.xml top=krnl
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {-I /home/pyuva001/R-Tree-Testbed/src/include} name krnl vlnv xilinx.com:hls:krnl:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=55 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='krnl_insert_cur_child_RAM_AUTO_1R1W
krnl_insert_root_child_RAM_AUTO_1R1W
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_dadd_64ns_64ns_64_8_full_dsp_1
krnl_dcmp_64ns_64ns_1_2_no_dsp_1
krnl_sitodp_32ns_64_5_no_dsp_1
krnl_mul_32s_32s_32_2_1
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_flow_control_loop_pipe_sequential_init
krnl_mul_32s_32s_32_2_1
krnl_mul_32ns_64ns_96_5_1
krnl_mul_32s_32s_32_2_1
krnl_memory_manager_OverlapEnlargementArray_index_RAM_AUTO_1R1W
krnl_memory_manager_insert_child_RAM_AUTO_1R1W
krnl_memory_manager_curNode_child_RAM_AUTO_1R1W
krnl_memory_manager_newNode_child_RAM_AUTO_1R1W
krnl_memory_manager_rootNode_child_RAM_AUTO_1R1W
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w32_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w417_d2_S
krnl_fifo_w1_d2_S
krnl_gmem_m_axi
krnl_control_s_axi
insert
memory_manager_Pipeline_VITIS_LOOP_505_3
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21
memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2
memory_manager_Pipeline_VITIS_LOOP_34_1
memory_manager_Pipeline_VITIS_LOOP_34_12
memory_manager_Pipeline_VITIS_LOOP_34_13
memory_manager_Pipeline_VITIS_LOOP_34_14
memory_manager_Pipeline_VITIS_LOOP_598_5
memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20
memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18
memory_manager_Pipeline_VITIS_LOOP_793_25
memory_manager_Pipeline_VITIS_LOOP_809_26
memory_manager_Pipeline_VITIS_LOOP_825_27
memory_manager_Pipeline_VITIS_LOOP_853_28
memory_manager
krnl
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/insert.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_505_3.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_21.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_12.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_13.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_598_5.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_739_19_VITIS_LOOP_741_20.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_723_17_VITIS_LOOP_725_18.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_793_25.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_809_26.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_825_27.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager_Pipeline_VITIS_LOOP_853_28.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/memory_manager.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
Execute       sc_get_clocks krnl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/misc/krnl_sitodp_32ns_64_5_no_dsp_1_ip.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to krnl
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/export.xo
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.compgen.dataonly.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=krnl
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.rtl_wrap.cfg.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.constraint.tcl 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/krnl.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s krnl_prj/solution1/impl/export.xo 
INFO: [HLS 200-802] Generated output file krnl_prj/solution1/impl/export.xo
Command     export_design done; 27.55 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 25.27 seconds. CPU system time: 3.2 seconds. Elapsed time: 27.55 seconds; current allocated memory: 0.000 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/pyuva001/R-Tree-Testbed/build/src/krnl_prj/solution1 opened at Thu Feb 13 17:42:51 PST 2025
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 5 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 5.19 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=1 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=1
Execute       config_interface -m_axi_alignment_byte_size=1 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute       config_interface -m_axi_max_widen_bitwidth=0 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_rtl -register_reset_num=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
Execute       config_rtl -register_reset_num=0 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Command     open_solution done; 5.52 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute     set_top krnl 
INFO: [HLS 200-1510] Running: set_top krnl 
Execute     config_interface -m_axi_latency=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency=64 
Execute     config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size=64 
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_widen_bitwidth=512 
Execute     config_rtl -register_reset_num=3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num=3 
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnl.cpp' to the project
Execute     add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files -tb /home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding test bench file '/home/pyuva001/R-Tree-Testbed/src/hls/test_krnl.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/mem_mngr.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/node.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/node.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/nodeArray.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/overlapEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/areaEnlargementPair.cpp' to the project
Execute     add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-1510] Running: add_files /home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp -cflags -I/home/pyuva001/R-Tree-Testbed/src/include 
INFO: [HLS 200-10] Adding design file '/home/pyuva001/R-Tree-Testbed/src/hls/krnlInsert.cpp' to the project
Execute     cleanup_all 
