// Seed: 4040213096
module module_0 ();
  always @(posedge 1'b0 & 1) begin : LABEL_0
    if ((id_1)) id_1 = id_1 <= 1;
  end
  wire id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output wor   id_2,
    input  wire  id_3
    , id_10,
    output tri   id_4,
    output tri   id_5,
    input  wand  id_6,
    output wire  id_7
    , id_11,
    input  tri   id_8
);
  assign id_4 = 1;
  wire id_12;
  wire id_13 = id_11;
  module_0 modCall_1 ();
  wire id_14;
endmodule
