<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › codecs › tlv320aic3x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tlv320aic3x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ALSA SoC TLV320AIC3X codec driver</span>
<span class="cm"> *</span>
<span class="cm"> * Author:      Vladimir Barinov, &lt;vbarinov@embeddedalley.com&gt;</span>
<span class="cm"> * Copyright:   (C) 2007 MontaVista Software, Inc., &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on sound/soc/codecs/wm8753.c by Liam Girdwood</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Notes:</span>
<span class="cm"> *  The AIC3X is a driver for a low power stereo audio</span>
<span class="cm"> *  codecs aic31, aic32, aic33, aic3007.</span>
<span class="cm"> *</span>
<span class="cm"> *  It supports full aic33 codec functionality.</span>
<span class="cm"> *  The compatibility with aic32, aic31 and aic3007 is as follows:</span>
<span class="cm"> *    aic32/aic3007    |        aic31</span>
<span class="cm"> *  ---------------------------------------</span>
<span class="cm"> *   MONO_LOUT -&gt; N/A  |  MONO_LOUT -&gt; N/A</span>
<span class="cm"> *                     |  IN1L -&gt; LINE1L</span>
<span class="cm"> *                     |  IN1R -&gt; LINE1R</span>
<span class="cm"> *                     |  IN2L -&gt; LINE2L</span>
<span class="cm"> *                     |  IN2R -&gt; LINE2R</span>
<span class="cm"> *                     |  MIC3L/R -&gt; N/A</span>
<span class="cm"> *   truncated internal functionality in</span>
<span class="cm"> *   accordance with documentation</span>
<span class="cm"> *  ---------------------------------------</span>
<span class="cm"> *</span>
<span class="cm"> *  Hence the machine layer should disable unsupported inputs/outputs by</span>
<span class="cm"> *  snd_soc_dapm_disable_pin(codec, &quot;MONO_LOUT&quot;), etc.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/moduleparam.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/pm.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/consumer.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;sound/core.h&gt;</span>
<span class="cp">#include &lt;sound/pcm.h&gt;</span>
<span class="cp">#include &lt;sound/pcm_params.h&gt;</span>
<span class="cp">#include &lt;sound/soc.h&gt;</span>
<span class="cp">#include &lt;sound/initval.h&gt;</span>
<span class="cp">#include &lt;sound/tlv.h&gt;</span>
<span class="cp">#include &lt;sound/tlv320aic3x.h&gt;</span>

<span class="cp">#include &quot;tlv320aic3x.h&quot;</span>

<span class="cp">#define AIC3X_NUM_SUPPLIES	4</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_supply_names</span><span class="p">[</span><span class="n">AIC3X_NUM_SUPPLIES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;IOVDD&quot;</span><span class="p">,</span>	<span class="cm">/* I/O Voltage */</span>
	<span class="s">&quot;DVDD&quot;</span><span class="p">,</span>		<span class="cm">/* Digital Core Voltage */</span>
	<span class="s">&quot;AVDD&quot;</span><span class="p">,</span>		<span class="cm">/* Analog DAC Voltage */</span>
	<span class="s">&quot;DRVDD&quot;</span><span class="p">,</span>	<span class="cm">/* ADC Analog and Output Driver Voltage */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">reset_list</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">aic3x_priv</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">aic3x_disable_nb</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">nb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* codec private data */</span>
<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regulator_bulk_data</span> <span class="n">supplies</span><span class="p">[</span><span class="n">AIC3X_NUM_SUPPLIES</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">aic3x_disable_nb</span> <span class="n">disable_nb</span><span class="p">[</span><span class="n">AIC3X_NUM_SUPPLIES</span><span class="p">];</span>
	<span class="k">enum</span> <span class="n">snd_soc_control_type</span> <span class="n">control_type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic3x_setup_data</span> <span class="o">*</span><span class="n">setup</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sysclk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">master</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">gpio_reset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">power</span><span class="p">;</span>
<span class="cp">#define AIC3X_MODEL_3X 0</span>
<span class="cp">#define AIC3X_MODEL_33 1</span>
<span class="cp">#define AIC3X_MODEL_3007 2</span>
	<span class="n">u16</span> <span class="n">model</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * AIC3X register cache</span>
<span class="cm"> * We can&#39;t read the AIC3X register space when we are</span>
<span class="cm"> * using 2 wire for device control, so we cache them instead.</span>
<span class="cm"> * There is no point in caching the reset register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">aic3x_reg</span><span class="p">[</span><span class="n">AIC3X_CACHEREGNUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span>	<span class="cm">/* 0 */</span>
	<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 4 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span>	<span class="cm">/* 8 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span>	<span class="cm">/* 12 */</span>
	<span class="mh">0x80</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span>	<span class="cm">/* 16 */</span>
	<span class="mh">0x78</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">,</span>	<span class="cm">/* 20 */</span>
	<span class="mh">0x78</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">,</span>	<span class="cm">/* 24 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 28 */</span>
	<span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 32 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 36 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span>	<span class="cm">/* 40 */</span>
	<span class="mh">0x80</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 44 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span>	<span class="cm">/* 48 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 52 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 56 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 60 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 64 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 68 */</span>
	<span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 72 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 76 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 80 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 84 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 88 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 92 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 96 */</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span>	<span class="cm">/* 100 */</span>
<span class="p">};</span>

<span class="cp">#define SOC_DAPM_SINGLE_AIC3X(xname, reg, shift, mask, invert) \</span>
<span class="cp">{	.iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \</span>
<span class="cp">	.info = snd_soc_info_volsw, \</span>
<span class="cp">	.get = snd_soc_dapm_get_volsw, .put = snd_soc_dapm_put_volsw_aic3x, \</span>
<span class="cp">	.private_value =  SOC_SINGLE_VALUE(reg, shift, mask, invert) }</span>

<span class="cm">/*</span>
<span class="cm"> * All input lines are connected when !0xf and disconnected with 0xf bit field,</span>
<span class="cm"> * so we have to use specific dapm_put call for input mixer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">snd_soc_dapm_put_volsw_aic3x</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_kcontrol</span> <span class="o">*</span><span class="n">kcontrol</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">snd_ctl_elem_value</span> <span class="o">*</span><span class="n">ucontrol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_dapm_widget_list</span> <span class="o">*</span><span class="n">wlist</span> <span class="o">=</span> <span class="n">snd_kcontrol_chip</span><span class="p">(</span><span class="n">kcontrol</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_soc_dapm_widget</span> <span class="o">*</span><span class="n">widget</span> <span class="o">=</span> <span class="n">wlist</span><span class="o">-&gt;</span><span class="n">widgets</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">soc_mixer_control</span> <span class="o">*</span><span class="n">mc</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">soc_mixer_control</span> <span class="o">*</span><span class="p">)</span><span class="n">kcontrol</span><span class="o">-&gt;</span><span class="n">private_value</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">shift</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">max</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">fls</span><span class="p">(</span><span class="n">max</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">invert</span> <span class="o">=</span> <span class="n">mc</span><span class="o">-&gt;</span><span class="n">invert</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">val</span><span class="p">,</span> <span class="n">val_mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">snd_soc_dapm_path</span> <span class="o">*</span><span class="n">path</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">ucontrol</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">.</span><span class="n">integer</span><span class="p">.</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">invert</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">-</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">val_mask</span> <span class="o">=</span> <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">widget</span><span class="o">-&gt;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">snd_soc_test_bits</span><span class="p">(</span><span class="n">widget</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val_mask</span><span class="p">,</span> <span class="n">val</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* find dapm widget path assoc with kcontrol */</span>
		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">path</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">widget</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="o">-&gt;</span><span class="n">card</span><span class="o">-&gt;</span><span class="n">paths</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">path</span><span class="o">-&gt;</span><span class="n">kcontrol</span> <span class="o">!=</span> <span class="n">kcontrol</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="cm">/* found, now check type */</span>
			<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
				<span class="cm">/* new connection */</span>
				<span class="n">path</span><span class="o">-&gt;</span><span class="n">connect</span> <span class="o">=</span> <span class="n">invert</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="cm">/* old connection must be powered down */</span>
				<span class="n">path</span><span class="o">-&gt;</span><span class="n">connect</span> <span class="o">=</span> <span class="n">invert</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

			<span class="n">dapm_mark_dirty</span><span class="p">(</span><span class="n">path</span><span class="o">-&gt;</span><span class="n">source</span><span class="p">,</span> <span class="s">&quot;tlv320aic3x source&quot;</span><span class="p">);</span>
			<span class="n">dapm_mark_dirty</span><span class="p">(</span><span class="n">path</span><span class="o">-&gt;</span><span class="n">sink</span><span class="p">,</span> <span class="s">&quot;tlv320aic3x sink&quot;</span><span class="p">);</span>

			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">found</span><span class="p">)</span>
			<span class="n">snd_soc_dapm_sync</span><span class="p">(</span><span class="n">widget</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">widget</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val_mask</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">widget</span><span class="o">-&gt;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_left_dac_mux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;DAC_L1&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_L3&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_L2&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_right_dac_mux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;DAC_R1&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_R3&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_R2&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_left_hpcom_mux</span><span class="p">[]</span> <span class="o">=</span>
    <span class="p">{</span> <span class="s">&quot;differential of HPLOUT&quot;</span><span class="p">,</span> <span class="s">&quot;constant VCM&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_right_hpcom_mux</span><span class="p">[]</span> <span class="o">=</span>
    <span class="p">{</span> <span class="s">&quot;differential of HPROUT&quot;</span><span class="p">,</span> <span class="s">&quot;constant VCM&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span>
      <span class="s">&quot;differential of HPLCOM&quot;</span><span class="p">,</span> <span class="s">&quot;external feedback&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_linein_mode_mux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;differential&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">aic3x_adc_hpf</span><span class="p">[]</span> <span class="o">=</span>
    <span class="p">{</span> <span class="s">&quot;Disabled&quot;</span><span class="p">,</span> <span class="s">&quot;0.0045xFs&quot;</span><span class="p">,</span> <span class="s">&quot;0.0125xFs&quot;</span><span class="p">,</span> <span class="s">&quot;0.025xFs&quot;</span> <span class="p">};</span>

<span class="cp">#define LDAC_ENUM	0</span>
<span class="cp">#define RDAC_ENUM	1</span>
<span class="cp">#define LHPCOM_ENUM	2</span>
<span class="cp">#define RHPCOM_ENUM	3</span>
<span class="cp">#define LINE1L_2_L_ENUM	4</span>
<span class="cp">#define LINE1L_2_R_ENUM	5</span>
<span class="cp">#define LINE1R_2_L_ENUM	6</span>
<span class="cp">#define LINE1R_2_R_ENUM	7</span>
<span class="cp">#define LINE2L_ENUM	8</span>
<span class="cp">#define LINE2R_ENUM	9</span>
<span class="cp">#define ADC_HPF_ENUM	10</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">soc_enum</span> <span class="n">aic3x_enum</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">DAC_LINE_MUX</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">aic3x_left_dac_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">DAC_LINE_MUX</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">aic3x_right_dac_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">HPLCOM_CFG</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">aic3x_left_hpcom_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">HPRCOM_CFG</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">aic3x_right_hpcom_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">LINE1L_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">aic3x_linein_mode_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">LINE1L_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">aic3x_linein_mode_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">LINE1R_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">aic3x_linein_mode_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">LINE1R_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">aic3x_linein_mode_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">LINE2L_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">aic3x_linein_mode_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_SINGLE</span><span class="p">(</span><span class="n">LINE2R_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">aic3x_linein_mode_mux</span><span class="p">),</span>
	<span class="n">SOC_ENUM_DOUBLE</span><span class="p">(</span><span class="n">AIC3X_CODEC_DFILT_CTRL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">aic3x_adc_hpf</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * DAC digital volumes. From -63.5 to 0 dB in 0.5 dB steps</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">dac_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">6350</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cm">/* ADC PGA gain volumes. From 0 to 59.5 dB in 0.5 dB steps */</span>
<span class="k">static</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">adc_tlv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cm">/*</span>
<span class="cm"> * Output stage volumes. From -78.3 to 0 dB. Muted below -78.3 dB.</span>
<span class="cm"> * Step size is approximately 0.5 dB over most of the scale but increasing</span>
<span class="cm"> * near the very low levels.</span>
<span class="cm"> * Define dB scale so that it is mostly correct for range about -55 to 0 dB</span>
<span class="cm"> * but having increasing dB difference below that (and where it doesn&#39;t count</span>
<span class="cm"> * so much). This setting shows -50 dB (actual is -50.3 dB) for register</span>
<span class="cm"> * value 100 and -58.5 dB (actual is -78.3 dB) for register value 117.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">output_stage_tlv</span><span class="p">,</span> <span class="o">-</span><span class="mi">5900</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_snd_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Output */</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;PCM Playback Volume&quot;</span><span class="p">,</span>
			 <span class="n">LDAC_VOL</span><span class="p">,</span> <span class="n">RDAC_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x7f</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">dac_tlv</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * Output controls that map to output mixer switches. Note these are</span>
<span class="cm">	 * only for swapped L-to-R and R-to-L routes. See below stereo controls</span>
<span class="cm">	 * for direct L-to-L and R-to-R routes.</span>
<span class="cm">	 */</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left Line Mixer Line2R Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">LINE2R_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left Line Mixer PGAR Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">PGAR_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left Line Mixer DACR1 Playback Volume&quot;</span><span class="p">,</span>
		       <span class="n">DACR1_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right Line Mixer Line2L Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">LINE2L_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right Line Mixer PGAL Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">PGAL_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right Line Mixer DACL1 Playback Volume&quot;</span><span class="p">,</span>
		       <span class="n">DACL1_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left HP Mixer Line2R Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">LINE2R_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left HP Mixer PGAR Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">PGAR_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left HP Mixer DACR1 Playback Volume&quot;</span><span class="p">,</span>
		       <span class="n">DACR1_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right HP Mixer Line2L Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">LINE2L_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right HP Mixer PGAL Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">PGAL_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right HP Mixer DACL1 Playback Volume&quot;</span><span class="p">,</span>
		       <span class="n">DACL1_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left HPCOM Mixer Line2R Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">LINE2R_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left HPCOM Mixer PGAR Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">PGAR_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Left HPCOM Mixer DACR1 Playback Volume&quot;</span><span class="p">,</span>
		       <span class="n">DACR1_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right HPCOM Mixer Line2L Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">LINE2L_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right HPCOM Mixer PGAL Bypass Volume&quot;</span><span class="p">,</span>
		       <span class="n">PGAL_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_SINGLE_TLV</span><span class="p">(</span><span class="s">&quot;Right HPCOM Mixer DACL1 Playback Volume&quot;</span><span class="p">,</span>
		       <span class="n">DACL1_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="cm">/* Stereo output controls for direct L-to-L and R-to-R routes */</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Line Line2 Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">LINE2L_2_LLOPM_VOL</span><span class="p">,</span> <span class="n">LINE2R_2_RLOPM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Line PGA Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">PGAL_2_LLOPM_VOL</span><span class="p">,</span> <span class="n">PGAR_2_RLOPM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Line DAC Playback Volume&quot;</span><span class="p">,</span>
			 <span class="n">DACL1_2_LLOPM_VOL</span><span class="p">,</span> <span class="n">DACR1_2_RLOPM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Mono Line2 Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">LINE2L_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">LINE2R_2_MONOLOPM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Mono PGA Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">PGAL_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">PGAR_2_MONOLOPM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;Mono DAC Playback Volume&quot;</span><span class="p">,</span>
			 <span class="n">DACL1_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DACR1_2_MONOLOPM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HP Line2 Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">LINE2L_2_HPLOUT_VOL</span><span class="p">,</span> <span class="n">LINE2R_2_HPROUT_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HP PGA Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">PGAL_2_HPLOUT_VOL</span><span class="p">,</span> <span class="n">PGAR_2_HPROUT_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HP DAC Playback Volume&quot;</span><span class="p">,</span>
			 <span class="n">DACL1_2_HPLOUT_VOL</span><span class="p">,</span> <span class="n">DACR1_2_HPROUT_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HPCOM Line2 Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">LINE2L_2_HPLCOM_VOL</span><span class="p">,</span> <span class="n">LINE2R_2_HPRCOM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HPCOM PGA Bypass Volume&quot;</span><span class="p">,</span>
			 <span class="n">PGAL_2_HPLCOM_VOL</span><span class="p">,</span> <span class="n">PGAR_2_HPRCOM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;HPCOM DAC Playback Volume&quot;</span><span class="p">,</span>
			 <span class="n">DACL1_2_HPLCOM_VOL</span><span class="p">,</span> <span class="n">DACR1_2_HPRCOM_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">output_stage_tlv</span><span class="p">),</span>

	<span class="cm">/* Output pin mute controls */</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;Line Playback Switch&quot;</span><span class="p">,</span> <span class="n">LLOPM_CTRL</span><span class="p">,</span> <span class="n">RLOPM_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
		     <span class="mh">0x01</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_SINGLE</span><span class="p">(</span><span class="s">&quot;Mono Playback Switch&quot;</span><span class="p">,</span> <span class="n">MONOLOPM_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;HP Playback Switch&quot;</span><span class="p">,</span> <span class="n">HPLOUT_CTRL</span><span class="p">,</span> <span class="n">HPROUT_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
		     <span class="mh">0x01</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;HPCOM Playback Switch&quot;</span><span class="p">,</span> <span class="n">HPLCOM_CTRL</span><span class="p">,</span> <span class="n">HPRCOM_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span>
		     <span class="mh">0x01</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note: enable Automatic input Gain Controller with care. It can</span>
<span class="cm">	 * adjust PGA to max value when ADC is on and will never go back.</span>
<span class="cm">	*/</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;AGC Switch&quot;</span><span class="p">,</span> <span class="n">LAGC_CTRL_A</span><span class="p">,</span> <span class="n">RAGC_CTRL_A</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Input */</span>
	<span class="n">SOC_DOUBLE_R_TLV</span><span class="p">(</span><span class="s">&quot;PGA Capture Volume&quot;</span><span class="p">,</span> <span class="n">LADC_VOL</span><span class="p">,</span> <span class="n">RADC_VOL</span><span class="p">,</span>
			 <span class="mi">0</span><span class="p">,</span> <span class="mi">119</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">adc_tlv</span><span class="p">),</span>
	<span class="n">SOC_DOUBLE_R</span><span class="p">(</span><span class="s">&quot;PGA Capture Switch&quot;</span><span class="p">,</span> <span class="n">LADC_VOL</span><span class="p">,</span> <span class="n">RADC_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>

	<span class="n">SOC_ENUM</span><span class="p">(</span><span class="s">&quot;ADC HPF Cut-off&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">ADC_HPF_ENUM</span><span class="p">]),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Class-D amplifier gain. From 0 to 18 dB in 6 dB steps</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DECLARE_TLV_DB_SCALE</span><span class="p">(</span><span class="n">classd_amp_tlv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">600</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_classd_amp_gain_ctrl</span> <span class="o">=</span>
	<span class="n">SOC_DOUBLE_TLV</span><span class="p">(</span><span class="s">&quot;Class-D Amplifier Gain&quot;</span><span class="p">,</span> <span class="n">CLASSD_CTRL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">classd_amp_tlv</span><span class="p">);</span>

<span class="cm">/* Left DAC Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_dac_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LDAC_ENUM</span><span class="p">]);</span>

<span class="cm">/* Right DAC Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_dac_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">RDAC_ENUM</span><span class="p">]);</span>

<span class="cm">/* Left HPCOM Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_hpcom_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LHPCOM_ENUM</span><span class="p">]);</span>

<span class="cm">/* Right HPCOM Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_hpcom_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">RHPCOM_ENUM</span><span class="p">]);</span>

<span class="cm">/* Left Line Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_line_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_LLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Right Line Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_line_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_RLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Mono Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_mono_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Left HP Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_hp_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_HPLOUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Right HP Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_hp_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_HPROUT_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Left HPCOM Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_hpcom_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_HPLCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Right HPCOM Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_hpcom_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAL_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="n">DACL1_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="n">PGAR_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE</span><span class="p">(</span><span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="n">DACR1_2_HPRCOM_VOL</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Left PGA Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_pga_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Line1L Switch&quot;</span><span class="p">,</span> <span class="n">LINE1L_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Line1R Switch&quot;</span><span class="p">,</span> <span class="n">LINE1R_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Line2L Switch&quot;</span><span class="p">,</span> <span class="n">LINE2L_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Mic3L Switch&quot;</span><span class="p">,</span> <span class="n">MIC3LR_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Mic3R Switch&quot;</span><span class="p">,</span> <span class="n">MIC3LR_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Right PGA Mixer */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_pga_mixer_controls</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Line1R Switch&quot;</span><span class="p">,</span> <span class="n">LINE1R_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Line1L Switch&quot;</span><span class="p">,</span> <span class="n">LINE1L_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Line2R Switch&quot;</span><span class="p">,</span> <span class="n">LINE2R_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Mic3L Switch&quot;</span><span class="p">,</span> <span class="n">MIC3LR_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">SOC_DAPM_SINGLE_AIC3X</span><span class="p">(</span><span class="s">&quot;Mic3R Switch&quot;</span><span class="p">,</span> <span class="n">MIC3LR_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Left Line1 Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_line1l_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LINE1L_2_L_ENUM</span><span class="p">]);</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_line1l_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LINE1L_2_R_ENUM</span><span class="p">]);</span>

<span class="cm">/* Right Line1 Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_line1r_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LINE1R_2_R_ENUM</span><span class="p">]);</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_line1r_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LINE1R_2_L_ENUM</span><span class="p">]);</span>

<span class="cm">/* Left Line2 Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_left_line2_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LINE2L_ENUM</span><span class="p">]);</span>

<span class="cm">/* Right Line2 Mux */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_kcontrol_new</span> <span class="n">aic3x_right_line2_mux_controls</span> <span class="o">=</span>
<span class="n">SOC_DAPM_ENUM</span><span class="p">(</span><span class="s">&quot;Route&quot;</span><span class="p">,</span> <span class="n">aic3x_enum</span><span class="p">[</span><span class="n">LINE2R_ENUM</span><span class="p">]);</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_widget</span> <span class="n">aic3x_dapm_widgets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Left DAC to Left Outputs */</span>
	<span class="n">SND_SOC_DAPM_DAC</span><span class="p">(</span><span class="s">&quot;Left DAC&quot;</span><span class="p">,</span> <span class="s">&quot;Left Playback&quot;</span><span class="p">,</span> <span class="n">DAC_PWR</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Left DAC Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_left_dac_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Left HPCOM Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_left_hpcom_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Left Line Out&quot;</span><span class="p">,</span> <span class="n">LLOPM_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Left HP Out&quot;</span><span class="p">,</span> <span class="n">HPLOUT_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Left HP Com&quot;</span><span class="p">,</span> <span class="n">HPLCOM_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Right DAC to Right Outputs */</span>
	<span class="n">SND_SOC_DAPM_DAC</span><span class="p">(</span><span class="s">&quot;Right DAC&quot;</span><span class="p">,</span> <span class="s">&quot;Right Playback&quot;</span><span class="p">,</span> <span class="n">DAC_PWR</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Right DAC Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_right_dac_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_right_hpcom_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Right Line Out&quot;</span><span class="p">,</span> <span class="n">RLOPM_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Right HP Out&quot;</span><span class="p">,</span> <span class="n">HPROUT_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Right HP Com&quot;</span><span class="p">,</span> <span class="n">HPRCOM_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Mono Output */</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Mono Out&quot;</span><span class="p">,</span> <span class="n">MONOLOPM_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Inputs to Left ADC */</span>
	<span class="n">SND_SOC_DAPM_ADC</span><span class="p">(</span><span class="s">&quot;Left ADC&quot;</span><span class="p">,</span> <span class="s">&quot;Left Capture&quot;</span><span class="p">,</span> <span class="n">LINE1L_2_LADC_CTRL</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_left_pga_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_left_pga_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Left Line1L Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_left_line1l_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Left Line1R Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_left_line1r_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_left_line2_mux_controls</span><span class="p">),</span>

	<span class="cm">/* Inputs to Right ADC */</span>
	<span class="n">SND_SOC_DAPM_ADC</span><span class="p">(</span><span class="s">&quot;Right ADC&quot;</span><span class="p">,</span> <span class="s">&quot;Right Capture&quot;</span><span class="p">,</span>
			 <span class="n">LINE1R_2_RADC_CTRL</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_right_pga_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_right_pga_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Right Line1L Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_right_line1l_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Right Line1R Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_right_line1r_mux_controls</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_MUX</span><span class="p">(</span><span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			 <span class="o">&amp;</span><span class="n">aic3x_right_line2_mux_controls</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * Not a real mic bias widget but similar function. This is for dynamic</span>
<span class="cm">	 * control of GPIO1 digital mic modulator clock output function when</span>
<span class="cm">	 * using digital mic.</span>
<span class="cm">	 */</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;GPIO1 dmic modclk&quot;</span><span class="p">,</span>
			 <span class="n">AIC3X_GPIO1_REG</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span>
			 <span class="n">AIC3X_GPIO1_FUNC_DIGITAL_MIC_MODCLK</span><span class="p">,</span>
			 <span class="n">AIC3X_GPIO1_FUNC_DISABLED</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * Also similar function like mic bias. Selects digital mic with</span>
<span class="cm">	 * configurable oversampling rate instead of ADC converter.</span>
<span class="cm">	 */</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;DMic Rate 128&quot;</span><span class="p">,</span>
			 <span class="n">AIC3X_ASD_INTF_CTRLA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;DMic Rate 64&quot;</span><span class="p">,</span>
			 <span class="n">AIC3X_ASD_INTF_CTRLA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;DMic Rate 32&quot;</span><span class="p">,</span>
			 <span class="n">AIC3X_ASD_INTF_CTRLA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Mic Bias */</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;Mic Bias 2V&quot;</span><span class="p">,</span>
			 <span class="n">MICBIAS_CTRL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;Mic Bias 2.5V&quot;</span><span class="p">,</span>
			 <span class="n">MICBIAS_CTRL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_REG</span><span class="p">(</span><span class="n">snd_soc_dapm_micbias</span><span class="p">,</span> <span class="s">&quot;Mic Bias AVDD&quot;</span><span class="p">,</span>
			 <span class="n">MICBIAS_CTRL</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="cm">/* Output mixers */</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_left_line_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_left_line_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_right_line_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_right_line_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_mono_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_mono_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_left_hp_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_left_hp_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_right_hp_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_right_hp_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_left_hpcom_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_left_hpcom_mixer_controls</span><span class="p">)),</span>
	<span class="n">SND_SOC_DAPM_MIXER</span><span class="p">(</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="n">SND_SOC_NOPM</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			   <span class="o">&amp;</span><span class="n">aic3x_right_hpcom_mixer_controls</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_right_hpcom_mixer_controls</span><span class="p">)),</span>

	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;LLOUT&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;RLOUT&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;MONO_LOUT&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HPLOUT&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HPROUT&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HPLCOM&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;HPRCOM&quot;</span><span class="p">),</span>

	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;MIC3L&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;MIC3R&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINE1L&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINE1R&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINE2L&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_INPUT</span><span class="p">(</span><span class="s">&quot;LINE2R&quot;</span><span class="p">),</span>

	<span class="cm">/*</span>
<span class="cm">	 * Virtual output pin to detection block inside codec. This can be</span>
<span class="cm">	 * used to keep codec bias on if gpio or detection features are needed.</span>
<span class="cm">	 * Force pin on or construct a path with an input jack and mic bias</span>
<span class="cm">	 * widgets.</span>
<span class="cm">	 */</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;Detection&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_widget</span> <span class="n">aic3007_dapm_widgets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Class-D outputs */</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Left Class-D Out&quot;</span><span class="p">,</span> <span class="n">CLASSD_CTRL</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_PGA</span><span class="p">(</span><span class="s">&quot;Right Class-D Out&quot;</span><span class="p">,</span> <span class="n">CLASSD_CTRL</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>

	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;SPOP&quot;</span><span class="p">),</span>
	<span class="n">SND_SOC_DAPM_OUTPUT</span><span class="p">(</span><span class="s">&quot;SPOM&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_route</span> <span class="n">intercon</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Left Input */</span>
	<span class="p">{</span><span class="s">&quot;Left Line1L Mux&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;LINE1L&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line1L Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential&quot;</span><span class="p">,</span> <span class="s">&quot;LINE1L&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;LINE2L&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential&quot;</span><span class="p">,</span> <span class="s">&quot;LINE2L&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line1L Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line1L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line1R Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line1R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Mic3L Switch&quot;</span><span class="p">,</span> <span class="s">&quot;MIC3L&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Mic3R Switch&quot;</span><span class="p">,</span> <span class="s">&quot;MIC3R&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left ADC&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left ADC&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;GPIO1 dmic modclk&quot;</span><span class="p">},</span>

	<span class="cm">/* Right Input */</span>
	<span class="p">{</span><span class="s">&quot;Right Line1R Mux&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;LINE1R&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line1R Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential&quot;</span><span class="p">,</span> <span class="s">&quot;LINE1R&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;LINE2R&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential&quot;</span><span class="p">,</span> <span class="s">&quot;LINE2R&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line1L Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line1L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line1R Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line1R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Mic3L Switch&quot;</span><span class="p">,</span> <span class="s">&quot;MIC3L&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Mic3R Switch&quot;</span><span class="p">,</span> <span class="s">&quot;MIC3R&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right ADC&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right ADC&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;GPIO1 dmic modclk&quot;</span><span class="p">},</span>

	<span class="cm">/*</span>
<span class="cm">	 * Logical path between digital mic enable and GPIO1 modulator clock</span>
<span class="cm">	 * output function</span>
<span class="cm">	 */</span>
	<span class="p">{</span><span class="s">&quot;GPIO1 dmic modclk&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;DMic Rate 128&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;GPIO1 dmic modclk&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;DMic Rate 64&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;GPIO1 dmic modclk&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;DMic Rate 32&quot;</span><span class="p">},</span>

	<span class="cm">/* Left DAC Output */</span>
	<span class="p">{</span><span class="s">&quot;Left DAC Mux&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_L1&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left DAC Mux&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_L2&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left DAC Mux&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_L3&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC&quot;</span><span class="p">},</span>

	<span class="cm">/* Right DAC Output */</span>
	<span class="p">{</span><span class="s">&quot;Right DAC Mux&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_R1&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right DAC Mux&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_R2&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right DAC Mux&quot;</span><span class="p">,</span> <span class="s">&quot;DAC_R3&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC&quot;</span><span class="p">},</span>

	<span class="cm">/* Left Line Output */</span>
	<span class="p">{</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left Line Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Line Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left Line Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;LLOUT&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Line Out&quot;</span><span class="p">},</span>

	<span class="cm">/* Right Line Output */</span>
	<span class="p">{</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right Line Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Line Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Line Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;RLOUT&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Line Out&quot;</span><span class="p">},</span>

	<span class="cm">/* Mono Output */</span>
	<span class="p">{</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Mono Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Mono Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Mono Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;MONO_LOUT&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Mono Out&quot;</span><span class="p">},</span>

	<span class="cm">/* Left HP Output */</span>
	<span class="p">{</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left HP Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left HP Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPLOUT&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left HP Out&quot;</span><span class="p">},</span>

	<span class="cm">/* Right HP Output */</span>
	<span class="p">{</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right HP Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right HP Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPROUT&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right HP Out&quot;</span><span class="p">},</span>

	<span class="cm">/* Left HPCOM Output */</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Left HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential of HPLOUT&quot;</span><span class="p">,</span> <span class="s">&quot;Left HP Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;constant VCM&quot;</span><span class="p">,</span> <span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Left HP Com&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left HPCOM Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPLCOM&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left HP Com&quot;</span><span class="p">},</span>

	<span class="cm">/* Right HPCOM Output */</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2L Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left Line2L Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAL Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACL1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Left DAC Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;Line2R Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right Line2R Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;PGAR Bypass Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right PGA Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">,</span> <span class="s">&quot;DACR1 Switch&quot;</span><span class="p">,</span> <span class="s">&quot;Right DAC Mux&quot;</span><span class="p">},</span>

	<span class="p">{</span><span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential of HPROUT&quot;</span><span class="p">,</span> <span class="s">&quot;Right HP Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;constant VCM&quot;</span><span class="p">,</span> <span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;single-ended&quot;</span><span class="p">,</span> <span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;differential of HPLCOM&quot;</span><span class="p">,</span> <span class="s">&quot;Left HPCOM Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">,</span> <span class="s">&quot;external feedback&quot;</span><span class="p">,</span> <span class="s">&quot;Right HPCOM Mixer&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right HP Com&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right HPCOM Mux&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;HPRCOM&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right HP Com&quot;</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dapm_route</span> <span class="n">intercon_3007</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Class-D outputs */</span>
	<span class="p">{</span><span class="s">&quot;Left Class-D Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Line Out&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;Right Class-D Out&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Line Out&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;SPOP&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Left Class-D Out&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;SPOM&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;Right Class-D Out&quot;</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_add_widgets</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">snd_soc_dapm_context</span> <span class="o">*</span><span class="n">dapm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">;</span>

	<span class="n">snd_soc_dapm_new_controls</span><span class="p">(</span><span class="n">dapm</span><span class="p">,</span> <span class="n">aic3x_dapm_widgets</span><span class="p">,</span>
				  <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_dapm_widgets</span><span class="p">));</span>

	<span class="cm">/* set up audio path interconnects */</span>
	<span class="n">snd_soc_dapm_add_routes</span><span class="p">(</span><span class="n">dapm</span><span class="p">,</span> <span class="n">intercon</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intercon</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">model</span> <span class="o">==</span> <span class="n">AIC3X_MODEL_3007</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_dapm_new_controls</span><span class="p">(</span><span class="n">dapm</span><span class="p">,</span> <span class="n">aic3007_dapm_widgets</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3007_dapm_widgets</span><span class="p">));</span>
		<span class="n">snd_soc_dapm_add_routes</span><span class="p">(</span><span class="n">dapm</span><span class="p">,</span> <span class="n">intercon_3007</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">intercon_3007</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_hw_params</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">substream</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">snd_pcm_hw_params</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">codec_clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bypass_pll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">fsref</span><span class="p">,</span> <span class="n">last_clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">p</span><span class="p">,</span> <span class="n">pll_q</span><span class="p">,</span> <span class="n">pll_p</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pll_r</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">pll_j</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">d</span><span class="p">,</span> <span class="n">pll_d</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">clk</span><span class="p">;</span>

	<span class="cm">/* select data word length */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">params_format</span><span class="p">(</span><span class="n">params</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S16_LE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S20_3LE</span>:
		<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S24_LE</span>:
		<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x02</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SNDRV_PCM_FORMAT_S32_LE</span>:
		<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLB</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="cm">/* Fsref can be 44100 or 48000 */</span>
	<span class="n">fsref</span> <span class="o">=</span> <span class="p">(</span><span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">%</span> <span class="mi">11025</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">?</span> <span class="mi">44100</span> <span class="o">:</span> <span class="mi">48000</span><span class="p">;</span>

	<span class="cm">/* Try to find a value for Q which allows us to bypass the PLL and</span>
<span class="cm">	 * generate CODEC_CLK directly. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">pll_q</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">pll_q</span> <span class="o">&lt;</span> <span class="mi">18</span><span class="p">;</span> <span class="n">pll_q</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">sysclk</span> <span class="o">/</span> <span class="p">(</span><span class="mi">128</span> <span class="o">*</span> <span class="n">pll_q</span><span class="p">)</span> <span class="o">==</span> <span class="n">fsref</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bypass_pll</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bypass_pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pll_q</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGA_REG</span><span class="p">,</span> <span class="n">pll_q</span> <span class="o">&lt;&lt;</span> <span class="n">PLLQ_SHIFT</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_GPIOB_REG</span><span class="p">,</span> <span class="n">CODEC_CLKIN_CLKDIV</span><span class="p">);</span>
		<span class="cm">/* disable PLL if it is bypassed */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGA_REG</span><span class="p">,</span> <span class="n">PLL_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_GPIOB_REG</span><span class="p">,</span> <span class="n">CODEC_CLKIN_PLLDIV</span><span class="p">);</span>
		<span class="cm">/* enable PLL when it is used */</span>
		<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGA_REG</span><span class="p">,</span>
				    <span class="n">PLL_ENABLE</span><span class="p">,</span> <span class="n">PLL_ENABLE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Route Left DAC to left channel input and</span>
<span class="cm">	 * right DAC to right channel input */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">LDAC2LCH</span> <span class="o">|</span> <span class="n">RDAC2RCH</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">fsref</span> <span class="o">==</span> <span class="mi">44100</span><span class="p">)</span> <span class="o">?</span> <span class="n">FSREF_44100</span> <span class="o">:</span> <span class="n">FSREF_48000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">64000</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">|=</span> <span class="n">DUAL_RATE_MODE</span><span class="p">;</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_CODEC_DATAPATH_REG</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="cm">/* codec sample rate select */</span>
	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">fsref</span> <span class="o">*</span> <span class="mi">20</span><span class="p">)</span> <span class="o">/</span> <span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">params_rate</span><span class="p">(</span><span class="n">params</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">64000</span><span class="p">)</span>
		<span class="n">data</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">/=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_SAMPLE_RATE_SEL_REG</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bypass_pll</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Use PLL, compute appropriate setup for j, d, r and p, the closest</span>
<span class="cm">	 * one wins the game. Try with d==0 first, next with d!=0.</span>
<span class="cm">	 * Constraints for j are according to the datasheet.</span>
<span class="cm">	 * The sysclk is divided by 1000 to prevent integer overflows.</span>
<span class="cm">	 */</span>

	<span class="n">codec_clk</span> <span class="o">=</span> <span class="p">(</span><span class="mi">2048</span> <span class="o">*</span> <span class="n">fsref</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">sysclk</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">r</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">r</span> <span class="o">&lt;=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">r</span><span class="o">++</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">p</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">p</span> <span class="o">&lt;=</span> <span class="mi">8</span><span class="p">;</span> <span class="n">p</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;=</span> <span class="mi">55</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* This is actually 1000*((j+(d/10000))*r)/p</span>
<span class="cm">				 * The term had to be converted to get</span>
<span class="cm">				 * rid of the division by 10000; d = 0 here</span>
<span class="cm">				 */</span>
				<span class="kt">int</span> <span class="n">tmp_clk</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1000</span> <span class="o">*</span> <span class="n">j</span> <span class="o">*</span> <span class="n">r</span><span class="p">)</span> <span class="o">/</span> <span class="n">p</span><span class="p">;</span>

				<span class="cm">/* Check whether this values get closer than</span>
<span class="cm">				 * the best ones we had before</span>
<span class="cm">				 */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">abs</span><span class="p">(</span><span class="n">codec_clk</span> <span class="o">-</span> <span class="n">tmp_clk</span><span class="p">)</span> <span class="o">&lt;</span>
					<span class="n">abs</span><span class="p">(</span><span class="n">codec_clk</span> <span class="o">-</span> <span class="n">last_clk</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">pll_j</span> <span class="o">=</span> <span class="n">j</span><span class="p">;</span> <span class="n">pll_d</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="n">pll_r</span> <span class="o">=</span> <span class="n">r</span><span class="p">;</span> <span class="n">pll_p</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
					<span class="n">last_clk</span> <span class="o">=</span> <span class="n">tmp_clk</span><span class="p">;</span>
				<span class="p">}</span>

				<span class="cm">/* Early exit for exact matches */</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">tmp_clk</span> <span class="o">==</span> <span class="n">codec_clk</span><span class="p">)</span>
					<span class="k">goto</span> <span class="n">found</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

	<span class="cm">/* try with d != 0 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">p</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">p</span> <span class="o">&lt;=</span> <span class="mi">8</span><span class="p">;</span> <span class="n">p</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">j</span> <span class="o">=</span> <span class="n">codec_clk</span> <span class="o">*</span> <span class="n">p</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">j</span> <span class="o">&lt;</span> <span class="mi">4</span> <span class="o">||</span> <span class="n">j</span> <span class="o">&gt;</span> <span class="mi">11</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* do not use codec_clk here since we&#39;d loose precision */</span>
		<span class="n">d</span> <span class="o">=</span> <span class="p">((</span><span class="mi">2048</span> <span class="o">*</span> <span class="n">p</span> <span class="o">*</span> <span class="n">fsref</span><span class="p">)</span> <span class="o">-</span> <span class="n">j</span> <span class="o">*</span> <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">sysclk</span><span class="p">)</span>
			<span class="o">*</span> <span class="mi">100</span> <span class="o">/</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">sysclk</span><span class="o">/</span><span class="mi">100</span><span class="p">);</span>

		<span class="n">clk</span> <span class="o">=</span> <span class="p">(</span><span class="mi">10000</span> <span class="o">*</span> <span class="n">j</span> <span class="o">+</span> <span class="n">d</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="mi">10</span> <span class="o">*</span> <span class="n">p</span><span class="p">);</span>

		<span class="cm">/* check whether this values get closer than the best</span>
<span class="cm">		 * ones we had before */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">abs</span><span class="p">(</span><span class="n">codec_clk</span> <span class="o">-</span> <span class="n">clk</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">abs</span><span class="p">(</span><span class="n">codec_clk</span> <span class="o">-</span> <span class="n">last_clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pll_j</span> <span class="o">=</span> <span class="n">j</span><span class="p">;</span> <span class="n">pll_d</span> <span class="o">=</span> <span class="n">d</span><span class="p">;</span> <span class="n">pll_r</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">pll_p</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>
			<span class="n">last_clk</span> <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Early exit for exact matches */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">==</span> <span class="n">codec_clk</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">found</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">last_clk</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;%s(): unable to setup PLL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">found:</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGA_REG</span><span class="p">,</span> <span class="n">PLLP_MASK</span><span class="p">,</span> <span class="n">pll_p</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_OVRF_STATUS_AND_PLLR_REG</span><span class="p">,</span>
		      <span class="n">pll_r</span> <span class="o">&lt;&lt;</span> <span class="n">PLLR_SHIFT</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGB_REG</span><span class="p">,</span> <span class="n">pll_j</span> <span class="o">&lt;&lt;</span> <span class="n">PLLJ_SHIFT</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGC_REG</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">pll_d</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PLLD_MSB_SHIFT</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGD_REG</span><span class="p">,</span>
		      <span class="p">(</span><span class="n">pll_d</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PLLD_LSB_SHIFT</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_mute</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">dai</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mute</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ldac_reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LDAC_VOL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MUTE_ON</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rdac_reg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">RDAC_VOL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MUTE_ON</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mute</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LDAC_VOL</span><span class="p">,</span> <span class="n">ldac_reg</span> <span class="o">|</span> <span class="n">MUTE_ON</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">RDAC_VOL</span><span class="p">,</span> <span class="n">rdac_reg</span> <span class="o">|</span> <span class="n">MUTE_ON</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LDAC_VOL</span><span class="p">,</span> <span class="n">ldac_reg</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">RDAC_VOL</span><span class="p">,</span> <span class="n">rdac_reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_set_dai_sysclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">clk_id</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">sysclk</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_set_dai_fmt</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_dai</span> <span class="o">*</span><span class="n">codec_dai</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec_dai</span><span class="o">-&gt;</span><span class="n">codec</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">iface_areg</span><span class="p">,</span> <span class="n">iface_breg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">delay</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">iface_areg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLA</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="n">iface_breg</span> <span class="o">=</span> <span class="n">snd_soc_read</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLB</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>

	<span class="cm">/* set master/slave audio interface */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="n">SND_SOC_DAIFMT_MASTER_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBM_CFM</span>:
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">iface_areg</span> <span class="o">|=</span> <span class="n">BIT_CLK_MASTER</span> <span class="o">|</span> <span class="n">WORD_CLK_MASTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_DAIFMT_CBS_CFS</span>:
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">iface_areg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT_CLK_MASTER</span> <span class="o">|</span> <span class="n">WORD_CLK_MASTER</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * match both interface format and signal polarities since they</span>
<span class="cm">	 * are fixed</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">SND_SOC_DAIFMT_FORMAT_MASK</span> <span class="o">|</span>
		       <span class="n">SND_SOC_DAIFMT_INV_MASK</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">SND_SOC_DAIFMT_I2S</span> <span class="o">|</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span><span class="p">)</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">SND_SOC_DAIFMT_DSP_A</span> <span class="o">|</span> <span class="n">SND_SOC_DAIFMT_IB_NF</span><span class="p">)</span>:
		<span class="n">delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">SND_SOC_DAIFMT_DSP_B</span> <span class="o">|</span> <span class="n">SND_SOC_DAIFMT_IB_NF</span><span class="p">)</span>:
		<span class="n">iface_breg</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x01</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">SND_SOC_DAIFMT_RIGHT_J</span> <span class="o">|</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span><span class="p">)</span>:
		<span class="n">iface_breg</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x02</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">SND_SOC_DAIFMT_LEFT_J</span> <span class="o">|</span> <span class="n">SND_SOC_DAIFMT_NB_NF</span><span class="p">)</span>:
		<span class="n">iface_breg</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* set iface */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLA</span><span class="p">,</span> <span class="n">iface_areg</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLB</span><span class="p">,</span> <span class="n">iface_breg</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_ASD_INTF_CTRLC</span><span class="p">,</span> <span class="n">delay</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_init_3007</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">tmp1</span><span class="p">,</span> <span class="n">tmp2</span><span class="p">,</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">codec</span><span class="o">-&gt;</span><span class="n">reg_cache</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * There is no need to cache writes to undocumented page 0xD but</span>
<span class="cm">	 * respective page 0 register cache entries must be preserved</span>
<span class="cm">	 */</span>
	<span class="n">tmp1</span> <span class="o">=</span> <span class="n">cache</span><span class="p">[</span><span class="mh">0xD</span><span class="p">];</span>
	<span class="n">tmp2</span> <span class="o">=</span> <span class="n">cache</span><span class="p">[</span><span class="mh">0x8</span><span class="p">];</span>
	<span class="cm">/* Class-D speaker driver init; datasheet p. 46 */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PAGE_SELECT</span><span class="p">,</span> <span class="mh">0x0D</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mh">0xD</span><span class="p">,</span> <span class="mh">0x0D</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x5C</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x5D</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">,</span> <span class="mh">0x5C</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PAGE_SELECT</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">cache</span><span class="p">[</span><span class="mh">0xD</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp1</span><span class="p">;</span>
	<span class="n">cache</span><span class="p">[</span><span class="mh">0x8</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp2</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_regulator_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span>
				 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">event</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_disable_nb</span> <span class="o">*</span><span class="n">disable_nb</span> <span class="o">=</span>
		<span class="n">container_of</span><span class="p">(</span><span class="n">nb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">aic3x_disable_nb</span><span class="p">,</span> <span class="n">nb</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">disable_nb</span><span class="o">-&gt;</span><span class="n">aic3x</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span> <span class="o">&amp;</span> <span class="n">REGULATOR_EVENT_DISABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Put codec to reset and require cache sync as at least one</span>
<span class="cm">		 * of the supplies was disabled</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpio_is_valid</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">))</span>
			<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_sync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_set_power</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">power</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">cache</span> <span class="o">=</span> <span class="n">codec</span><span class="o">-&gt;</span><span class="n">reg_cache</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">power</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_bulk_enable</span><span class="p">(</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">),</span>
					    <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">power</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Reset release and cache sync is necessary only if some</span>
<span class="cm">		 * supply was off or if there were cached writes</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_sync</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">gpio_is_valid</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Sync reg_cache with the hardware */</span>
		<span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_only</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">AIC3X_SAMPLE_RATE_SEL_REG</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_reg</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">cache</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">model</span> <span class="o">==</span> <span class="n">AIC3X_MODEL_3007</span><span class="p">)</span>
			<span class="n">aic3x_init_3007</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
		<span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_sync</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Do soft reset to this codec instance in order to clear</span>
<span class="cm">		 * possible VDD leakage currents in case the supply regulators</span>
<span class="cm">		 * remain on</span>
<span class="cm">		 */</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_RESET</span><span class="p">,</span> <span class="n">SOFT_RESET</span><span class="p">);</span>
		<span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_sync</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">power</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* HW writes are needless when bias is off */</span>
		<span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_only</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_bulk_disable</span><span class="p">(</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">),</span>
					     <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_set_bias_level</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">,</span>
				<span class="k">enum</span> <span class="n">snd_soc_bias_level</span> <span class="n">level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">level</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_ON</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_PREPARE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">.</span><span class="n">bias_level</span> <span class="o">==</span> <span class="n">SND_SOC_BIAS_STANDBY</span> <span class="o">&amp;&amp;</span>
		    <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* enable pll */</span>
			<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGA_REG</span><span class="p">,</span>
					    <span class="n">PLL_ENABLE</span><span class="p">,</span> <span class="n">PLL_ENABLE</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_STANDBY</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">power</span><span class="p">)</span>
			<span class="n">aic3x_set_power</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">.</span><span class="n">bias_level</span> <span class="o">==</span> <span class="n">SND_SOC_BIAS_PREPARE</span> <span class="o">&amp;&amp;</span>
		    <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* disable pll */</span>
			<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PLL_PROGA_REG</span><span class="p">,</span>
					    <span class="n">PLL_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SND_SOC_BIAS_OFF</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">power</span><span class="p">)</span>
			<span class="n">aic3x_set_power</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">codec</span><span class="o">-&gt;</span><span class="n">dapm</span><span class="p">.</span><span class="n">bias_level</span> <span class="o">=</span> <span class="n">level</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define AIC3X_RATES	SNDRV_PCM_RATE_8000_96000</span>
<span class="cp">#define AIC3X_FORMATS	(SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \</span>
<span class="cp">			 SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">snd_soc_dai_ops</span> <span class="n">aic3x_dai_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">hw_params</span>	<span class="o">=</span> <span class="n">aic3x_hw_params</span><span class="p">,</span>
	<span class="p">.</span><span class="n">digital_mute</span>	<span class="o">=</span> <span class="n">aic3x_mute</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_sysclk</span>	<span class="o">=</span> <span class="n">aic3x_set_dai_sysclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_fmt</span>	<span class="o">=</span> <span class="n">aic3x_set_dai_fmt</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_dai_driver</span> <span class="n">aic3x_dai</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tlv320aic3x-hifi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">playback</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">stream_name</span> <span class="o">=</span> <span class="s">&quot;Playback&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">AIC3X_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">AIC3X_FORMATS</span><span class="p">,},</span>
	<span class="p">.</span><span class="n">capture</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">stream_name</span> <span class="o">=</span> <span class="s">&quot;Capture&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">channels_max</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">rates</span> <span class="o">=</span> <span class="n">AIC3X_RATES</span><span class="p">,</span>
		<span class="p">.</span><span class="n">formats</span> <span class="o">=</span> <span class="n">AIC3X_FORMATS</span><span class="p">,},</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">aic3x_dai_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">symmetric_rates</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aic3x_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">aic3x_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_STANDBY</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * initialise the AIC3X driver</span>
<span class="cm"> * register the mixer and dsp interfaces with the kernel</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_PAGE_SELECT</span><span class="p">,</span> <span class="n">PAGE0_SELECT</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_RESET</span><span class="p">,</span> <span class="n">SOFT_RESET</span><span class="p">);</span>

	<span class="cm">/* DAC default volume and mute */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LDAC_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">MUTE_ON</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">RDAC_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">MUTE_ON</span><span class="p">);</span>

	<span class="cm">/* DAC to HP default volume and route to Output mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACL1_2_HPLOUT_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACR1_2_HPROUT_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACL1_2_HPLCOM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACR1_2_HPRCOM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="cm">/* DAC to Line Out default volume and route to Output mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACL1_2_LLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACR1_2_RLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="cm">/* DAC to Mono Line Out default volume and route to Output mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACL1_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">DACR1_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span> <span class="o">|</span> <span class="n">ROUTE_ON</span><span class="p">);</span>

	<span class="cm">/* unmute all outputs */</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LLOPM_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">RLOPM_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">MONOLOPM_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">HPLOUT_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">HPROUT_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">HPLCOM_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>
	<span class="n">snd_soc_update_bits</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">HPRCOM_CTRL</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">,</span> <span class="n">UNMUTE</span><span class="p">);</span>

	<span class="cm">/* ADC default volume and unmute */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LADC_VOL</span><span class="p">,</span> <span class="n">DEFAULT_GAIN</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">RADC_VOL</span><span class="p">,</span> <span class="n">DEFAULT_GAIN</span><span class="p">);</span>
	<span class="cm">/* By default route Line1 to ADC PGA mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE1L_2_LADC_CTRL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE1R_2_RADC_CTRL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* PGA to HP Bypass default volume, disconnect from Output Mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAL_2_HPLOUT_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAR_2_HPROUT_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAL_2_HPLCOM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAR_2_HPRCOM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="cm">/* PGA to Line Out default volume, disconnect from Output Mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAL_2_LLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAR_2_RLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="cm">/* PGA to Mono Line Out default volume, disconnect from Output Mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAL_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">PGAR_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>

	<span class="cm">/* Line2 to HP Bypass default volume, disconnect from Output Mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2L_2_HPLOUT_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2R_2_HPROUT_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2L_2_HPLCOM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2R_2_HPRCOM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="cm">/* Line2 Line Out default volume, disconnect from Output Mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2L_2_LLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2R_2_RLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="cm">/* Line2 to Mono Out default volume, disconnect from Output Mixer */</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2L_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>
	<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">LINE2R_2_MONOLOPM_VOL</span><span class="p">,</span> <span class="n">DEFAULT_VOL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">model</span> <span class="o">==</span> <span class="n">AIC3X_MODEL_3007</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aic3x_init_3007</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">CLASSD_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">aic3x_is_shared_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">a</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">a</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reset_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpio_is_valid</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span> <span class="o">==</span> <span class="n">a</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
	<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">codec</span> <span class="o">=</span> <span class="n">codec</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_codec_set_cache_io</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">control_type</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to set cache I/O: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_is_valid</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">aic3x_is_shared_reset</span><span class="p">(</span><span class="n">aic3x</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">,</span> <span class="s">&quot;tlv320aic3x reset&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_gpio</span><span class="p">;</span>
		<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">supply</span> <span class="o">=</span> <span class="n">aic3x_supply_names</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_bulk_get</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">),</span>
				 <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request supplies: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_get</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">disable_nb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">nb</span><span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">aic3x_regulator_event</span><span class="p">;</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">disable_nb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">aic3x</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_register_notifier</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">consumer</span><span class="p">,</span>
						  <span class="o">&amp;</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">disable_nb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">nb</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">codec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Failed to request regulator notifier: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">ret</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err_notif</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">codec</span><span class="o">-&gt;</span><span class="n">cache_only</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">aic3x_init</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* setup GPIO functions */</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_GPIO1_REG</span><span class="p">,</span>
			      <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">setup</span><span class="o">-&gt;</span><span class="n">gpio_func</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">snd_soc_write</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">AIC3X_GPIO2_REG</span><span class="p">,</span>
			      <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">setup</span><span class="o">-&gt;</span><span class="n">gpio_func</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">snd_soc_add_codec_controls</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">aic3x_snd_controls</span><span class="p">,</span>
			     <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_snd_controls</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">model</span> <span class="o">==</span> <span class="n">AIC3X_MODEL_3007</span><span class="p">)</span>
		<span class="n">snd_soc_add_codec_controls</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aic3x_classd_amp_gain_ctrl</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">aic3x_add_widgets</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reset_list</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_notif:</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="o">--</span><span class="p">)</span>
		<span class="n">regulator_unregister_notifier</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">consumer</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">disable_nb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">nb</span><span class="p">);</span>
	<span class="n">regulator_bulk_free</span><span class="p">(</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">),</span> <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span>
<span class="nl">err_get:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_is_valid</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">aic3x_is_shared_reset</span><span class="p">(</span><span class="n">aic3x</span><span class="p">))</span>
		<span class="n">gpio_free</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">);</span>
<span class="nl">err_gpio:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_soc_codec</span> <span class="o">*</span><span class="n">codec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span> <span class="o">=</span> <span class="n">snd_soc_codec_get_drvdata</span><span class="p">(</span><span class="n">codec</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">aic3x_set_bias_level</span><span class="p">(</span><span class="n">codec</span><span class="p">,</span> <span class="n">SND_SOC_BIAS_OFF</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_is_valid</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">aic3x_is_shared_reset</span><span class="p">(</span><span class="n">aic3x</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">gpio_set_value</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">gpio_free</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">regulator_unregister_notifier</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">consumer</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">disable_nb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">nb</span><span class="p">);</span>
	<span class="n">regulator_bulk_free</span><span class="p">(</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">),</span> <span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">supplies</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">snd_soc_codec_driver</span> <span class="n">soc_codec_dev_aic3x</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_bias_level</span> <span class="o">=</span> <span class="n">aic3x_set_bias_level</span><span class="p">,</span>
	<span class="p">.</span><span class="n">idle_bias_off</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_cache_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">aic3x_reg</span><span class="p">),</span>
	<span class="p">.</span><span class="n">reg_word_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">reg_cache_default</span> <span class="o">=</span> <span class="n">aic3x_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">aic3x_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">aic3x_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">aic3x_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">aic3x_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * AIC3X 2 wire address can be up to 4 devices with device addresses</span>
<span class="cm"> * 0x18, 0x19, 0x1A, 0x1B</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_device_id</span> <span class="n">aic3x_i2c_id</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="s">&quot;tlv320aic3x&quot;</span><span class="p">,</span> <span class="n">AIC3X_MODEL_3X</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;tlv320aic33&quot;</span><span class="p">,</span> <span class="n">AIC3X_MODEL_33</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;tlv320aic3007&quot;</span><span class="p">,</span> <span class="n">AIC3X_MODEL_3007</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">aic3x_i2c_id</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * If the i2c layer weren&#39;t so broken, we could pass this kind of data</span>
<span class="cm"> * around</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_i2c_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span>
			   <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aic3x_pdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aic3x_priv</span> <span class="o">*</span><span class="n">aic3x</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">aic3x</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">aic3x_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">aic3x</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to create private data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">control_type</span> <span class="o">=</span> <span class="n">SND_SOC_I2C</span><span class="p">;</span>

	<span class="n">i2c_set_clientdata</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="n">aic3x</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio_reset</span><span class="p">;</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">setup</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">gpio_reset</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">aic3x</span><span class="o">-&gt;</span><span class="n">model</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">snd_soc_register_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">i2c</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">soc_codec_dev_aic3x</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">aic3x_dai</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">aic3x_i2c_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">client</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">snd_soc_unregister_codec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">client</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* machine i2c codec control layer */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_driver</span> <span class="n">aic3x_i2c_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;tlv320aic3x-codec&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>	<span class="o">=</span> <span class="n">aic3x_i2c_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">aic3x_i2c_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span> <span class="o">=</span> <span class="n">aic3x_i2c_id</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">aic3x_modinit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_add_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic3x_i2c_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Failed to register TLV320AIC3x I2C driver: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">aic3x_modinit</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">aic3x_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">i2c_del_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">aic3x_i2c_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">aic3x_exit</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ASoC TLV320AIC3X codec driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Vladimir Barinov&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
