# SystemVerilog
labs for learning System Verilog
