#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01312608 .scope module, "or_gate_tb" "or_gate_tb" 2 5;
 .timescale -9 -12;
v01313358_0 .var "a", 0 0;
v013133B0_0 .var "b", 0 0;
v01318258_0 .net "y", 0 0, L_013135E0; 1 drivers
S_01312690 .scope module, "uut" "or_gate" 2 10, 3 3, S_01312608;
 .timescale 0 0;
L_013135E0 .functor OR 1, v01313358_0, v013133B0_0, C4<0>, C4<0>;
v01312718_0 .net "a", 0 0, v01313358_0; 1 drivers
v013132A8_0 .net "b", 0 0, v013133B0_0; 1 drivers
v01313300_0 .alias "y", 0 0, v01318258_0;
    .scope S_01312690;
T_0 ;
    %vpi_call 3 7 "$display", "design done";
    %end;
    .thread T_0;
    .scope S_01312608;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "or_gate.vcd";
    %vpi_call 2 15 "$dumpvars", 1'sb0, S_01312608;
    %vpi_call 2 17 "$display", "applying inputs: ";
    %set/v v01313358_0, 0, 1;
    %set/v v013133B0_0, 0, 1;
    %delay 10000, 0;
    %set/v v01313358_0, 0, 1;
    %set/v v013133B0_0, 1, 1;
    %delay 10000, 0;
    %set/v v01313358_0, 1, 1;
    %set/v v013133B0_0, 0, 1;
    %delay 10000, 0;
    %set/v v01313358_0, 1, 1;
    %set/v v013133B0_0, 1, 1;
    %delay 10000, 0;
    %vpi_call 2 23 "$display", "simulation finish";
    %vpi_call 2 24 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "or_gate_tb.v";
    "or_gate.v";
