{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733142282548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733142282548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 13:24:42 2024 " "Processing started: Mon Dec 02 13:24:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733142282548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733142282548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map RAM -c RAM --generate_functional_sim_netlist " "Command: quartus_map RAM -c RAM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733142282548 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733142282875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-arc " "Found design unit 1: ram-arc" {  } { { "RAM.vhd" "" { Text "D:/VHDL/design of ram/RAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733142283375 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/VHDL/design of ram/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733142283375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733142283375 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733142283419 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram " "RAM logic \"ram\" is uninferred due to inappropriate RAM size" {  } { { "RAM.vhd" "ram" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1733142283473 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1733142283473 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~43\"" {  } { { "RAM.vhd" "ram~43" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~44\"" {  } { { "RAM.vhd" "ram~44" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~45\"" {  } { { "RAM.vhd" "ram~45" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~46\"" {  } { { "RAM.vhd" "ram~46" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~47\"" {  } { { "RAM.vhd" "ram~47" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~48\"" {  } { { "RAM.vhd" "ram~48" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~49\"" {  } { { "RAM.vhd" "ram~49" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ram~50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ram~50\"" {  } { { "RAM.vhd" "ram~50" { Text "D:/VHDL/design of ram/RAM.vhd" 14 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283491 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1733142283491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ram_rtl_0 " "Elaborated megafunction instantiation \"lpm_mux:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733142283544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ram_rtl_0 " "Instantiated megafunction \"lpm_mux:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733142283544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733142283544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733142283544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733142283544 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1733142283544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "D:/VHDL/design of ram/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733142283612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733142283612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733142283731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 13:24:43 2024 " "Processing ended: Mon Dec 02 13:24:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733142283731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733142283731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733142283731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733142283731 ""}
