vhdl xil_defaultlib  \
"../../../bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_fe52_psr0_0.vhd" \
"../../../bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_fe52_psr_aclk_0.vhd" \
"../../../bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_fe52_psr_aclk1_0.vhd" \
"../../../bd/riscv/ip/riscv_util_ds_buf_0_0/util_ds_buf.vhd" \
"../../../bd/riscv/ip/riscv_util_ds_buf_0_0/sim/riscv_util_ds_buf_0_0.vhd" \

nosort
