# ğŸ”§ Private Budget HPTT Build â€“ NiteFury + PCIe PLX M.2

> âš ï¸ Private project â€“ for educational and security research purposes only.  
> âŒ Not intended for production, resale, or public deployment.

## Overview

This repository documents a **budget HPTT (Hybrid PCIe Trace Tool)** build using:

- ğŸ¯ **NiteFury FPGA Board** (Xilinx Kintex-7)
- ğŸ”Œ **PCIe PLX M.2 Carrier Card** (for desktop interposer)
- ğŸ§  Custom Verilog Firmware & PCIe IP Core
- ğŸ” DMA Memory Access + Stealth NVMe Spoofing

### Goals

- ğŸ’¸ **Low-cost hardware-based DMA injection**
- ğŸ› ï¸ Designed for testing PCIe host behavior
- ğŸ­ Emulates legitimate NVMe endpoint
- ğŸ•µï¸ Stealth integration with real traffic (HPTT style)
- âœ… Passes DRVScan, no Device Manager errors

---

## ğŸ§± Hardware

| Component            | Details |
|----------------------|---------|
| FPGA Board           | [NiteFury](https://knjn.com/NiteFury.html) (Kintex-7 XC7K160T) |
| Carrier Interface    | PCIe M.2 PLX 8725/8747 adapter (x4/x8 bifurcation) |
| PSU (Optional)       | 5V DC via barrel jack or riser |
| PCIe Riser           | x4 or x8 flexible extender (optional) |
| Host PC              | Any PCIe Gen3/Gen4 compatible desktop (VMD off) |

---

## ğŸ’¾ Firmware Features

- âœ”ï¸ **PCIe Endpoint IP Core** (Xilinx Vivado)
- ğŸ§¬ 1:1 NVMe config space emulation (spoofed Samsung 980 Pro)
- ğŸ“¦ BAR-mapped DMA engine (PCILeech-compatible)
- ğŸ§© Optional stealth mode (invisible namespace)
- ğŸ›¡ï¸ MMIO activation trigger (for stealth or DMA mode)
- ğŸ›ï¸ Support for speedtest and DRVScan-safe enumeration

---

## ğŸ§° Tools Used

- ğŸ› ï¸ **Xilinx Vivado** 2020.2+
- ğŸ§  **Verilog HDL**
- ğŸ’‰ **PCILeech** (for testing)
- ğŸªŸ **Windows 10/11** (for host testing)
- ğŸ§ª **DRVScan / Ekknod tools** (for stealth validation)

---
