Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec  4 10:59:25 2020
| Host         : LAPTOP-JUUSF46K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.963        0.000                      0                 1312        0.055        0.000                      0                 1312        4.500        0.000                       0                   507  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.963        0.000                      0                 1312        0.055        0.000                      0                 1312        4.500        0.000                       0                   507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col3_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 2.866ns (37.279%)  route 4.822ns (62.721%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  gameCPU/game_alu/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.027    gameCPU/game_alu/zvn2_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.361 r  gameCPU/game_alu/zvn2_carry__2/O[1]
                         net (fo=2, routed)           0.535    10.895    gameCPU/game_controlunit/M_plyrscore_q_reg[15]_0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.303    11.198 f  gameCPU/game_controlunit/M_col1_q[13]_i_2/O
                         net (fo=6, routed)           1.005    12.203    gameCPU/game_controlunit/M_col1_q[13]_i_2_n_0
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.150    12.353 r  gameCPU/game_controlunit/M_col3_q[13]_i_1/O
                         net (fo=1, routed)           0.479    12.832    gameCPU/game_controlunit/M_col3_q[13]_i_1_n_0
    SLICE_X53Y50         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.443    14.847    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[13]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y50         FDSE (Setup_fdse_C_D)       -0.275    14.795    gameCPU/game_controlunit/M_col3_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col1_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 2.832ns (37.236%)  route 4.773ns (62.764%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  gameCPU/game_alu/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.027    gameCPU/game_alu/zvn2_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.361 r  gameCPU/game_alu/zvn2_carry__2/O[1]
                         net (fo=2, routed)           0.535    10.895    gameCPU/game_controlunit/M_plyrscore_q_reg[15]_0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.303    11.198 f  gameCPU/game_controlunit/M_col1_q[13]_i_2/O
                         net (fo=6, routed)           0.803    12.001    gameCPU/game_controlunit/M_col1_q[13]_i_2_n_0
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.116    12.117 r  gameCPU/game_controlunit/M_col1_q[13]_i_1/O
                         net (fo=1, routed)           0.632    12.749    gameCPU/game_controlunit/M_col1_q[13]_i_1_n_0
    SLICE_X50Y52         FDSE                                         r  gameCPU/game_controlunit/M_col1_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.443    14.847    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y52         FDSE                                         r  gameCPU/game_controlunit/M_col1_q_reg[13]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y52         FDSE (Setup_fdse_C_D)       -0.235    14.835    gameCPU/game_controlunit/M_col1_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col4_q_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.515ns  (logic 2.834ns (37.713%)  route 4.681ns (62.287%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  gameCPU/game_alu/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.027    gameCPU/game_alu/zvn2_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.361 r  gameCPU/game_alu/zvn2_carry__2/O[1]
                         net (fo=2, routed)           0.535    10.895    gameCPU/game_controlunit/M_plyrscore_q_reg[15]_0[1]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.303    11.198 f  gameCPU/game_controlunit/M_col1_q[13]_i_2/O
                         net (fo=6, routed)           0.960    12.158    gameCPU/game_controlunit/M_col1_q[13]_i_2_n_0
    SLICE_X53Y52         LUT2 (Prop_lut2_I1_O)        0.118    12.276 r  gameCPU/game_controlunit/M_col4_q[13]_i_1/O
                         net (fo=1, routed)           0.382    12.659    gameCPU/game_controlunit/M_col4_q[13]_i_1_n_0
    SLICE_X53Y52         FDSE                                         r  gameCPU/game_controlunit/M_col4_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.443    14.847    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X53Y52         FDSE                                         r  gameCPU/game_controlunit/M_col4_q_reg[13]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y52         FDSE (Setup_fdse_C_D)       -0.283    14.787    gameCPU/game_controlunit/M_col4_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col3_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 2.734ns (36.650%)  route 4.726ns (63.350%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.226 r  gameCPU/game_alu/zvn2_carry__1/O[3]
                         net (fo=2, routed)           0.333    10.558    gameCPU/game_controlunit/M_plyrscore_q_reg[11]_0[3]
    SLICE_X54Y55         LUT6 (Prop_lut6_I2_O)        0.306    10.864 f  gameCPU/game_controlunit/M_col1_q[11]_i_2/O
                         net (fo=6, routed)           0.934    11.798    gameCPU/game_controlunit/M_col1_q[11]_i_2_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I1_O)        0.150    11.948 r  gameCPU/game_controlunit/M_col3_q[11]_i_1/O
                         net (fo=1, routed)           0.656    12.604    gameCPU/game_controlunit/M_col3_q[11]_i_1_n_0
    SLICE_X51Y53         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442    14.846    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X51Y53         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[11]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y53         FDSE (Setup_fdse_C_D)       -0.271    14.798    gameCPU/game_controlunit/M_col3_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col2_q_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 2.770ns (37.146%)  route 4.687ns (62.854%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  gameCPU/game_alu/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.027    gameCPU/game_alu/zvn2_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.266 r  gameCPU/game_alu/zvn2_carry__2/O[2]
                         net (fo=2, routed)           0.378    10.643    gameCPU/game_controlunit/M_plyrscore_q_reg[15]_0[2]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.302    10.945 f  gameCPU/game_controlunit/M_col1_q[14]_i_3/O
                         net (fo=6, routed)           0.997    11.942    gameCPU/game_controlunit/M_col1_q[14]_i_3_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.150    12.092 r  gameCPU/game_controlunit/M_col2_q[14]_i_2/O
                         net (fo=1, routed)           0.509    12.601    gameCPU/game_controlunit/M_col2_q[14]_i_2_n_0
    SLICE_X49Y52         FDSE                                         r  gameCPU/game_controlunit/M_col2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442    14.846    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X49Y52         FDSE                                         r  gameCPU/game_controlunit/M_col2_q_reg[14]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X49Y52         FDSE (Setup_fdse_C_D)       -0.271    14.798    gameCPU/game_controlunit/M_col2_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col1_q_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.770ns (37.321%)  route 4.652ns (62.679%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  gameCPU/game_alu/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.027    gameCPU/game_alu/zvn2_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.266 r  gameCPU/game_alu/zvn2_carry__2/O[2]
                         net (fo=2, routed)           0.378    10.643    gameCPU/game_controlunit/M_plyrscore_q_reg[15]_0[2]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.302    10.945 f  gameCPU/game_controlunit/M_col1_q[14]_i_3/O
                         net (fo=6, routed)           0.994    11.939    gameCPU/game_controlunit/M_col1_q[14]_i_3_n_0
    SLICE_X50Y53         LUT2 (Prop_lut2_I1_O)        0.150    12.089 r  gameCPU/game_controlunit/M_col1_q[14]_i_2/O
                         net (fo=1, routed)           0.477    12.566    gameCPU/game_controlunit/M_col1_q[14]_i_2_n_0
    SLICE_X50Y52         FDSE                                         r  gameCPU/game_controlunit/M_col1_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.443    14.847    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X50Y52         FDSE                                         r  gameCPU/game_controlunit/M_col1_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y52         FDSE (Setup_fdse_C_D)       -0.269    14.801    gameCPU/game_controlunit/M_col1_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col3_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.721ns (36.685%)  route 4.696ns (63.315%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.247 r  gameCPU/game_alu/zvn2_carry__1/O[1]
                         net (fo=2, routed)           0.586    10.833    gameCPU/game_controlunit/M_plyrscore_q_reg[11]_0[1]
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.303    11.136 f  gameCPU/game_controlunit/M_col1_q[9]_i_2/O
                         net (fo=6, routed)           0.924    12.060    gameCPU/game_controlunit/M_col1_q[9]_i_2_n_0
    SLICE_X51Y53         LUT2 (Prop_lut2_I1_O)        0.119    12.179 r  gameCPU/game_controlunit/M_col3_q[9]_i_1/O
                         net (fo=1, routed)           0.383    12.561    gameCPU/game_controlunit/M_col3_q[9]_i_1_n_0
    SLICE_X51Y53         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442    14.846    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X51Y53         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[9]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y53         FDSE (Setup_fdse_C_D)       -0.266    14.803    gameCPU/game_controlunit/M_col3_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col3_q_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.772ns (37.590%)  route 4.602ns (62.409%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.027 r  gameCPU/game_alu/zvn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.027    gameCPU/game_alu/zvn2_carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.266 r  gameCPU/game_alu/zvn2_carry__2/O[2]
                         net (fo=2, routed)           0.378    10.643    gameCPU/game_controlunit/M_plyrscore_q_reg[15]_0[2]
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.302    10.945 f  gameCPU/game_controlunit/M_col1_q[14]_i_3/O
                         net (fo=6, routed)           0.904    11.849    gameCPU/game_controlunit/M_col1_q[14]_i_3_n_0
    SLICE_X53Y53         LUT2 (Prop_lut2_I1_O)        0.152    12.001 r  gameCPU/game_controlunit/M_col3_q[14]_i_2/O
                         net (fo=1, routed)           0.517    12.518    gameCPU/game_controlunit/M_col3_q[14]_i_2_n_0
    SLICE_X51Y53         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442    14.846    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X51Y53         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[14]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X51Y53         FDSE (Setup_fdse_C_D)       -0.289    14.780    gameCPU/game_controlunit/M_col3_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col4_q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.402ns  (logic 2.718ns (36.720%)  route 4.684ns (63.280%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.799 r  gameCPU/game_alu/zvn2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.799    gameCPU/game_alu/zvn2_carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.913 r  gameCPU/game_alu/zvn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.913    gameCPU/game_alu/zvn2_carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.247 r  gameCPU/game_alu/zvn2_carry__1/O[1]
                         net (fo=2, routed)           0.586    10.833    gameCPU/game_controlunit/M_plyrscore_q_reg[11]_0[1]
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.303    11.136 f  gameCPU/game_controlunit/M_col1_q[9]_i_2/O
                         net (fo=6, routed)           0.744    11.879    gameCPU/game_controlunit/M_col1_q[9]_i_2_n_0
    SLICE_X54Y52         LUT2 (Prop_lut2_I1_O)        0.116    11.995 r  gameCPU/game_controlunit/M_col4_q[9]_i_1/O
                         net (fo=1, routed)           0.551    12.546    gameCPU/game_controlunit/M_col4_q[9]_i_1_n_0
    SLICE_X53Y52         FDSE                                         r  gameCPU/game_controlunit/M_col4_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.443    14.847    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X53Y52         FDSE                                         r  gameCPU/game_controlunit/M_col4_q_reg[9]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X53Y52         FDSE (Setup_fdse_C_D)       -0.244    14.826    gameCPU/game_controlunit/M_col4_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col3_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 2.164ns (29.543%)  route 5.161ns (70.457%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.560     5.144    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[11]/Q
                         net (fo=35, routed)          1.050     6.712    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[11]
    SLICE_X52Y50         LUT4 (Prop_lut4_I0_O)        0.146     6.858 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_6/O
                         net (fo=3, routed)           0.922     7.780    gameCPU/game_controlunit/M_plyrscore_q[15]_i_6_n_0
    SLICE_X58Y50         LUT5 (Prop_lut5_I0_O)        0.323     8.103 f  gameCPU/game_controlunit/M_plyrscore_q[15]_i_5/O
                         net (fo=5, routed)           0.832     8.935    gameCPU/game_controlunit/M_plyrscore_q[15]_i_5_n_0
    SLICE_X57Y54         LUT5 (Prop_lut5_I4_O)        0.332     9.267 r  gameCPU/game_controlunit/zvn2_carry_i_5/O
                         net (fo=1, routed)           0.000     9.267    gameCPU/game_alu/S[0]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.691 r  gameCPU/game_alu/zvn2_carry/O[1]
                         net (fo=2, routed)           0.736    10.426    gameCPU/game_controlunit/O[1]
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.303    10.729 f  gameCPU/game_controlunit/M_col1_q[1]_i_2/O
                         net (fo=6, routed)           0.870    11.599    gameCPU/game_controlunit/M_col1_q[1]_i_2_n_0
    SLICE_X53Y50         LUT2 (Prop_lut2_I1_O)        0.118    11.717 r  gameCPU/game_controlunit/M_col3_q[1]_i_1/O
                         net (fo=1, routed)           0.752    12.469    gameCPU/game_controlunit/M_col3_q[1]_i_1_n_0
    SLICE_X51Y50         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.443    14.847    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X51Y50         FDSE                                         r  gameCPU/game_controlunit/M_col3_q_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X51Y50         FDSE (Setup_fdse_C_D)       -0.269    14.801    gameCPU/game_controlunit/M_col3_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.648%)  route 0.183ns (55.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.569     1.513    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[26]/Q
                         net (fo=5, routed)           0.183     1.844    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[26]
    SLICE_X56Y50         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.835     2.025    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[27]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.010     1.790    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 col_5_led/M_rst_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_5_led/M_rst_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.661%)  route 0.127ns (26.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.540    col_5_led/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  col_5_led/M_rst_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  col_5_led/M_rst_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.126     1.807    col_5_led/M_rst_ctr_q_reg[11]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.967 r  col_5_led/M_rst_ctr_q_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.968    col_5_led/M_rst_ctr_q_reg[8]_i_1__4_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.022 r  col_5_led/M_rst_ctr_q_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.022    col_5_led/M_rst_ctr_q_reg[12]_i_1__4_n_7
    SLICE_X65Y50         FDRE                                         r  col_5_led/M_rst_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     2.054    col_5_led/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  col_5_led/M_rst_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    col_5_led/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 col_0_led/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_0_led/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.563     1.507    col_0_led/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  col_0_led/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  col_0_led/M_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.079     1.727    col_0_led/M_ctr_q[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  col_0_led/M_ctr_q[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.772    col_0_led/M_ctr_q[4]_i_1__6_n_0
    SLICE_X52Y59         FDRE                                         r  col_0_led/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.833     2.023    col_0_led/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  col_0_led/M_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.120     1.640    col_0_led/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 detectReset/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.569     1.513    detectReset/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  detectReset/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  detectReset/M_last_q_reg/Q
                         net (fo=2, routed)           0.091     1.745    gameCPU/game_controlunit/M_last_q
    SLICE_X56Y49         LUT4 (Prop_lut4_I1_O)        0.048     1.793 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.793    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q[23]_i_1_n_0
    SLICE_X56Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.838     2.028    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.131     1.657    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gameCPU/game_controlunit/M_col5_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_alu_inputA_q_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.564     1.508    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y54         FDSE                                         r  gameCPU/game_controlunit/M_col5_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  gameCPU/game_controlunit/M_col5_q_reg[11]/Q
                         net (fo=1, routed)           0.087     1.736    gameCPU/game_controlunit/M_gameCPU_map4_led[11]
    SLICE_X54Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  gameCPU/game_controlunit/M_alu_inputA_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.781    gameCPU/game_controlunit/M_alu_inputA_q[11]_i_1_n_0
    SLICE_X54Y54         FDSE                                         r  gameCPU/game_controlunit/M_alu_inputA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.834     2.024    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y54         FDSE                                         r  gameCPU/game_controlunit/M_alu_inputA_q_reg[11]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y54         FDSE (Hold_fdse_C_D)         0.120     1.641    gameCPU/game_controlunit/M_alu_inputA_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 detectReset/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.569     1.513    detectReset/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  detectReset/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  detectReset/M_last_q_reg/Q
                         net (fo=2, routed)           0.091     1.745    gameCPU/game_controlunit/M_last_q
    SLICE_X56Y49         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q[1]_i_1_n_0
    SLICE_X56Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.838     2.028    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.121     1.647    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 col_0_led/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_0_led/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.563     1.507    col_0_led/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  col_0_led/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  col_0_led/M_bit_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.102     1.750    col_0_led/M_bit_ctr_q[2]
    SLICE_X54Y58         LUT5 (Prop_lut5_I2_O)        0.048     1.798 r  col_0_led/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.798    col_0_led/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X54Y58         FDRE                                         r  col_0_led/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.833     2.023    col_0_led/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  col_0_led/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.131     1.651    col_0_led/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 col_0_led/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_0_led/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.563     1.507    col_0_led/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  col_0_led/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  col_0_led/M_bit_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.102     1.750    col_0_led/M_bit_ctr_q[2]
    SLICE_X54Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  col_0_led/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    col_0_led/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  col_0_led/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.833     2.023    col_0_led/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  col_0_led/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.504     1.520    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.121     1.641    col_0_led/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_plyrscore_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.914%)  route 0.315ns (60.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.567     1.511    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[25]/Q
                         net (fo=31, routed)          0.315     1.989    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[25]
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.034 r  gameCPU/game_controlunit/M_plyrscore_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.034    gameCPU/game_controlunit/M_plyrscore_q[2]_i_1_n_0
    SLICE_X57Y52         FDRE                                         r  gameCPU/game_controlunit/M_plyrscore_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.835     2.025    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  gameCPU/game_controlunit/M_plyrscore_q_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.091     1.871    gameCPU/game_controlunit/M_plyrscore_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameCPU/game_controlunit/M_col4_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.247ns (45.779%)  route 0.293ns (54.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.569     1.513    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.148     1.661 r  gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]/Q
                         net (fo=41, routed)          0.293     1.953    gameCPU/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[23]
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.099     2.052 r  gameCPU/game_controlunit/M_col4_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.052    gameCPU/game_controlunit/M_col4_q[2]_i_1_n_0
    SLICE_X55Y50         FDRE                                         r  gameCPU/game_controlunit/M_col4_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.835     2.025    gameCPU/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  gameCPU/game_controlunit/M_col4_q_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.091     1.871    gameCPU/game_controlunit/M_col4_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   col_0_led/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   col_0_led/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   col_0_led/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   col_0_led/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   col_0_led/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y56   col_1_led/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   col_1_led/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   col_1_led/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   col_1_led/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   col_3_led/M_rst_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   col_3_led/M_rst_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   col_3_led/M_rst_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   col_5_led/M_rst_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y49   col_5_led/M_rst_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   col_5_led/M_rst_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   col_5_led/M_rst_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y47   col_5_led/M_rst_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   col_5_led/M_rst_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y48   col_5_led/M_rst_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y47   col_3_led/M_pixel_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   col_3_led/M_pixel_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   col_3_led/M_pixel_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   col_3_led/M_rst_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   col_3_led/M_rst_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y48   col_3_led/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   col_4_led/M_rst_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   col_4_led/M_rst_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y55   col_4_led/M_rst_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y53   col_4_led/M_rst_ctr_q_reg[4]/C



