$date
  Thu May 18 21:00:22 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sr_latch_tb $end
$var reg 1 ! s $end
$var reg 1 " r $end
$var reg 1 # q $end
$var reg 1 $ nq $end
$var reg 1 % test $end
$scope module srlatch $end
$var reg 1 & s $end
$var reg 1 ' r $end
$var reg 1 ( q $end
$var reg 1 ) not_q $end
$var reg 1 * q1 $end
$var reg 1 + q2 $end
$scope module snor $end
$var reg 1 , input1 $end
$var reg 1 - input2 $end
$var reg 1 . nor_result $end
$var reg 1 / nor_gate $end
$upscope $end
$scope module rnor $end
$var reg 1 0 input1 $end
$var reg 1 1 input2 $end
$var reg 1 2 nor_result $end
$var reg 1 3 nor_gate $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
0#
0$
U%
1&
1'
0(
0)
0*
0+
1,
0-
0.
0/
10
01
02
03
