Created by PCM: 9/25/104
Empty design C:\FNDTN\ACTIVE\PROJECTS\TEST\test.XNF created: 9/25/104 [0.0.45].
Document c:\fndtn\active\projects\test\test.v added: 1/1/100 [0.3.26].
'c:\fndtn\active\projects\test\test.v' saved on 00/01/01 00:04
'c:\fndtn\active\projects\test\test.v' saved on 00/01/01 00:04
'c:\fndtn\active\projects\test\test.v' saved on 00/01/01 00:05
Implementation ver1 updated: 1/1/100 [0.6.55].
Entity test, non optimized chip, file c:\fndtn\active\projects\test\test.v.Implementation ver1 updated: 1/1/100 [0.6.56].
Entity test, optimized chip ver1-Optimized, file c:\fndtn\active\projects\test\test.v.Implementation ver1 updated: 1/1/100 [0.6.57].
Entity test, optimized chip ver1-Optimized, file c:\fndtn\active\projects\test\test.v.'c:\fndtn\active\projects\test\test.v' saved on 00/01/01 00:11
Implementation ver1 updated: 1/1/100 [0.12.18].
Entity test, non optimized chip, file c:\fndtn\active\projects\test\test.v.Implementation ver1 updated: 1/1/100 [0.12.22].
Entity test, optimized chip ver1-Optimized, file c:\fndtn\active\projects\test\test.v.Implementation ver1 updated: 1/1/100 [0.17.53].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 1/1/100 [0.17.57].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 02:54
'c:\unicone\fpga\test\test.v' saved on 00/09/26 02:54
Implementation ver1 updated: 9/26/100 [2.55.0].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [2.55.6].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:26
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:26
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:27
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:28
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:28
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:28
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:29
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:29
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:29
Implementation ver1 updated: 9/26/100 [3.29.46].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:30
Implementation ver1 updated: 9/26/100 [3.30.33].
Entity pwm16, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [3.30.37].
Entity pwm16, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [3.31.53].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:33
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:36
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:36
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:36
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:37
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:44
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:44
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:45
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:48
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:48
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:48
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:51
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:53
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:53
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:56
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:57
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:57
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:57
'c:\unicone\fpga\test\test.v' saved on 00/09/26 03:59
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:00
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:01
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:01
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:07
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:09
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:10
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:10
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:13
Implementation ver1 updated: 9/26/100 [4.13.54].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [4.13.56].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [4.15.56].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [4.16.0].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:16
Implementation ver1 updated: 9/26/100 [4.17.1].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [4.17.8].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:19
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:20
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:29
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:48
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:49
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:54
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:54
'c:\unicone\fpga\test\test.v' saved on 00/09/26 04:56
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:05
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:05
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:05
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:09
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:10
Implementation ver1 updated: 9/26/100 [5.10.49].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [5.10.57].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:12
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:15
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:15
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:15
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:21
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:21
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:21
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:22
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:23
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:25
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:26
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:35
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:36
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:36
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:38
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:47
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:47
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:53
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:54
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:55
'c:\unicone\fpga\test\test.v' saved on 00/09/26 05:55
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:08
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:15
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:15
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:16
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:16
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:16
Implementation ver1 updated: 9/26/100 [6.17.17].
Entity i2c_slave, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.17.25].
Entity i2c_slave, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.17.26].
Entity i2c_slave, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.21.51].
Entity i2c_slave, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.22.0].
Entity i2c_slave, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.22.0].
Entity i2c_slave, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:22
Implementation ver1 updated: 9/26/100 [6.22.53].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.23.2].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.23.3].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:25
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:25
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:25
Implementation ver1 updated: 9/26/100 [6.26.30].
Entity test, non optimized chip, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.26.46].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.Implementation ver1 updated: 9/26/100 [6.26.46].
Entity test, optimized chip ver1-Optimized, file c:\unicone\fpga\test\test.v.'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:35
'c:\unicone\fpga\test\test.v' saved on 00/09/26 06:35
