<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2'" level="0">
<item name = "Date">Tue Apr 30 21:48:04 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Principal_Component_Analysis.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.400 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_277_1_VITIS_LOOP_278_2">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 363, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 168, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U88">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln277_1_fu_116_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln277_fu_128_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln278_fu_187_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln280_1_fu_181_p2">+, 0, 0, 19, 8, 8</column>
<column name="sub_ln280_fu_171_p2">-, 0, 0, 19, 8, 8</column>
<column name="icmp_ln277_fu_111_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln278_fu_134_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln277_1_fu_147_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln277_fu_139_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_40">9, 2, 32, 64</column>
<column name="indvar_flatten_fu_44">9, 2, 64, 128</column>
<column name="j_fu_36">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln280_1_reg_273">8, 0, 8, 0</column>
<column name="add_ln280_1_reg_273_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_fu_40">32, 0, 32, 0</column>
<column name="indvar_flatten_fu_44">64, 0, 64, 0</column>
<column name="j_fu_36">32, 0, 32, 0</column>
<column name="trunc_ln280_1_reg_268">8, 0, 8, 0</column>
<column name="trunc_ln280_1_reg_268_pp0_iter2_reg">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2, return value</column>
<column name="mul_ln31">in, 64, ap_none, mul_ln31, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="empty">in, 8, ap_none, empty, scalar</column>
<column name="covMatrix_address0">out, 8, ap_memory, covMatrix, array</column>
<column name="covMatrix_ce0">out, 1, ap_memory, covMatrix, array</column>
<column name="covMatrix_q0">in, 64, ap_memory, covMatrix, array</column>
<column name="standarisedData_address0">out, 8, ap_memory, standarisedData, array</column>
<column name="standarisedData_ce0">out, 1, ap_memory, standarisedData, array</column>
<column name="standarisedData_we0">out, 1, ap_memory, standarisedData, array</column>
<column name="standarisedData_d0">out, 64, ap_memory, standarisedData, array</column>
</table>
</item>
</section>
</profile>
