/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [35:0] celloutsig_0_5z;
  reg [2:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [50:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[129] & celloutsig_1_3z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z & celloutsig_0_11z[4]);
  assign celloutsig_0_0z = ~in_data[81];
  assign celloutsig_0_6z = ~celloutsig_0_3z;
  assign celloutsig_0_10z = ~celloutsig_0_1z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[155] | in_data[188]) & (in_data[119] | in_data[119]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[2] | in_data[185]) & (celloutsig_1_0z | celloutsig_1_2z[4]));
  assign celloutsig_1_7z = celloutsig_1_1z | ~(celloutsig_1_4z);
  assign celloutsig_0_1z = in_data[54] | ~(celloutsig_0_0z);
  assign celloutsig_0_61z = celloutsig_0_14z ^ celloutsig_0_23z;
  assign celloutsig_1_10z = celloutsig_1_5z ^ in_data[132];
  assign celloutsig_1_11z = celloutsig_1_4z ^ celloutsig_1_10z;
  assign celloutsig_1_16z = celloutsig_1_7z ^ celloutsig_1_1z;
  assign celloutsig_0_23z = celloutsig_0_2z ^ celloutsig_0_9z[26];
  assign celloutsig_0_7z = celloutsig_0_5z[21:0] & in_data[28:7];
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z } / { 1'h1, celloutsig_1_9z[8:6], celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_7z[14:0], celloutsig_0_2z } == { in_data[63:51], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[190:189], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } && { in_data[119:114], celloutsig_1_3z };
  assign celloutsig_1_4z = ! { in_data[182:180], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[30:29], celloutsig_0_1z, celloutsig_0_1z } || in_data[27:24];
  assign celloutsig_1_15z = { celloutsig_1_13z[3:2], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z } % { 1'h1, celloutsig_1_12z[12:4] };
  assign celloutsig_0_5z = celloutsig_0_1z ? { in_data[39:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z } : in_data[36:1];
  assign celloutsig_1_19z = in_data[118] ? { celloutsig_1_12z[15], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_17z } : { in_data[152:146], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = celloutsig_0_7z[3] ? { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z[21:4], 1'h1, celloutsig_0_7z[2:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_7z[21:4], 1'h1, celloutsig_0_7z[2:0] } : { celloutsig_0_5z[14:6], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_17z = in_data[61] ? { celloutsig_0_9z[35:32], celloutsig_0_1z } : in_data[22:18];
  assign celloutsig_1_1z = { in_data[134:127], celloutsig_1_0z } != in_data[124:116];
  assign celloutsig_0_4z = in_data[69:55] !== { in_data[52:46], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = ~ { celloutsig_1_15z[7:2], celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z } | { celloutsig_1_2z[3], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[177:166], celloutsig_1_5z } | { celloutsig_1_2z[3], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_8z } | celloutsig_1_9z[12:8];
  assign celloutsig_0_11z = { celloutsig_0_9z[17:14], celloutsig_0_8z } | { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_11z } ~^ { in_data[118:103], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_60z = 3'h0;
    else if (clkin_data[64]) celloutsig_0_60z = { celloutsig_0_17z[1:0], celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[96]) celloutsig_1_2z = in_data[132:128];
  assign { out_data[139:128], out_data[104:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
