# compile vhdl design source files
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/hdl/lockin.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_dds_compiler_0_1/sim/lockin_dds_compiler_0_1.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_mult_gen_0_0/sim/lockin_mult_gen_0_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_mult_gen_1_0/sim/lockin_mult_gen_1_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_fir_compiler_0_0/sim/lockin_fir_compiler_0_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_fir_compiler_1_0/sim/lockin_fir_compiler_1_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_mult_gen_2_0/sim/lockin_mult_gen_2_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_mult_gen_3_0/sim/lockin_mult_gen_3_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_mult_gen_4_0/sim/lockin_mult_gen_4_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sources_1/bd/lockin/ip/lockin_dds_compiler_0_0/sim/lockin_dds_compiler_0_0.vhd"
vhdl xil_defaultlib  "../../../lockin.srcs/sim_1/new/filter_tb.vhd"

# Do not sort compile order
nosort
