Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Jun  7 16:50:55 2022
| Host         : DESKTOP-1HK4S49 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Parametric_Top_timing_summary_routed.rpt -pb Parametric_Top_timing_summary_routed.pb -rpx Parametric_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Parametric_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               8           
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     73.688        0.000                      0                 4833        0.036        0.000                      0                 4833       40.680        0.000                       0                  1837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        73.688        0.000                      0                 4833        0.036        0.000                      0                 4833       40.680        0.000                       0                  1837  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       73.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             73.688ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 1.507ns (16.690%)  route 7.522ns (83.310%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.531    14.144    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.438    88.133    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[0]/C
                         clock pessimism              0.259    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    87.833    Trans2_inst/r_rising_counter5_reg[0]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 73.688    

Slack (MET) :             73.688ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 1.507ns (16.690%)  route 7.522ns (83.310%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.531    14.144    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.438    88.133    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[1]/C
                         clock pessimism              0.259    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    87.833    Trans2_inst/r_rising_counter5_reg[1]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 73.688    

Slack (MET) :             73.688ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 1.507ns (16.690%)  route 7.522ns (83.310%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.531    14.144    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.438    88.133    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[2]/C
                         clock pessimism              0.259    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    87.833    Trans2_inst/r_rising_counter5_reg[2]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 73.688    

Slack (MET) :             73.688ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 1.507ns (16.690%)  route 7.522ns (83.310%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.531    14.144    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.438    88.133    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[3]/C
                         clock pessimism              0.259    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    87.833    Trans2_inst/r_rising_counter5_reg[3]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                 73.688    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.507ns (16.720%)  route 7.506ns (83.280%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.515    14.128    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.435    88.130    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[10]/C
                         clock pessimism              0.259    88.389    
                         clock uncertainty           -0.035    88.354    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.524    87.830    Trans2_inst/r_rising_counter5_reg[10]
  -------------------------------------------------------------------
                         required time                         87.830    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.507ns (16.720%)  route 7.506ns (83.280%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.515    14.128    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.435    88.130    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[11]/C
                         clock pessimism              0.259    88.389    
                         clock uncertainty           -0.035    88.354    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.524    87.830    Trans2_inst/r_rising_counter5_reg[11]
  -------------------------------------------------------------------
                         required time                         87.830    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.507ns (16.720%)  route 7.506ns (83.280%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.515    14.128    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.435    88.130    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[8]/C
                         clock pessimism              0.259    88.389    
                         clock uncertainty           -0.035    88.354    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.524    87.830    Trans2_inst/r_rising_counter5_reg[8]
  -------------------------------------------------------------------
                         required time                         87.830    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.702ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.507ns (16.720%)  route 7.506ns (83.280%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.515    14.128    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.435    88.130    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[9]/C
                         clock pessimism              0.259    88.389    
                         clock uncertainty           -0.035    88.354    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.524    87.830    Trans2_inst/r_rising_counter5_reg[9]
  -------------------------------------------------------------------
                         required time                         87.830    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 73.702    

Slack (MET) :             73.835ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.507ns (16.967%)  route 7.375ns (83.033%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.384    13.997    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y23         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.437    88.132    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[4]/C
                         clock pessimism              0.259    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    87.832    Trans2_inst/r_rising_counter5_reg[4]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                 73.835    

Slack (MET) :             73.835ns  (required time - arrival time)
  Source:                 Trans2_inst/r_mult_match_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans2_inst/r_rising_counter5_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.882ns  (logic 1.507ns (16.967%)  route 7.375ns (83.033%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.571     5.115    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  Trans2_inst/r_mult_match_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     5.633 r  Trans2_inst/r_mult_match_reg[6]/Q
                         net (fo=80, routed)          6.414    12.047    Trans2_inst/r_mult_match_reg[6]_0
    SLICE_X56Y22         LUT4 (Prop_lut4_I3_O)        0.124    12.171 r  Trans2_inst/r_rising_counter5[0]_i_17__0/O
                         net (fo=1, routed)           0.000    12.171    Trans2_inst/r_rising_counter5[0]_i_17__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.547 r  Trans2_inst/r_rising_counter5_reg[0]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    12.547    Trans2_inst/r_rising_counter5_reg[0]_i_7__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.704 r  Trans2_inst/r_rising_counter5_reg[0]_i_4__0/CO[1]
                         net (fo=1, routed)           0.577    13.281    Trans2_inst/r_rising_counter5_reg[0]_i_4__0_n_2
    SLICE_X57Y23         LUT2 (Prop_lut2_I0_O)        0.332    13.613 r  Trans2_inst/r_rising_counter5[0]_i_1__0/O
                         net (fo=13, routed)          0.384    13.997    Trans2_inst/r_rising_counter5[0]_i_1__0_n_0
    SLICE_X54Y23         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.437    88.132    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  Trans2_inst/r_rising_counter5_reg[5]/C
                         clock pessimism              0.259    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    87.832    Trans2_inst/r_rising_counter5_reg[5]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -13.997    
  -------------------------------------------------------------------
                         slack                                 73.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Trans3_inst/r_rs9_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans3_inst/r_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.626%)  route 0.205ns (52.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.562     1.466    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X31Y41         FDRE                                         r  Trans3_inst/r_rs9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Trans3_inst/r_rs9_reg/Q
                         net (fo=1, routed)           0.205     1.811    Trans3_inst/r_rs9
    SLICE_X37Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  Trans3_inst/r_r20/O
                         net (fo=1, routed)           0.000     1.856    Trans3_inst/r_r20__0
    SLICE_X37Y41         FDRE                                         r  Trans3_inst/r_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.831     1.980    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  Trans3_inst/r_r2_reg/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.091     1.821    Trans3_inst/r_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Trans6_inst/r_rising_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_rising_counter5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.567     1.471    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  Trans6_inst/r_rising_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Trans6_inst/r_rising_counter5_reg[3]/Q
                         net (fo=5, routed)           0.120     1.732    Trans6_inst/r_rising_counter5_reg[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  Trans6_inst/r_rising_counter5_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    Trans6_inst/r_rising_counter5_reg[0]_i_3__4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.947 r  Trans6_inst/r_rising_counter5_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.947    Trans6_inst/r_rising_counter5_reg[4]_i_1__4_n_7
    SLICE_X51Y50         FDRE                                         r  Trans6_inst/r_rising_counter5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.835     1.985    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  Trans6_inst/r_rising_counter5_reg[4]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.845    Trans6_inst/r_rising_counter5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Trans6_inst/r_falling_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_falling_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.596     1.500    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  Trans6_inst/r_falling_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Trans6_inst/r_falling_counter_reg[6]/Q
                         net (fo=4, routed)           0.139     1.802    Trans6_inst/r_falling_counter_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  Trans6_inst/r_falling_counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.959    Trans6_inst/r_falling_counter_reg[4]_i_1__4_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.012 r  Trans6_inst/r_falling_counter_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.012    Trans6_inst/r_falling_counter_reg[8]_i_1__4_n_7
    SLICE_X64Y50         FDRE                                         r  Trans6_inst/r_falling_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.864     2.014    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  Trans6_inst/r_falling_counter_reg[8]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.903    Trans6_inst/r_falling_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Trans3_inst/r_rs1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans3_inst/r_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.867%)  route 0.281ns (60.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.562     1.466    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  Trans3_inst/r_rs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Trans3_inst/r_rs1_reg/Q
                         net (fo=1, routed)           0.281     1.887    Trans3_inst/r_rs1
    SLICE_X37Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  Trans3_inst/r_r10/O
                         net (fo=1, routed)           0.000     1.932    Trans3_inst/r_r10__0
    SLICE_X37Y40         FDRE                                         r  Trans3_inst/r_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.831     1.980    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Trans3_inst/r_r1_reg/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092     1.822    Trans3_inst/r_r1_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Trans6_inst/r_rising_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_rising_counter5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.567     1.471    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  Trans6_inst/r_rising_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Trans6_inst/r_rising_counter5_reg[3]/Q
                         net (fo=5, routed)           0.120     1.732    Trans6_inst/r_rising_counter5_reg[3]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.892 r  Trans6_inst/r_rising_counter5_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.893    Trans6_inst/r_rising_counter5_reg[0]_i_3__4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.958 r  Trans6_inst/r_rising_counter5_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.958    Trans6_inst/r_rising_counter5_reg[4]_i_1__4_n_5
    SLICE_X51Y50         FDRE                                         r  Trans6_inst/r_rising_counter5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.835     1.985    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  Trans6_inst/r_rising_counter5_reg[6]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.845    Trans6_inst/r_rising_counter5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Trans6_inst/r_rising_counter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_rising_counter3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.716%)  route 0.133ns (27.284%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.569     1.473    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  Trans6_inst/r_rising_counter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Trans6_inst/r_rising_counter3_reg[3]/Q
                         net (fo=6, routed)           0.133     1.746    Trans6_inst/r_rising_counter3_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  Trans6_inst/r_rising_counter3_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.907    Trans6_inst/r_rising_counter3_reg[0]_i_3__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Trans6_inst/r_rising_counter3_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.961    Trans6_inst/r_rising_counter3_reg[4]_i_1__4_n_7
    SLICE_X57Y50         FDRE                                         r  Trans6_inst/r_rising_counter3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.835     1.985    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  Trans6_inst/r_rising_counter3_reg[4]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.845    Trans6_inst/r_rising_counter3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Trans6_inst/r_falling_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_falling_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.596     1.500    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  Trans6_inst/r_falling_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Trans6_inst/r_falling_counter_reg[6]/Q
                         net (fo=4, routed)           0.139     1.802    Trans6_inst/r_falling_counter_reg[6]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.958 r  Trans6_inst/r_falling_counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.959    Trans6_inst/r_falling_counter_reg[4]_i_1__4_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.025 r  Trans6_inst/r_falling_counter_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.025    Trans6_inst/r_falling_counter_reg[8]_i_1__4_n_5
    SLICE_X64Y50         FDRE                                         r  Trans6_inst/r_falling_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.864     2.014    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  Trans6_inst/r_falling_counter_reg[10]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.903    Trans6_inst/r_falling_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Trans6_inst/r_rising_counter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_rising_counter3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.318%)  route 0.133ns (26.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.569     1.473    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  Trans6_inst/r_rising_counter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Trans6_inst/r_rising_counter3_reg[3]/Q
                         net (fo=6, routed)           0.133     1.746    Trans6_inst/r_rising_counter3_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.906 r  Trans6_inst/r_rising_counter3_reg[0]_i_3__4/CO[3]
                         net (fo=1, routed)           0.001     1.907    Trans6_inst/r_rising_counter3_reg[0]_i_3__4_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  Trans6_inst/r_rising_counter3_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.972    Trans6_inst/r_rising_counter3_reg[4]_i_1__4_n_5
    SLICE_X57Y50         FDRE                                         r  Trans6_inst/r_rising_counter3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.835     1.985    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  Trans6_inst/r_rising_counter3_reg[6]/C
                         clock pessimism             -0.245     1.740    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.845    Trans6_inst/r_rising_counter3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Trans3_inst/r_falling_counter10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans3_inst/r_falling_counter10_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.355ns (70.945%)  route 0.145ns (29.055%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.565     1.469    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  Trans3_inst/r_falling_counter10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Trans3_inst/r_falling_counter10_reg[2]/Q
                         net (fo=4, routed)           0.145     1.754    Trans3_inst/r_falling_counter10_reg[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.914 r  Trans3_inst/r_falling_counter10_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.915    Trans3_inst/r_falling_counter10_reg[0]_i_3__1_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.969 r  Trans3_inst/r_falling_counter10_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.969    Trans3_inst/r_falling_counter10_reg[4]_i_1__1_n_7
    SLICE_X44Y50         FDRE                                         r  Trans3_inst/r_falling_counter10_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.833     1.982    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  Trans3_inst/r_falling_counter10_reg[4]/C
                         clock pessimism             -0.245     1.737    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    Trans3_inst/r_falling_counter10_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Trans6_inst/r_rising_counter2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Trans6_inst/r_rising_counter2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.595     1.499    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  Trans6_inst/r_rising_counter2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Trans6_inst/r_rising_counter2_reg[6]/Q
                         net (fo=4, routed)           0.146     1.785    Trans6_inst/r_rising_counter2_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  Trans6_inst/r_rising_counter2_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.946    Trans6_inst/r_rising_counter2_reg[4]_i_1__4_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  Trans6_inst/r_rising_counter2_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.000    Trans6_inst/r_rising_counter2_reg[8]_i_1__4_n_7
    SLICE_X58Y50         FDRE                                         r  Trans6_inst/r_rising_counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.863     2.012    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  Trans6_inst/r_rising_counter2_reg[8]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.872    Trans6_inst/r_rising_counter2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         83.330      79.330     XADC_X0Y0      ADC_inst/inst/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X31Y76   dir_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X30Y75   dir_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X33Y75   dir_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X34Y75   dir_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X32Y77   joystick_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X34Y77   joystick_counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X34Y77   joystick_counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X32Y76   joystick_counter_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         41.670      40.690     SLICE_X42Y56   Trans1_inst/r_fmeta_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         41.670      40.690     SLICE_X42Y56   Trans1_inst/r_fmeta_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         41.670      40.690     SLICE_X34Y56   Trans1_inst/r_rmeta_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         41.670      40.690     SLICE_X34Y56   Trans1_inst/r_rmeta_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X31Y76   dir_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X31Y76   dir_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X30Y75   dir_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X30Y75   dir_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X33Y75   dir_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X33Y75   dir_reg_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         41.660      40.680     SLICE_X42Y56   Trans1_inst/r_fmeta_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         41.660      40.680     SLICE_X42Y56   Trans1_inst/r_fmeta_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         41.660      40.680     SLICE_X34Y56   Trans1_inst/r_rmeta_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         41.660      40.680     SLICE_X34Y56   Trans1_inst/r_rmeta_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X31Y76   dir_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X31Y76   dir_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X30Y75   dir_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X30Y75   dir_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X33Y75   dir_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X33Y75   dir_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trans3_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio43
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.109ns (47.778%)  route 4.491ns (52.222%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.563     5.107    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Trans3_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.563 f  Trans3_inst/r_pio1_reg/Q
                         net (fo=3, routed)           1.315     6.878    Trans3_inst/pio44_OBUF
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.124     7.002 r  Trans3_inst/pio43_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.176    10.178    pio43_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.707 r  pio43_OBUF_inst/O
                         net (fo=0)                   0.000    13.707    pio43
    W6                                                                r  pio43 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans4_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.210ns  (logic 4.090ns (49.819%)  route 4.120ns (50.181%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.552     5.096    Trans4_inst/sysclk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  Trans4_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.552 f  Trans4_inst/r_pio1_reg/Q
                         net (fo=3, routed)           1.784     7.336    Trans4_inst/pio41_OBUF
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.460 r  Trans4_inst/pio40_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.336     9.796    pio40_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.306 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    13.306    pio40
    W4                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans2_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 4.111ns (53.946%)  route 3.510ns (46.054%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.620     5.164    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  Trans2_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     5.620 f  Trans2_inst/r_pio1_reg/Q
                         net (fo=3, routed)           1.453     7.073    Trans2_inst/pio46_OBUF
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.197 r  Trans2_inst/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.057     9.254    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.785 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000    12.785    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans1_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.343ns (57.523%)  route 3.207ns (42.477%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.568     5.112    Trans1_inst/sysclk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  Trans1_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  Trans1_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.448     6.016    Trans1_inst/pio48_OBUF
    SLICE_X49Y39         LUT1 (Prop_lut1_I0_O)        0.150     6.166 r  Trans1_inst/pio47_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.759     8.925    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.737    12.662 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000    12.662    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans3_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 3.960ns (58.860%)  route 2.768ns (41.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.563     5.107    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Trans3_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  Trans3_inst/r_pio1_reg/Q
                         net (fo=3, routed)           2.768     8.331    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.834 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000    11.834    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans6_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio28
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.602ns  (logic 4.091ns (61.970%)  route 2.511ns (38.030%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.626     5.170    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  Trans6_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.626 f  Trans6_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.658     6.283    Trans6_inst/pio29_OBUF
    SLICE_X59Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.407 r  Trans6_inst/pio28_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.853     8.260    pio28_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.511    11.771 r  pio28_OBUF_inst/O
                         net (fo=0)                   0.000    11.771    pio28
    R2                                                                r  pio28 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans1_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 3.992ns (60.135%)  route 2.646ns (39.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.568     5.112    Trans1_inst/sysclk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  Trans1_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Trans1_inst/r_pio1_reg/Q
                         net (fo=3, routed)           2.646     8.214    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.750 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000    11.750    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans5_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio32
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 4.103ns (63.383%)  route 2.371ns (36.617%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.636     5.180    Trans5_inst/sysclk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  Trans5_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.456     5.636 f  Trans5_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.712     6.348    Trans5_inst/pio33_OBUF
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.472 r  Trans5_inst/pio32_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.659     8.131    pio32_OBUF
    W2                   OBUF (Prop_obuf_I_O)         3.523    11.654 r  pio32_OBUF_inst/O
                         net (fo=0)                   0.000    11.654    pio32
    W2                                                                r  pio32 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans4_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 3.976ns (62.952%)  route 2.340ns (37.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.552     5.096    Trans4_inst/sysclk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  Trans4_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  Trans4_inst/r_pio1_reg/Q
                         net (fo=3, routed)           2.340     7.892    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.412 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000    11.412    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans6_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio29
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 3.966ns (67.411%)  route 1.917ns (32.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.626     5.170    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  Trans6_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Trans6_inst/r_pio1_reg/Q
                         net (fo=3, routed)           1.917     7.543    pio29_OBUF
    T1                   OBUF (Prop_obuf_I_O)         3.510    11.053 r  pio29_OBUF_inst/O
                         net (fo=0)                   0.000    11.053    pio29
    T1                                                                r  pio29 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trans2_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.691ns  (logic 1.353ns (80.002%)  route 0.338ns (19.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.583     1.487    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  Trans2_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Trans2_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.338     1.966    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.178 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     3.178    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans5_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio33
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.351ns (79.079%)  route 0.358ns (20.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.593     1.497    Trans5_inst/sysclk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  Trans5_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Trans5_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.358     1.995    pio33_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.210     3.206 r  pio33_OBUF_inst/O
                         net (fo=0)                   0.000     3.206    pio33
    V2                                                                r  pio33 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans6_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio29
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.352ns (75.349%)  route 0.442ns (24.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.593     1.497    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  Trans6_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Trans6_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.442     2.080    pio29_OBUF
    T1                   OBUF (Prop_obuf_I_O)         1.211     3.291 r  pio29_OBUF_inst/O
                         net (fo=0)                   0.000     3.291    pio29
    T1                                                                r  pio29 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans5_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio32
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.410ns (71.162%)  route 0.572ns (28.838%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.593     1.497    Trans5_inst/sysclk_IBUF_BUFG
    SLICE_X62Y39         FDRE                                         r  Trans5_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  Trans5_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.246     1.883    Trans5_inst/pio33_OBUF
    SLICE_X62Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.928 r  Trans5_inst/pio32_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.326     2.254    pio32_OBUF
    W2                   OBUF (Prop_obuf_I_O)         1.224     3.479 r  pio32_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    pio32
    W2                                                                r  pio32 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans4_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.362ns (67.330%)  route 0.661ns (32.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.554     1.458    Trans4_inst/sysclk_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  Trans4_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Trans4_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.661     2.259    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.480 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000     3.480    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans6_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio28
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.398ns (68.814%)  route 0.634ns (31.186%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.593     1.497    Trans6_inst/sysclk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  Trans6_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.638 f  Trans6_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.228     1.865    Trans6_inst/pio29_OBUF
    SLICE_X59Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.910 r  Trans6_inst/pio28_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.406     2.316    pio28_OBUF
    R2                   OBUF (Prop_obuf_I_O)         1.212     3.528 r  pio28_OBUF_inst/O
                         net (fo=0)                   0.000     3.528    pio28
    R2                                                                r  pio28 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans1_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.377ns (62.341%)  route 0.832ns (37.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.564     1.468    Trans1_inst/sysclk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  Trans1_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Trans1_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.832     2.441    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.677 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     3.677    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans3_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.346ns (60.395%)  route 0.883ns (39.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.562     1.466    Trans3_inst/sysclk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  Trans3_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Trans3_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.883     2.489    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.694 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000     3.694    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans1_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.485ns (59.398%)  route 1.015ns (40.602%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.564     1.468    Trans1_inst/sysclk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  Trans1_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  Trans1_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.150     1.759    Trans1_inst/pio48_OBUF
    SLICE_X49Y39         LUT1 (Prop_lut1_I0_O)        0.046     1.805 r  Trans1_inst/pio47_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.865     2.670    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.298     3.968 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000     3.968    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trans2_inst/r_pio1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.418ns (55.746%)  route 1.126ns (44.254%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.583     1.487    Trans2_inst/sysclk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  Trans2_inst/r_pio1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  Trans2_inst/r_pio1_reg/Q
                         net (fo=3, routed)           0.632     2.260    Trans2_inst/pio46_OBUF
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.305 r  Trans2_inst/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.494     2.799    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.031 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000     4.031    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            r_btn0_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.881ns  (logic 1.463ns (37.696%)  route 2.418ns (62.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           2.418     3.881    btn0_IBUF
    SLICE_X28Y78         FDRE                                         r  r_btn0_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        1.425     4.789    sysclk_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  r_btn0_pressed_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            r_btn0_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.231ns (18.102%)  route 1.045ns (81.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.045     1.276    btn0_IBUF
    SLICE_X28Y78         FDRE                                         r  r_btn0_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1836, routed)        0.819     1.968    sysclk_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  r_btn0_pressed_reg/C





