<profile>

<section name = "Vivado HLS Report for 'AES256_CTR_DRBG_Upda'" level="0">
<item name = "Date">Sat May  9 23:49:17 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">picnic1</item>
<item name = "Solution">keypair</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.344 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3271, 3316, 32.710 us, 33.160 us, 3271, 3316, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_AES256_ECB_fu_923">AES256_ECB, 1077, 1077, 10.770 us, 10.770 us, 1077, 1077, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3246, 3291, 1082 ~ 1097, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 55, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 1930, 7727, 0</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1026, -</column>
<column name="Register">-, -, 64, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_AES256_ECB_fu_923">AES256_ECB, 4, 0, 1930, 7727, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_U">AES256_CTR_DRBG_UdEe, 1, 0, 0, 0, 48, 8, 1, 384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln331_fu_964_p2">+, 0, 0, 15, 8, 1</column>
<column name="i_fu_947_p2">+, 0, 0, 10, 2, 1</column>
<column name="grp_fu_935_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln322_fu_941_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln328_2_fu_953_p2">icmp, 0, 0, 11, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DRBG_ctx_Key_address0">89, 18, 5, 90</column>
<column name="DRBG_ctx_Key_address1">89, 18, 5, 90</column>
<column name="DRBG_ctx_Key_ce0">15, 3, 1, 3</column>
<column name="DRBG_ctx_Key_ce1">15, 3, 1, 3</column>
<column name="V_addr4_lcssa18_reg_854">65, 16, 4, 64</column>
<column name="V_address0">89, 18, 4, 72</column>
<column name="V_address1">89, 18, 4, 72</column>
<column name="V_ce0">15, 3, 1, 3</column>
<column name="V_ce1">15, 3, 1, 3</column>
<column name="V_d0">15, 3, 8, 24</column>
<column name="V_d1">21, 4, 8, 32</column>
<column name="V_load_lcssa_reg_817">9, 2, 8, 16</column>
<column name="ap_NS_fsm">201, 46, 1, 46</column>
<column name="i_0_reg_805">9, 2, 2, 4</column>
<column name="temp_address0">121, 26, 6, 156</column>
<column name="temp_address1">121, 26, 6, 156</column>
<column name="temp_ce0">15, 3, 1, 3</column>
<column name="temp_ce1">15, 3, 1, 3</column>
<column name="temp_we0">9, 2, 1, 2</column>
<column name="temp_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_addr4_lcssa18_reg_854">4, 0, 4, 0</column>
<column name="V_load_lcssa_reg_817">8, 0, 8, 0</column>
<column name="ap_CS_fsm">45, 0, 45, 0</column>
<column name="grp_AES256_ECB_fu_923_ap_start_reg">1, 0, 1, 0</column>
<column name="i_0_reg_805">2, 0, 2, 0</column>
<column name="i_reg_1078">2, 0, 2, 0</column>
<column name="shl_ln_reg_1221">2, 0, 6, 4</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="V_address0">out, 4, ap_memory, V, array</column>
<column name="V_ce0">out, 1, ap_memory, V, array</column>
<column name="V_we0">out, 1, ap_memory, V, array</column>
<column name="V_d0">out, 8, ap_memory, V, array</column>
<column name="V_q0">in, 8, ap_memory, V, array</column>
<column name="V_address1">out, 4, ap_memory, V, array</column>
<column name="V_ce1">out, 1, ap_memory, V, array</column>
<column name="V_we1">out, 1, ap_memory, V, array</column>
<column name="V_d1">out, 8, ap_memory, V, array</column>
<column name="V_q1">in, 8, ap_memory, V, array</column>
<column name="DRBG_ctx_Key_address0">out, 5, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_ce0">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_we0">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_d0">out, 8, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_q0">in, 8, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_address1">out, 5, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_ce1">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_we1">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_d1">out, 8, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_q1">in, 8, ap_memory, DRBG_ctx_Key, array</column>
</table>
</item>
</section>
</profile>
