<stg><name>xFSobel3x3_Pipeline_VITIS_LOOP_479_3</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_V_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:4 %row_ind_V_3_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind_V_3_cast

]]></Node>
<StgValue><ssdm name="row_ind_V_3_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i13 0, i13 %col_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc91

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc91:0 %col_V = load i13 %col_V_4

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc91:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="13">
<![CDATA[
for.inc91:2 %zext_ln1027 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc91:3 %icmp_ln1027 = icmp_ult  i16 %zext_ln1027, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc91:4 %col_V_5 = add i13 %col_V, i13 1

]]></Node>
<StgValue><ssdm name="col_V_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc91:5 %br_ln479 = br i1 %icmp_ln1027, void %Row_Loop.loopexit.exitStub, void %for.inc91.split

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="13">
<![CDATA[
for.inc91.split:2 %conv_i106 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="conv_i106"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.split:3 %buf_V_addr = getelementptr i8 %buf_V, i64 0, i64 %conv_i106

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.split:4 %buf_V_3_addr = getelementptr i8 %buf_V_3, i64 0, i64 %conv_i106

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc91.split:5 %buf_V_4_addr = getelementptr i8 %buf_V_4, i64 0, i64 %conv_i106

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.split:6 %buf_V_load = load i11 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.split:7 %buf_V_3_load = load i11 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.split:8 %buf_V_4_load = load i11 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc91.split:11 %store_ln479 = store i13 %col_V_5, i13 %col_V_4

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
Row_Loop.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc91.split:0 %speclooptripcount_ln481 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln481"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc91.split:1 %specloopname_ln425 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln425"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.split:6 %buf_V_load = load i11 %buf_V_addr

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.split:7 %buf_V_3_load = load i11 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="11">
<![CDATA[
for.inc91.split:8 %buf_V_4_load = load i11 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.inc91.split:9 %tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_3_load, i8 %buf_V_4_load, i2 %row_ind_V_3_cast_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc91.split:10 %store_ln488 = store i8 %tmp_3, i11 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln488"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc91.split:12 %br_ln479 = br void %for.inc91

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="img_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="img_width"/></StgValue>
</port>
<port id="46" name="buf_V" dir="2" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="buf_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="buf_V_3" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="buf_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="buf_V_4" dir="0" iftype="1">
<core>RAM_S2P_BRAM</core><StgValue><ssdm name="buf_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="49" name="row_ind_V_3_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="row_ind_V_3_cast"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="51" from="StgValue_50" to="col_V_4" fromId="50" toId="5">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="buf_V" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="62" from="buf_V_3" to="specmemcore_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="7">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="67" from="buf_V_4" to="specmemcore_ln0" fromId="48" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i2" to="row_ind_V_3_cast_read" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="row_ind_V_3_cast" to="row_ind_V_3_cast_read" fromId="49" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i16" to="img_width_read" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="img_width" to="img_width_read" fromId="45" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="79" from="col_V_4" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="80" from="col_V_4" to="col_V" fromId="5" toId="13">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specpipeline_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_50" to="specpipeline_ln0" fromId="50" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="90" from="p_str" to="specpipeline_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="col_V" to="zext_ln1027" fromId="13" toId="15">
</dataflow>
<dataflow id="92" from="zext_ln1027" to="icmp_ln1027" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="img_width_read" to="icmp_ln1027" fromId="10" toId="16">
</dataflow>
<dataflow id="94" from="col_V" to="col_V_5" fromId="13" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="col_V_5" fromId="95" toId="17">
</dataflow>
<dataflow id="97" from="icmp_ln1027" to="br_ln479" fromId="16" toId="18">
</dataflow>
<dataflow id="98" from="col_V" to="conv_i106" fromId="13" toId="19">
</dataflow>
<dataflow id="99" from="buf_V" to="buf_V_addr" fromId="46" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="buf_V_addr" fromId="100" toId="20">
</dataflow>
<dataflow id="102" from="conv_i106" to="buf_V_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="buf_V_3" to="buf_V_3_addr" fromId="47" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_100" to="buf_V_3_addr" fromId="100" toId="21">
</dataflow>
<dataflow id="105" from="conv_i106" to="buf_V_3_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="106" from="buf_V_4" to="buf_V_4_addr" fromId="48" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_100" to="buf_V_4_addr" fromId="100" toId="22">
</dataflow>
<dataflow id="108" from="conv_i106" to="buf_V_4_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="109" from="buf_V_addr" to="buf_V_load" fromId="20" toId="23">
</dataflow>
<dataflow id="110" from="buf_V_3_addr" to="buf_V_3_load" fromId="21" toId="24">
</dataflow>
<dataflow id="111" from="buf_V_4_addr" to="buf_V_4_load" fromId="22" toId="25">
</dataflow>
<dataflow id="112" from="col_V_5" to="store_ln479" fromId="17" toId="26">
</dataflow>
<dataflow id="113" from="col_V_4" to="store_ln479" fromId="5" toId="26">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln481" fromId="114" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_116" to="speclooptripcount_ln481" fromId="116" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_116" to="speclooptripcount_ln481" fromId="116" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_116" to="speclooptripcount_ln481" fromId="116" toId="27">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopName" to="specloopname_ln425" fromId="120" toId="28">
</dataflow>
<dataflow id="123" from="empty_34" to="specloopname_ln425" fromId="122" toId="28">
</dataflow>
<dataflow id="124" from="buf_V_addr" to="buf_V_load" fromId="20" toId="29">
</dataflow>
<dataflow id="125" from="buf_V_3_addr" to="buf_V_3_load" fromId="21" toId="30">
</dataflow>
<dataflow id="126" from="buf_V_4_addr" to="buf_V_4_load" fromId="22" toId="31">
</dataflow>
<dataflow id="128" from="_ssdm_op_Mux.ap_auto.3i8.i2" to="tmp_3" fromId="127" toId="32">
</dataflow>
<dataflow id="129" from="buf_V_load" to="tmp_3" fromId="29" toId="32">
</dataflow>
<dataflow id="130" from="buf_V_3_load" to="tmp_3" fromId="30" toId="32">
</dataflow>
<dataflow id="131" from="buf_V_4_load" to="tmp_3" fromId="31" toId="32">
</dataflow>
<dataflow id="132" from="row_ind_V_3_cast_read" to="tmp_3" fromId="9" toId="32">
</dataflow>
<dataflow id="133" from="tmp_3" to="store_ln488" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="buf_V_addr" to="store_ln488" fromId="20" toId="33">
</dataflow>
<dataflow id="135" from="icmp_ln1027" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
