{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677317518065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 15:01:57 2023 " "Processing started: Sat Feb 25 15:01:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677317518065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677317518065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PWM -c PWM " "Command: quartus_sta PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677317518065 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1677317518195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677317518377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677317518417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1677317518417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1677317518508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PWM.sdc " "Synopsys Design Constraints File file not found: 'PWM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dec dec " "create_clock -period 1.000 -name dec dec" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inc1 inc1 " "create_clock -period 1.000 -name inc1 inc1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin clkin " "create_clock -period 1.000 -name clkin clkin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~16\|combout " "Node \"Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[7\]~2\|datad " "Node \"duty\[7\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[7\]~2\|combout " "Node \"duty\[7\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~14\|datad " "Node \"Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~14\|combout " "Node \"Add3~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~16\|dataa " "Node \"Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~14\|datad " "Node \"Add1~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~14\|combout " "Node \"Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~16\|datac " "Node \"Add1~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~17\|combout " "Node \"Add1~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[6\]~7\|datac " "Node \"duty\[6\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[6\]~7\|combout " "Node \"duty\[6\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~12\|datab " "Node \"Add1~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~12\|combout " "Node \"Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~17\|datac " "Node \"Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~12\|datab " "Node \"Add3~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~12\|combout " "Node \"Add3~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~17\|datad " "Node \"Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~18\|combout " "Node \"Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[5\]~12\|dataa " "Node \"duty\[5\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[5\]~12\|combout " "Node \"duty\[5\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~10\|datab " "Node \"Add3~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~10\|combout " "Node \"Add3~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~18\|datab " "Node \"Add1~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~10\|datab " "Node \"Add1~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~10\|combout " "Node \"Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~18\|datad " "Node \"Add1~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~19\|combout " "Node \"Add1~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[4\]~17\|dataa " "Node \"duty\[4\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[4\]~17\|combout " "Node \"duty\[4\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~8\|dataa " "Node \"Add3~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~8\|combout " "Node \"Add3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~19\|dataa " "Node \"Add1~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|datab " "Node \"Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~8\|combout " "Node \"Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~19\|datac " "Node \"Add1~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~20\|combout " "Node \"Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[3\]~22\|datab " "Node \"duty\[3\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[3\]~22\|combout " "Node \"duty\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~6\|dataa " "Node \"Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~6\|combout " "Node \"Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~20\|dataa " "Node \"Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~6\|dataa " "Node \"Add3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~6\|combout " "Node \"Add3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~20\|datac " "Node \"Add1~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~21\|combout " "Node \"Add1~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[2\]~27\|dataa " "Node \"duty\[2\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[2\]~27\|combout " "Node \"duty\[2\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~4\|datab " "Node \"Add1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~4\|combout " "Node \"Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~21\|datad " "Node \"Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~4\|datab " "Node \"Add3~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~4\|combout " "Node \"Add3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~21\|datab " "Node \"Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "Add1~22\|combout " "Node \"Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[1\]~32\|dataa " "Node \"duty\[1\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[1\]~32\|combout " "Node \"duty\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~2\|datab " "Node \"Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~2\|combout " "Node \"Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~22\|dataa " "Node \"Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~2\|dataa " "Node \"Add3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~2\|combout " "Node \"Add3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~22\|datab " "Node \"Add1~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "duty\[0\]~37\|combout " "Node \"duty\[0\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~0\|datab " "Node \"Add3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add3~0\|combout " "Node \"Add3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~23\|dataa " "Node \"Add1~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~23\|combout " "Node \"Add1~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "duty\[0\]~37\|dataa " "Node \"duty\[0\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datab " "Node \"Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""} { "Warning" "WSTA_SCC_NODE" "Add1~23\|datac " "Node \"Add1~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317518528 ""}  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 50 -1 0 } } { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 38 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1677317518528 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1677317518538 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1677317518548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677317518558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.537 " "Worst-case setup slack is -45.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.537      -233.986 inc1  " "  -45.537      -233.986 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.352      -211.082 dec  " "  -42.352      -211.082 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.613        -8.449 clkin  " "   -1.613        -8.449 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.640 " "Worst-case hold slack is 0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640         0.000 clkin  " "    0.640         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873         0.000 dec  " "    0.873         0.000 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.775         0.000 inc1  " "    1.775         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.585 " "Worst-case recovery slack is -0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585        -4.672 inc1  " "   -0.585        -4.672 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.833 " "Worst-case removal slack is 0.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833         0.000 inc1  " "    0.833         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -11.407 clkin  " "   -1.631       -11.407 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -11.407 inc1  " "   -1.631       -11.407 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 dec  " "   -1.469        -1.469 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518579 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1677317518701 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1677317518701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1677317518731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.499 " "Worst-case setup slack is -16.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.499       -84.575 inc1  " "  -16.499       -84.575 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.033       -74.073 dec  " "  -15.033       -74.073 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007        -0.007 clkin  " "   -0.007        -0.007 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.262 " "Worst-case hold slack is -0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262        -0.333 dec  " "   -0.262        -0.333 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043         0.000 inc1  " "    0.043         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 clkin  " "    0.248         0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.523 " "Worst-case recovery slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523         0.000 inc1  " "    0.523         0.000 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.146 " "Worst-case removal slack is -0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146        -1.150 inc1  " "   -0.146        -1.150 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 clkin  " "   -1.380        -9.380 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 inc1  " "   -1.380        -9.380 inc1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 dec  " "   -1.222        -1.222 dec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1677317518761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1677317518761 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1677317518913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677317518949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1677317518949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677317519045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 15:01:59 2023 " "Processing ended: Sat Feb 25 15:01:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677317519045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677317519045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677317519045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677317519045 ""}
