5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd signed3.vcd -o signed3.cdd -v signed3.v
3 0 main main signed3.v 1 23
2 1 6 190024 1 0 20008 0 0 8 65 54 55
2 2 6 d0014 1 0 20008 0 0 4 65 54
2 3 6 d0024 1 11 20208 1 2 1 0 2
2 4 6 80008 0 1 400 0 0 a
2 5 6 80025 1 37 100a 3 4
2 6 7 16001d 1 0 20008 0 0 4 65 54
2 7 7 60011 1 0 20008 0 0 8 65 54 55
2 8 7 6001d 1 11 20208 6 7 1 0 2
2 9 7 10001 0 1 400 0 0 b
2 10 7 1001e 1 37 a 8 9
2 11 8 120018 1 0 20008 0 0 4 1 54
2 12 8 6000d 1 0 20008 0 0 5 1 54 1
2 13 8 60018 1 11 20204 11 12 1 0 2
2 14 8 10001 0 1 400 0 0 c
2 15 8 10019 1 37 6 13 14
2 16 9 18001f 1 0 20008 0 0 4 65 54
2 17 9 d0013 1 0 20008 0 0 4 1 54
2 18 9 d001f 1 11 20208 16 17 1 0 2
2 19 9 80008 0 1 400 0 0 d
2 20 9 80020 1 37 a 18 19
2 21 10 b000b 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 22 10 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 23 10 50005 1 4d 20008 22 0 32 64 aa aa aa aa aa aa aa aa
2 24 10 5000b 1 d 20108 21 23 1 0 2
2 25 10 10001 0 1 400 0 0 e
2 26 10 1000b 1 37 a 24 25
2 27 11 c000d 1 0 20008 0 0 32 64 10 1 0 0 0 0 0 0
2 28 11 b000b 1 4d 20008 27 0 32 64 aa aa aa aa aa aa aa aa
2 29 11 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 30 11 50005 1 4d 20008 29 0 32 64 aa aa aa aa aa aa aa aa
2 31 11 5000d 1 d 20204 28 30 1 0 2
2 32 11 10001 0 1 400 0 0 f
2 33 11 1000d 1 37 6 31 32
2 34 12 90009 1 0 20008 0 0 32 64 10 0 0 0 0 0 0 0
2 35 12 50005 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 36 12 50009 1 d 20088 34 35 1 0 2
2 37 12 10001 0 1 400 0 0 g
2 38 12 10009 1 37 a 36 37
2 39 13 b000c 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 40 13 60007 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 41 13 50005 1 4d 20008 40 0 32 64 aa aa aa aa aa aa aa aa
2 42 13 5000c 1 d 20208 39 41 1 0 2
2 43 13 10001 0 1 400 0 0 h
2 44 13 1000c 1 37 a 42 43
1 a 0 3 30004 1 16 2
1 b 0 3 30007 1 16 2
1 c 0 3 3000a 1 16 2
1 d 0 3 3000d 1 16 2
1 e 0 3 30010 1 16 2
1 f 0 3 30013 1 16 2
1 g 0 3 30016 1 16 2
1 h 0 3 30019 1 16 2
4 44 0 0
4 38 44 44
4 33 38 38
4 26 33 33
4 20 26 26
4 15 20 20
4 10 15 15
4 5 10 10
