#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct  9 08:57:40 2019
# Process ID: 2764
# Current directory: E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1
# Command line: vivado.exe -log fpag_gaus_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpag_gaus_0.tcl
# Log file: E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1/fpag_gaus_0.vds
# Journal file: E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to 'D:/Xilinx/Vivado/2018.1/data/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source fpag_gaus_0.tcl -notrace
Command: synth_design -top fpag_gaus_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 453.859 ; gain = 105.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_0' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/synth/fpag_gaus_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/AXIvideo2Mat.v:71]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (1#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'GaussianBlur' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/GaussianBlur.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/GaussianBlur.v:58]
INFO: [Synth 8-6157] synthesizing module 'getGaussianKernel' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 120'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 120'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 120'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 120'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 120'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 120'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 120'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 120'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 120'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 120'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 120'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 120'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 120'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 120'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 120'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 120'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 120'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 120'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 120'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 120'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 120'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 120'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 120'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 120'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 120'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 120'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 120'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 120'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 120'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 120'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 120'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 120'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 120'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 120'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 120'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 120'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 120'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 120'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 120'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 120'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 120'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 120'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 120'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 120'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 120'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 120'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 120'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 120'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 120'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 120'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 120'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 120'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 120'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 120'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 120'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 120'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 120'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 120'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 120'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 120'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 120'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 120'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 120'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 120'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:171]
INFO: [Synth 8-6157] synthesizing module 'getGaussianKernelncg' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernelncg.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'getGaussianKernelncg_ram' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernelncg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernelncg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'getGaussianKernelncg_ram' (2#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernelncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'getGaussianKernelncg' (3#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernelncg.v:46]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_float_s' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:36]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatbkb' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:43]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatbkb_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:9]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './pow_generic_floatbkb_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatbkb_rom' (4#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatbkb' (5#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatcud' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:43]
	Parameter DataWidth bound to: 56 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatcud_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:9]
	Parameter DWIDTH bound to: 56 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pow_generic_floatcud_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatcud_rom' (6#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatcud' (7#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatdEe' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatdEe.v:43]
	Parameter DataWidth bound to: 52 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatdEe_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatdEe.v:9]
	Parameter DWIDTH bound to: 52 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatdEe.v:21]
INFO: [Synth 8-3876] $readmem data file './pow_generic_floatdEe_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatdEe_rom' (8#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatdEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatdEe' (9#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatdEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floateOg' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floateOg.v:43]
	Parameter DataWidth bound to: 49 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floateOg_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floateOg.v:9]
	Parameter DWIDTH bound to: 49 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pow_generic_floateOg_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floateOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floateOg_rom' (10#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floateOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floateOg' (11#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floateOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatfYi' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:43]
	Parameter DataWidth bound to: 44 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatfYi_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:9]
	Parameter DWIDTH bound to: 44 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pow_generic_floatfYi_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatfYi_rom' (12#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatfYi' (13#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatg8j' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:43]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floatg8j_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:9]
	Parameter DWIDTH bound to: 27 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pow_generic_floatg8j_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatg8j_rom' (14#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floatg8j' (15#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floathbi' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floathbi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pow_generic_floathbi_rom' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floathbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floathbi.v:21]
INFO: [Synth 8-3876] $readmem data file './pow_generic_floathbi_rom.dat' is read successfully [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floathbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floathbi_rom' (16#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floathbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_floathbi' (17#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floathbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_41nibs' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 41 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_41nibs_MulnS_0' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_41nibs_MulnS_0' (18#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_41nibs' (19#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:29]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_44njbC' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 44 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_44njbC_MulnS_1' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_44njbC_MulnS_1' (20#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_44njbC' (21#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:35]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_45nkbM' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 45 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_45nkbM_MulnS_2' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_45nkbM_MulnS_2' (22#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_45nkbM' (23#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:29]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mullbW' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mullbW.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mullbW_DSP48_0' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mullbW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mullbW_DSP48_0' (24#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mullbW.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mullbW' (25#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mullbW.v:34]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_mulmb6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulmb6.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_mulmb6_DSP48_1' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulmb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_mulmb6_DSP48_1' (26#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulmb6.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_mulmb6' (27#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulmb6.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1385]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'pow_generic_float_s' (28#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_faddfsuocq' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_faddfsuocq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_faddfsub_3_full_dsp_32' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_faddfsub_3_full_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_faddfsub_3_full_dsp_32' (46#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_faddfsuocq' (47#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_faddfsuocq.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_fdiv_32pcA' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fdiv_32pcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_fdiv_14_no_dsp_32' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_fdiv_14_no_dsp_32' (55#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_fdiv_32pcA' (56#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fdiv_32pcA.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_sitofp_qcK' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_sitofp_qcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_sitofp_4_no_dsp_32' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_sitofp_4_no_dsp_32' (63#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_sitofp_qcK' (64#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_sitofp_qcK.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_fptruncrcU' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fptruncrcU.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_fptrunc_0_no_dsp_64' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_fptrunc_0_no_dsp_64' (68#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_fptruncrcU' (69#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fptruncrcU.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_fpext_3sc4' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fpext_3sc4.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_fpext_0_no_dsp_32' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_fpext_0_no_dsp_32' (70#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_fpext_3sc4' (71#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fpext_3sc4.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_fexp_32tde' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fexp_32tde.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_fexp_7_full_dsp_32' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fexp_7_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 7 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fexp_7_full_dsp_32.vhd:198]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_fexp_7_full_dsp_32' (82#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_fexp_32tde' (83#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_fexp_32tde.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_dmul_64udo' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_dmul_64udo.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_dmul_4_max_dsp_64' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_dmul_4_max_dsp_64' (89#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_dmul_64udo' (90#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_dmul_64udo.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_ddiv_64vdy' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_ddiv_64vdy.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 31 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_ddiv_29_no_dsp_64' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_ddiv_29_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 29 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_ddiv_29_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_ddiv_29_no_dsp_64' (91#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_ddiv_29_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_ddiv_64vdy' (92#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_ddiv_64vdy.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_dcmp_64wdI' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_dcmp_64wdI.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_dcmp_0_no_dsp_64' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_dcmp_0_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_dcmp_0_no_dsp_64.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_dcmp_0_no_dsp_64' (95#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_dcmp_64wdI' (96#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_dcmp_64wdI.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1504]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1626]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1628]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1634]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1638]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:1664]
INFO: [Synth 8-6155] done synthesizing module 'getGaussianKernel' (97#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state20 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:72]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:388]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_xdS' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D_k_buf_0_xdS.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_xdS_ram' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D_k_buf_0_xdS.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D_k_buf_0_xdS.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_xdS_ram' (98#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D_k_buf_0_xdS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_xdS' (99#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D_k_buf_0_xdS.v:54]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_uitofp_Aem' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_uitofp_Aem.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpag_gaus_ap_uitofp_4_no_dsp_32' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'fpag_gaus_ap_uitofp_4_no_dsp_32' (100#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/ip/fpag_gaus_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_uitofp_Aem' (101#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_uitofp_Aem.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mux_32_Bew' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mux_32_Bew.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mux_32_Bew' (102#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mux_32_Bew.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_mulCeG' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulCeG.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mul_mulCeG_DSP48_2' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulCeG.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_mulCeG_DSP48_2' (103#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulCeG.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mul_mulCeG' (104#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_mulCeG.v:14]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mulDeQ' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulDeQ.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mulDeQ_DSP48_3' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulDeQ.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mulDeQ_DSP48_3' (105#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulDeQ.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mulDeQ' (106#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulDeQ.v:34]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mulEe0' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulEe0.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mulEe0_DSP48_4' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulEe0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mulEe0_DSP48_4' (107#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulEe0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mulEe0' (108#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulEe0.v:34]
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mulFfa' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulFfa.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpag_gaus_mac_mulFfa_DSP48_5' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulFfa.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mulFfa_DSP48_5' (109#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulFfa.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_mac_mulFfa' (110#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mac_mulFfa.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1490]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1845]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1907]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (111#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'GaussianBlur' (112#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/GaussianBlur.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:67]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:247]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:273]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:299]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:361]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (113#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (114#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (115#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (116#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (117#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus' (118#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus.v:12]
INFO: [Synth 8-6155] done synthesizing module 'fpag_gaus_0' (119#1) [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/synth/fpag_gaus_0.v:57]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized2 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized100 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized98 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized7 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 671.176 ; gain = 322.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 671.176 ; gain = 322.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 671.176 ; gain = 322.664
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 14380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/constraints/fpag_gaus_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/constraints/fpag_gaus_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/constraints/fpag_gaus.xdc] for cell 'inst'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/constraints/fpag_gaus.xdc] for cell 'inst'
Parsing XDC File [E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  FDE => FDRE: 37 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1140.152 ; gain = 14.355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1140.152 ; gain = 791.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1140.152 ; gain = 791.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1140.152 ; gain = 791.641
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floateOg.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_1990_reg' and it is trimmed from '26' to '25' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1019]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_1985_reg' and it is trimmed from '27' to '26' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_12_reg_1973_reg' and it is trimmed from '28' to '27' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:928]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_10_reg_1938_reg' and it is trimmed from '36' to '27' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:927]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_28_reg_1904_pp0_iter16_reg_reg' and it is trimmed from '36' to '27' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:938]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_28_reg_1904_pp0_iter15_reg_reg' and it is trimmed from '36' to '27' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:937]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_28_reg_1904_reg' and it is trimmed from '36' to '27' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:936]
INFO: [Synth 8-5545] ROM "tmp_7_fu_1298_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_32_fu_1128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_1_fu_782_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i1_fu_754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_3_fu_796_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_5_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_764_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element ssdm_int_V_write_ass_3_reg_1878_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:963]
WARNING: [Synth 8-6014] Unused sequential element b_frac_tilde_inverse_reg_1708_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1059]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_1548_reg' and it is trimmed from '5' to '4' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:816]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_87_reg_1484_reg' and it is trimmed from '5' to '4' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:843]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_80_reg_1466_reg' and it is trimmed from '5' to '4' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/getGaussianKernel.v:836]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_506_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_451_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_624_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_70_fu_692_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp35_fu_1022_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp21_fu_957_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_94_fu_656_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_74_fu_780_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_375_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_540_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp24_fu_546_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1832_reg[9:0]' into 'k_buf_0_val_3_addr_reg_1819_reg[9:0]' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:500]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1838_reg[9:0]' into 'k_buf_0_val_3_addr_reg_1819_reg[9:0]' [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:516]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1832_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:500]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1838_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:516]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_6_reg_1977_reg' and it is trimmed from '32' to '23' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1150]
WARNING: [Synth 8-3936] Found unconnected internal register 'y_1_reg_1754_reg' and it is trimmed from '32' to '2' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1049]
WARNING: [Synth 8-3936] Found unconnected internal register 'y_1_2_reg_1764_reg' and it is trimmed from '32' to '2' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1048]
WARNING: [Synth 8-3936] Found unconnected internal register 'y_1_1_reg_1759_reg' and it is trimmed from '32' to '2' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1047]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter14_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:991]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter13_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:990]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter12_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:989]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter11_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:988]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter10_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:987]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter9_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:987]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_pp0_iter8_reg_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:992]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1941_reg' and it is trimmed from '32' to '8' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1033]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1802_reg' and it is trimmed from '32' to '10' bits. [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:960]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp2_fu_1323_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_342_1_fu_505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_94_fu_499_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_1242_p2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_1323_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_342_1_fu_505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_94_fu_499_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_1242_p2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp27_cast_cast_fu_1445_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp32_V_3_fu_1415_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 1140.152 ; gain = 791.641
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_faddfsuocq_U29/fpag_gaus_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_faddfsuocq_U29/fpag_gaus_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_faddfsuocq_U29/fpag_gaus_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_faddfsuocq_U29/fpag_gaus_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_faddfsuocq_U29/fpag_gaus_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_faddfsuocq_U29/fpag_gaus_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fdiv_32pcA_U30/fpag_gaus_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_sitofp_qcK_U31/fpag_gaus_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'fpag_gaus_fptruncrcU:/fpag_gaus_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fpext_3sc4:/fpag_gaus_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'fpag_gaus_fpext_3sc4:/fpag_gaus_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fpext_3sc4:/fpag_gaus_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'fpag_gaus_fpext_3sc4:/fpag_gaus_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_fpext_3sc4:/fpag_gaus_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'fpag_gaus_fpext_3sc4:/fpag_gaus_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized9) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized20) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized20) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized53) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized101) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized101) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dmul_64udo_U37/fpag_gaus_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized101) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized101) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_dcmp_64wdI_U40/fpag_gaus_ap_dcmp_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/GaussianBlur_U0/grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |fpag_gaus_ddiv_64vdy    |           2|     21125|
|2     |getGaussianKernel__GCB0 |           1|     15723|
|3     |getGaussianKernel__GCB1 |           1|     16481|
|4     |GaussianBlur__GC0       |           1|      8539|
|5     |fpag_gaus__GC0          |           1|      2107|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_32_fu_1128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_1_fu_782_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_5_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_3_fu_796_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_9_fu_764_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_7_fu_1298_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:33]
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_11_U/pow_generic_floatg8j_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_61_reg_1755_pp0_iter6_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:950]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1359]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1377]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_41nibs_U11/fpag_gaus_mul_41nibs_MulnS_0_U/p_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_44njbC_U12/fpag_gaus_mul_44njbC_MulnS_1_U/buff0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_45nkbM_U13/fpag_gaus_mul_45nkbM_MulnS_2_U/p_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:23]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_reg_1744_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:939]
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_7_U/pow_generic_floatbkb_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_44njbC_U12/fpag_gaus_mul_44njbC_MulnS_1_U/b_reg0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_44njbC_U12/fpag_gaus_mul_44njbC_MulnS_1_U/a_reg0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element tmp_73_cast_reg_1909_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:659]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1359]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1359]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:939]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:939]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_32_fu_1128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_754_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_1_fu_782_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_5_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_3_fu_796_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_9_fu_764_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_7_fu_1298_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatcud.v:33]
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatfYi.v:33]
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_11_U/pow_generic_floatg8j_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatg8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_61_reg_1755_pp0_iter6_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:950]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1359]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:20]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1377]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_41nibs_U11/fpag_gaus_mul_41nibs_MulnS_0_U/p_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_41nibs.v:23]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_44njbC_U12/fpag_gaus_mul_44njbC_MulnS_1_U/buff0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_45nkbM_U13/fpag_gaus_mul_45nkbM_MulnS_2_U/p_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_45nkbM.v:23]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_reg_1744_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:939]
WARNING: [Synth 8-6014] Unused sequential element pow_reduce_anonymo_7_U/pow_generic_floatbkb_rom_U/q0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_floatbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_44njbC_U12/fpag_gaus_mul_44njbC_MulnS_1_U/b_reg0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element fpag_gaus_mul_44njbC_U12/fpag_gaus_mul_44njbC_MulnS_1_U/a_reg0_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element tmp_73_cast_reg_1909_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:659]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1333]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1359]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1359]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:939]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:939]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/fpag_gaus_mul_44njbC.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/pow_generic_float_s.v:1405]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EXP_OP.i_sp_or_dp.OP/i_special_detect/detector/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_74_fu_780_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_70_fu_692_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "notrhs_fu_375_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_i_i_fu_1242_p2" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_1323_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_94_fu_499_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_342_1_fu_505_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element OP2_V_1_2_reg_1696_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:946]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_7_reg_1850_pp0_iter3_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1010]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_7_reg_1850_pp0_iter4_reg_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1011]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_78_1_reg_1887_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:745]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_2_reg_1701_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:950]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_fu_172_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1114]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_1_fu_176_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1114]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_reg_1671_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:951]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_17_reg_1882_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1108]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_5_fu_192_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1116]
WARNING: [Synth 8-6014] Unused sequential element r_V_3_0_1_reg_1862_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:677]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_1_reg_1686_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:947]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_16_reg_1877_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1107]
WARNING: [Synth 8-6014] Unused sequential element src_kernel_win_0_va_3_fu_184_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:1115]
WARNING: [Synth 8-6014] Unused sequential element r_V_3_0_2_reg_1867_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:691]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_2_1_reg_1706_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:948]
WARNING: [Synth 8-6014] Unused sequential element r_V_3_1_1_reg_1872_reg was removed.  [e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/hdl/verilog/Filter2D.v:719]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "AXIvideo2Mat_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fpag_gaus_ddiv_64vdy:/fpag_gaus_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[20].pipe_reg[20][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[22].pipe_reg[22][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[23].pipe_reg[23][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[24].pipe_reg[24][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[25].pipe_reg[25][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[26].pipe_reg[26][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[27].pipe_reg[27][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[28].pipe_reg[28][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[29].pipe_reg[29][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[30]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[29]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[28]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[27]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[26]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[25]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[24]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[23]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[22]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[21]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[20]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[19]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[18]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[17]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[16]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[15]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[14]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[13]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[12]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[11]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[10]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[9]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[8]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[7]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[6]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[5]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[4]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[3]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[2]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[1]' (FD) to 'inst/grp_getGaussianKernel_fu_110i_3_1/fpag_gaus_sitofp_qcK_U31/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/loc_V_1_reg_1684_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_49_reg_1692_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_1/\fpag_gaus_sitofp_qcK_U31/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/loc_V_1_reg_1684_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_49_reg_1692_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/loc_V_1_reg_1684_pp0_iter1_reg_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_49_reg_1692_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/loc_V_1_reg_1684_pp0_iter1_reg_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_49_reg_1692_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[13]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_pp0_iter3_reg_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_pp0_iter3_reg_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_pp0_iter3_reg_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_1_reg_1729_pp0_iter3_reg_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_s_reg_1738_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[13]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_pp0_iter3_reg_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_pp0_iter3_reg_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_pp0_iter3_reg_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_1_reg_1729_pp0_iter3_reg_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_s_reg_1738_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[1]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[2]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[3]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[4]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[5]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[6]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[7]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[8]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[9]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[10]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[11]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[12]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[14]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[15]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[16]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[17]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[18]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[19]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[20]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[25]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[26]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[27]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[28]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[29]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[30]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[31]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[32]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[33]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[34]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/tmp_27_reg_1761_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[35]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_61_reg_1755_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[36]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_61_reg_1755_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[37]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_61_reg_1755_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[38]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_61_reg_1755_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[39]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_61_reg_1755_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_45_reg_1749_reg[40]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/p_Val2_61_reg_1755_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[1]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[2]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[3]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[4]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[5]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/p_Val2_45_reg_1749_reg[6]' (FDE) to 'inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/tmp_27_reg_1761_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_fexp_32tde_U36/fpag_gaus_ap_fexp_7_full_dsp_32_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_faddfsuocq_U29/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_fexp_32tde_U36/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_fdiv_32pcA_U30/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\tmp_91_reg_1618_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\p_Result_s_reg_1629_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\man_V_1_reg_1634_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\p_Result_s_reg_1629_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\tmp_59_reg_1499_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_fexp_32tde_U36/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\tmp_i_i2_reg_1534_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\p_Result_s_reg_1629_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0i_3_3/\grp_Filter2D_fu_129/p_Val2_i_i_cast_reg_1930_pp0_iter7_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0i_3_3/\grp_Filter2D_fu_129/msb_idx_1_reg_1946_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/GaussianBlur_U0i_3_3/\grp_Filter2D_fu_129/icmp2_reg_1951_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0i_3_3/\grp_Filter2D_fu_129/fpag_gaus_uitofp_Aem_U52/fpag_gaus_ap_uitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\fpag_gaus_dmul_64udo_U37/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\tmp_i_i_reg_1489_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\man_V_1_reg_1634_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\tmp_62_reg_1504_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_110i_3_2/\tmp_92_reg_1673_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/GaussianBlur_U0i_3_3/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpag_gaus_ddiv_64vdy:/\din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fpag_gaus_ddiv_64vdy:/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GaussianBlur_U0/grp_getGaussianKernel_fu_110/fpag_gaus_ddiv_64vdy_U39 /\din0_buf1_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:57 . Memory (MB): peak = 1140.152 ; gain = 791.641
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_1/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_1/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_1/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_2/p_Val2_61_reg_1755_pp0_iter6_reg_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_2/p_Val2_61_reg_1755_pp0_iter6_reg_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_2/p_Val2_61_reg_1755_pp0_iter6_reg_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_3/pow_reduce_anonymo_11_U/pow_generic_floatg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_213/i_3_3/pow_reduce_anonymo_11_U/pow_generic_floatg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_0/pow_reduce_anonymo_6_U/pow_generic_floatcud_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_1/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_1/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_1/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_2/p_Val2_61_reg_1755_pp0_iter6_reg_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_2/p_Val2_61_reg_1755_pp0_iter6_reg_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_2/p_Val2_61_reg_1755_pp0_iter6_reg_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_3/pow_reduce_anonymo_11_U/pow_generic_floatg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_getGaussianKernel_fu_110i_3_1/grp_pow_generic_float_s_fu_232/i_3_3/pow_reduce_anonymo_11_U/pow_generic_floatg8j_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_3_3/i_3_0/grp_Filter2D_fu_129/k_buf_0_val_3_U/Filter2D_k_buf_0_xdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_3_3/i_3_1/grp_Filter2D_fu_129/k_buf_0_val_4_U/Filter2D_k_buf_0_xdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_3_3/i_3_4/grp_Filter2D_fu_129/k_buf_0_val_5_U/Filter2D_k_buf_0_xdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |fpag_gaus_ddiv_64vdy    |           1|     16481|
|2     |getGaussianKernel__GCB0 |           1|     11512|
|3     |getGaussianKernel__GCB1 |           1|     10313|
|4     |GaussianBlur__GC0       |           1|      5649|
|5     |fpag_gaus__GC0          |           1|      1500|
|6     |fpag_gaus_ddiv_64vdy__1 |           1|     16479|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1202.566 ; gain = 854.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:18 . Memory (MB): peak = 1234.762 ; gain = 886.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |fpag_gaus_ddiv_64vdy    |           1|     16481|
|2     |getGaussianKernel__GCB0 |           1|     11512|
|3     |getGaussianKernel__GCB1 |           1|     10313|
|4     |GaussianBlur__GC0       |           1|      5649|
|5     |fpag_gaus__GC0          |           1|      1500|
|6     |fpag_gaus_ddiv_64vdy__1 |           1|     16479|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/grp_pow_generic_float_s_fu_213/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/grp_pow_generic_float_s_fu_213/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/grp_pow_generic_float_s_fu_213/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/grp_pow_generic_float_s_fu_232/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/grp_pow_generic_float_s_fu_232/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_getGaussianKernel_fu_110/grp_pow_generic_float_s_fu_232/pow_reduce_anonymo_8_U/pow_generic_floatfYi_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_fu_129/k_buf_0_val_3_U/Filter2D_k_buf_0_xdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_fu_129/k_buf_0_val_4_U/Filter2D_k_buf_0_xdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0/grp_Filter2D_fu_129/k_buf_0_val_5_U/Filter2D_k_buf_0_xdS_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:02:34 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop GaussianBlur_U0/grp_Filter2D_fu_129/num_zeros_reg_1936_reg[0] is being inverted and renamed to GaussianBlur_U0/grp_Filter2D_fu_129/num_zeros_reg_1936_reg[0]_inv.
INFO: [Synth 8-5365] Flop GaussianBlur_U0/grp_Filter2D_fu_129/num_zeros_reg_1936_reg[1] is being inverted and renamed to GaussianBlur_U0/grp_Filter2D_fu_129/num_zeros_reg_1936_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:28 ; elapsed = 00:02:37 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:37 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:37 ; elapsed = 00:02:45 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:37 ; elapsed = 00:02:46 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   657|
|2     |DSP48E1     |     2|
|3     |DSP48E1_1   |     8|
|4     |DSP48E1_10  |     1|
|5     |DSP48E1_11  |     1|
|6     |DSP48E1_12  |     1|
|7     |DSP48E1_13  |     1|
|8     |DSP48E1_14  |     2|
|9     |DSP48E1_15  |     1|
|10    |DSP48E1_16  |     1|
|11    |DSP48E1_17  |     1|
|12    |DSP48E1_18  |     1|
|13    |DSP48E1_19  |     1|
|14    |DSP48E1_2   |     4|
|15    |DSP48E1_20  |     4|
|16    |DSP48E1_21  |     2|
|17    |DSP48E1_22  |     1|
|18    |DSP48E1_23  |     1|
|19    |DSP48E1_24  |     1|
|20    |DSP48E1_25  |     4|
|21    |DSP48E1_26  |     1|
|22    |DSP48E1_27  |     2|
|23    |DSP48E1_3   |     6|
|24    |DSP48E1_4   |     6|
|25    |DSP48E1_5   |     2|
|26    |DSP48E1_6   |     2|
|27    |DSP48E1_7   |     2|
|28    |DSP48E1_8   |     2|
|29    |DSP48E1_9   |     2|
|30    |LUT1        |   712|
|31    |LUT2        |  1670|
|32    |LUT3        |  7336|
|33    |LUT4        |  1543|
|34    |LUT5        |   717|
|35    |LUT6        |  1557|
|36    |MUXCY       |  7219|
|37    |MUXF7       |   201|
|38    |MUXF8       |     2|
|39    |RAM16X1S    |    32|
|40    |RAMB18E1_10 |     2|
|41    |RAMB18E1_11 |     2|
|42    |RAMB18E1_12 |     2|
|43    |RAMB18E1_2  |     2|
|44    |RAMB18E1_3  |     2|
|45    |RAMB18E1_7  |     3|
|46    |RAMB18E1_8  |     2|
|47    |RAMB18E1_9  |     2|
|48    |SRL16E      |   504|
|49    |SRLC32E     |    76|
|50    |XORCY       |  6918|
|51    |FDE         |    37|
|52    |FDRE        | 12489|
|53    |FDSE        |    32|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:37 ; elapsed = 00:02:46 . Memory (MB): peak = 1275.391 ; gain = 926.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 488 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:18 . Memory (MB): peak = 1275.391 ; gain = 457.902
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 1275.391 ; gain = 926.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2009 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1940 instances
  FDE => FDRE: 37 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
746 Infos, 317 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:58 ; elapsed = 00:03:07 . Memory (MB): peak = 1381.434 ; gain = 1044.391
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1/fpag_gaus_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.434 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sources_1/ip/fpag_gaus_0/fpag_gaus_0.xci
INFO: [Coretcl 2-1174] Renamed 1111 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.runs/fpag_gaus_0_synth_1/fpag_gaus_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpag_gaus_0_utilization_synth.rpt -pb fpag_gaus_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1381.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 09:01:23 2019...
