<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">

<import file="gen_copyright.xml"/>
<import file="gen_chipsets.xml"/>
<import file="gen_render.xml"/>

<enum name="gen_compare_function" bare="yes" prefix="gen">
	<value value="0x0" name="COMPAREFUNCTION_ALWAYS"/>
	<value value="0x1" name="COMPAREFUNCTION_NEVER"/>
	<value value="0x2" name="COMPAREFUNCTION_LESS"/>
	<value value="0x3" name="COMPAREFUNCTION_EQUAL"/>
	<value value="0x4" name="COMPAREFUNCTION_LEQUAL"/>
	<value value="0x5" name="COMPAREFUNCTION_GREATER"/>
	<value value="0x6" name="COMPAREFUNCTION_NOTEQUAL"/>
	<value value="0x7" name="COMPAREFUNCTION_GEQUAL"/>
</enum>

<enum name="gen_stencil_op" bare="yes" prefix="gen">
	<value value="0x0" name="STENCILOP_KEEP"/>
	<value value="0x1" name="STENCILOP_ZERO"/>
	<value value="0x2" name="STENCILOP_REPLACE"/>
	<value value="0x3" name="STENCILOP_INCRSAT"/>
	<value value="0x4" name="STENCILOP_DECRSAT"/>
	<value value="0x5" name="STENCILOP_INCR"/>
	<value value="0x6" name="STENCILOP_DECR"/>
	<value value="0x7" name="STENCILOP_INVERT"/>
</enum>

<enum name="gen_blend_factor" bare="yes" prefix="gen">
	<value value="0x01" name="BLENDFACTOR_ONE"/>
	<value value="0x02" name="BLENDFACTOR_SRC_COLOR"/>
	<value value="0x03" name="BLENDFACTOR_SRC_ALPHA"/>
	<value value="0x04" name="BLENDFACTOR_DST_ALPHA"/>
	<value value="0x05" name="BLENDFACTOR_DST_COLOR"/>
	<value value="0x06" name="BLENDFACTOR_SRC_ALPHA_SATURATE"/>
	<value value="0x07" name="BLENDFACTOR_CONST_COLOR"/>
	<value value="0x08" name="BLENDFACTOR_CONST_ALPHA"/>
	<value value="0x09" name="BLENDFACTOR_SRC1_COLOR"/>
	<value value="0x0a" name="BLENDFACTOR_SRC1_ALPHA"/>
	<value value="0x11" name="BLENDFACTOR_ZERO"/>
	<value value="0x12" name="BLENDFACTOR_INV_SRC_COLOR"/>
	<value value="0x13" name="BLENDFACTOR_INV_SRC_ALPHA"/>
	<value value="0x14" name="BLENDFACTOR_INV_DST_ALPHA"/>
	<value value="0x15" name="BLENDFACTOR_INV_DST_COLOR"/>
	<value value="0x17" name="BLENDFACTOR_INV_CONST_COLOR"/>
	<value value="0x18" name="BLENDFACTOR_INV_CONST_ALPHA"/>
	<value value="0x19" name="BLENDFACTOR_INV_SRC1_COLOR"/>
	<value value="0x1a" name="BLENDFACTOR_INV_SRC1_ALPHA"/>
</enum>

<enum name="gen_blend_function" bare="yes" prefix="gen">
	<value value="0x0" name="BLENDFUNCTION_ADD"/>
	<value value="0x1" name="BLENDFUNCTION_SUBTRACT"/>
	<value value="0x2" name="BLENDFUNCTION_REVERSE_SUBTRACT"/>
	<value value="0x3" name="BLENDFUNCTION_MIN"/>
	<value value="0x4" name="BLENDFUNCTION_MAX"/>
</enum>

<enum name="gen_logicop_function" bare="yes" prefix="gen">
	<value value="0x0" name="LOGICOP_CLEAR"/>
	<value value="0x1" name="LOGICOP_NOR"/>
	<value value="0x2" name="LOGICOP_AND_INVERTED"/>
	<value value="0x3" name="LOGICOP_COPY_INVERTED"/>
	<value value="0x4" name="LOGICOP_AND_REVERSE"/>
	<value value="0x5" name="LOGICOP_INVERT"/>
	<value value="0x6" name="LOGICOP_XOR"/>
	<value value="0x7" name="LOGICOP_NAND"/>
	<value value="0x8" name="LOGICOP_AND"/>
	<value value="0x9" name="LOGICOP_EQUIV"/>
	<value value="0xa" name="LOGICOP_NOOP"/>
	<value value="0xb" name="LOGICOP_OR_INVERTED"/>
	<value value="0xc" name="LOGICOP_COPY"/>
	<value value="0xd" name="LOGICOP_OR_REVERSE"/>
	<value value="0xe" name="LOGICOP_OR"/>
	<value value="0xf" name="LOGICOP_SET"/>
</enum>

<enum name="gen_sampler_mip_filter" bare="yes" prefix="gen">
	<value value="0x0" name="MIPFILTER_NONE"/>
	<value value="0x1" name="MIPFILTER_NEAREST"/>
	<value value="0x3" name="MIPFILTER_LINEAR"/>
</enum>

<enum name="gen_sampler_map_filter" bare="yes" prefix="gen">
	<value value="0x0" name="MAPFILTER_NEAREST"/>
	<value value="0x1" name="MAPFILTER_LINEAR"/>
	<value value="0x2" name="MAPFILTER_ANISOTROPIC"/>
	<value value="0x6" name="MAPFILTER_MONO"/>
</enum>

<enum name="gen_sampler_aniso_ratio" bare="yes" prefix="gen">
	<value value="0x0" name="ANISORATIO_2"/>
	<value value="0x1" name="ANISORATIO_4"/>
	<value value="0x2" name="ANISORATIO_6"/>
	<value value="0x3" name="ANISORATIO_8"/>
	<value value="0x4" name="ANISORATIO_10"/>
	<value value="0x5" name="ANISORATIO_12"/>
	<value value="0x6" name="ANISORATIO_14"/>
	<value value="0x7" name="ANISORATIO_16"/>
</enum>

<enum name="gen_sampler_texcoord_mode" bare="yes" prefix="gen">
	<value value="0x0" name="TEXCOORDMODE_WRAP"/>
	<value value="0x1" name="TEXCOORDMODE_MIRROR"/>
	<value value="0x2" name="TEXCOORDMODE_CLAMP"/>
	<value value="0x3" name="TEXCOORDMODE_CUBE"/>
	<value value="0x4" name="TEXCOORDMODE_CLAMP_BORDER"/>
	<value value="0x5" name="TEXCOORDMODE_MIRROR_ONCE"/>
	<value value="0x6" name="TEXCOORDMODE_HALF_BORDER" variants="GEN8-"/>
</enum>

<enum name="gen_sampler_key_filter" bare="yes" prefix="gen">
	<value value="0x0" name="KEYFILTER_KILL_ON_ANY_MATCH"/>
	<value value="0x1" name="KEYFILTER_REPLACE_BLACK"/>
</enum>

<domain name="COLOR_CALC_STATE" width="32" size="6" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="CC_DW0" offset="0">
			<bitfield high="31" low="24" type="uint" name="STENCIL0_REF" variants="GEN6-GEN8"/>
			<bitfield high="23" low="16" type="uint" name="STENCIL1_REF" variants="GEN6-GEN8"/>
			<bitfield pos="15" name="ROUND_DISABLE_DISABLE"/>
			<bitfield pos="0" name="ALPHATEST">
				<value value="0x0" name="UNORM8"/>
				<value value="0x1" name="FLOAT32"/>
			</bitfield>
		</reg32>
		<reg32 name="CC_DW1_ALPHA_REF" offset="1"/>
		<reg32 name="CC_DW2_BLEND_COLOR_R" type="float" offset="2"/>
		<reg32 name="CC_DW3_BLEND_COLOR_G" type="float" offset="3"/>
		<reg32 name="CC_DW4_BLEND_COLOR_B" type="float" offset="4"/>
		<reg32 name="CC_DW5_BLEND_COLOR_A" type="float" offset="5"/>
	</stripe>
</domain>

<domain name="DEPTH_STENCIL_STATE" width="32" size="3" bare="yes" prefix="gen" variants="GEN6-GEN75">
	<stripe>
		<reg32 name="ZS_DW0" offset="0">
			<bitfield pos="31" name="STENCIL_TEST_ENABLE"/>
			<bitfield high="30" low="28" type="gen_compare_function" name="STENCIL0_FUNC"/>
			<bitfield high="27" low="25" type="gen_stencil_op" name="STENCIL0_FAIL_OP"/>
			<bitfield high="24" low="22" type="gen_stencil_op" name="STENCIL0_ZFAIL_OP"/>
			<bitfield high="21" low="19" type="gen_stencil_op" name="STENCIL0_ZPASS_OP"/>
			<bitfield pos="18" name="STENCIL_WRITE_ENABLE"/>
			<bitfield pos="15" name="STENCIL1_ENABLE"/>
			<bitfield high="14" low="12" type="gen_compare_function" name="STENCIL1_FUNC"/>
			<bitfield high="11" low="9" type="gen_stencil_op" name="STENCIL1_FAIL_OP"/>
			<bitfield high="8" low="6" type="gen_stencil_op" name="STENCIL1_ZFAIL_OP"/>
			<bitfield high="5" low="3" type="gen_stencil_op" name="STENCIL1_ZPASS_OP"/>
		</reg32>
		<reg32 name="ZS_DW1" offset="1">
			<bitfield high="31" low="24" name="STENCIL0_VALUEMASK"/>
			<bitfield high="23" low="16" name="STENCIL0_WRITEMASK"/>
			<bitfield high="15" low="8" name="STENCIL1_VALUEMASK"/>
			<bitfield high="7" low="0" name="STENCIL1_WRITEMASK"/>
		</reg32>
		<reg32 name="ZS_DW2" offset="2">
			<bitfield pos="31" name="DEPTH_TEST_ENABLE"/>
			<bitfield high="29" low="27" type="gen_compare_function" name="DEPTH_FUNC"/>
			<bitfield pos="26" name="DEPTH_WRITE_ENABLE"/>
		</reg32>
	</stripe>
</domain>

<domain name="BLEND_STATE" width="32" size="17" bare="yes" prefix="gen">
	<stripe variants="GEN6-GEN75">
		<array name="RT" offset="0" stride="2" length="8">
			<reg32 name="DW0" offset="0">
				<bitfield pos="31" name="BLEND_ENABLE"/>
				<bitfield pos="30" name="INDEPENDENT_ALPHA_ENABLE"/>
				<bitfield high="28" low="26" type="gen_blend_function" name="ALPHA_FUNC"/>
				<bitfield high="24" low="20" type="gen_blend_factor" name="SRC_ALPHA_FACTOR"/>
				<bitfield high="19" low="15" type="gen_blend_factor" name="DST_ALPHA_FACTOR"/>
				<bitfield high="13" low="11" type="gen_blend_function" name="COLOR_FUNC"/>
				<bitfield high="9" low="5" type="gen_blend_factor" name="SRC_COLOR_FACTOR"/>
				<bitfield high="4" low="0" type="gen_blend_factor" name="DST_COLOR_FACTOR"/>
			</reg32>
			<reg32 name="DW1" offset="1">
				<bitfield pos="31" name="ALPHA_TO_COVERAGE"/>
				<bitfield pos="30" name="ALPHA_TO_ONE"/>
				<bitfield pos="29" name="ALPHA_TO_COVERAGE_DITHER"/>
				<bitfield pos="27" name="WRITE_DISABLE_A"/>
				<bitfield pos="26" name="WRITE_DISABLE_R"/>
				<bitfield pos="25" name="WRITE_DISABLE_G"/>
				<bitfield pos="24" name="WRITE_DISABLE_B"/>
				<bitfield pos="22" name="LOGICOP_ENABLE"/>
				<bitfield high="21" low="18" type="gen_logicop_function" name="LOGICOP_FUNC"/>
				<bitfield pos="16" name="ALPHA_TEST_ENABLE"/>
				<bitfield high="15" low="13" type="gen_compare_function" name="ALPHA_TEST_FUNC"/>
				<bitfield pos="12" name="DITHER_ENABLE"/>
				<bitfield high="11" low="10" type="uint" name="X_DITHER_OFFSET"/>
				<bitfield high="9" low="8" type="uint" name="Y_DITHER_OFFSET"/>
				<bitfield high="3" low="2" name="COLORCLAMP">
					<value value="0x0" name="UNORM"/>
					<value value="0x1" name="SNORM"/>
					<value value="0x2" name="RTFORMAT"/>
				</bitfield>
				<bitfield pos="1" name="PRE_BLEND_CLAMP"/>
				<bitfield pos="0" name="POST_BLEND_CLAMP"/>
			</reg32>
		</array>
	</stripe>
	<stripe variants="GEN8-">
		<reg32 name="BLEND_DW0" offset="0">
			<bitfield pos="31" name="ALPHA_TO_COVERAGE"/>
			<bitfield pos="30" name="INDEPENDENT_ALPHA_ENABLE"/>
			<bitfield pos="29" name="ALPHA_TO_ONE"/>
			<bitfield pos="28" name="ALPHA_TO_COVERAGE_DITHER"/>
			<bitfield pos="27" name="ALPHA_TEST_ENABLE"/>
			<bitfield high="26" low="24" type="gen_compare_function" name="ALPHA_TEST_FUNC"/>
			<bitfield pos="23" name="DITHER_ENABLE"/>
			<bitfield high="22" low="21" type="uint" name="X_DITHER_OFFSET"/>
			<bitfield high="20" low="19" type="uint" name="Y_DITHER_OFFSET"/>
		</reg32>
		<array name="RT" offset="0" stride="2" length="8">
			<reg32 name="DW0" offset="0">
				<bitfield pos="31" name="BLEND_ENABLE"/>
				<bitfield high="30" low="26" type="gen_blend_factor" name="SRC_COLOR_FACTOR"/>
				<bitfield high="25" low="21" type="gen_blend_factor" name="DST_COLOR_FACTOR"/>
				<bitfield high="20" low="18" type="gen_blend_function" name="COLOR_FUNC"/>
				<bitfield high="17" low="13" type="gen_blend_factor" name="SRC_ALPHA_FACTOR"/>
				<bitfield high="12" low="8" type="gen_blend_factor" name="DST_ALPHA_FACTOR"/>
				<bitfield high="7" low="5" type="gen_blend_function" name="ALPHA_FUNC"/>
				<bitfield pos="3" name="WRITE_DISABLE_A"/>
				<bitfield pos="2" name="WRITE_DISABLE_R"/>
				<bitfield pos="1" name="WRITE_DISABLE_G"/>
				<bitfield pos="0" name="WRITE_DISABLE_B"/>
			</reg32>
			<reg32 name="DW1" offset="1">
				<bitfield pos="31" name="LOGICOP_ENABLE"/>
				<bitfield high="30" low="27" type="gen_logicop_function" name="LOGICOP_FUNC"/>
				<bitfield pos="4" name="PRE_BLEND_CLAMP_SRC_ONLY"/>
				<bitfield high="3" low="2" name="COLORCLAMP">
					<value value="0x0" name="UNORM"/>
					<value value="0x1" name="SNORM"/>
					<value value="0x2" name="RTFORMAT"/>
				</bitfield>
				<bitfield pos="1" name="PRE_BLEND_CLAMP"/>
				<bitfield pos="0" name="POST_BLEND_CLAMP"/>
			</reg32>
		</array>
	</stripe>
</domain>

<domain name="CLIP_VIEWPORT" width="32" size="64" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<array name="CLIP_VP" offset="0" stride="4" length="16">
			<reg32 name="DW0_GB_MIN_X" type="float" offset="0"/>
			<reg32 name="DW1_GB_MAX_X" type="float" offset="1"/>
			<reg32 name="DW2_GB_MIN_Y" type="float" offset="2"/>
			<reg32 name="DW3_GB_MAX_Y" type="float" offset="3"/>
		</array>
	</stripe>
</domain>

<domain name="SF_VIEWPORT" width="32" size="128" bare="yes" prefix="gen" variants="GEN6">
	<stripe>
		<array name="SF_VP" offset="0" stride="8" length="16">
			<reg32 name="DW0_M00" type="float" offset="0"/>
			<reg32 name="DW1_M11" type="float" offset="1"/>
			<reg32 name="DW2_M22" type="float" offset="2"/>
			<reg32 name="DW3_M30" type="float" offset="3"/>
			<reg32 name="DW4_M31" type="float" offset="4"/>
			<reg32 name="DW5_M32" type="float" offset="5"/>
			<!-- DW6 and DW7 unused -->
			<reg32 name="DW6" offset="6"/>
			<reg32 name="DW7" offset="7"/>
		</array>
	</stripe>
</domain>

<domain name="SF_CLIP_VIEWPORT" width="32" size="256" bare="yes" prefix="gen" variants="GEN7-">
	<stripe>
		<array name="SF_CLIP_VP" offset="0" stride="16" length="16">
			<reg32 name="DW0_M00" type="float" offset="0"/>
			<reg32 name="DW1_M11" type="float" offset="1"/>
			<reg32 name="DW2_M22" type="float" offset="2"/>
			<reg32 name="DW3_M30" type="float" offset="3"/>
			<reg32 name="DW4_M31" type="float" offset="4"/>
			<reg32 name="DW5_M32" type="float" offset="5"/>
			<!-- DW6 and DW7 unused -->
			<reg32 name="DW6" offset="6"/>
			<reg32 name="DW7" offset="7"/>

			<reg32 name="DW8_GB_MIN_X" type="float" offset="8"/>
			<reg32 name="DW9_GB_MAX_X" type="float" offset="9"/>
			<reg32 name="DW10_GB_MIN_Y" type="float" offset="10"/>
			<reg32 name="DW11_GB_MAX_Y" type="float" offset="11"/>
			<stripe variants="GEN7-GEN75">
				<!-- unused -->
				<reg32 name="DW12" offset="12"/>
				<reg32 name="DW13" offset="13"/>
				<reg32 name="DW14" offset="14"/>
				<reg32 name="DW15" offset="15"/>
			</stripe>
			<stripe variants="GEN8-">
				<reg32 name="DW12_SCR_MIN_X" offset="12"/>
				<reg32 name="DW13_SCR_MAX_X" offset="13"/>
				<reg32 name="DW14_SCR_MIN_Y" offset="14"/>
				<reg32 name="DW15_SCR_MAX_X" offset="15"/>
			</stripe>
		</array>
	</stripe>
</domain>

<domain name="CC_VIEWPORT" width="32" size="32" bare="yes" prefix="gen">
	<stripe>
		<array name="CC_VP" offset="0" stride="2" length="16">
			<reg32 name="CCVP_DW0_MIN_DEPTH" type="float" offset="0"/>
			<reg32 name="CCVP_DW1_MAX_DEPTH" type="float" offset="1"/>
		</array>
	</stripe>
</domain>

<domain name="SCISSOR_RECT" width="32" size="32" bare="yes" prefix="gen">
	<stripe>
		<array name="SCISSOR" offset="0" stride="2" length="16">
			<reg32 name="DW0" offset="0">
				<bitfield high="31" low="16" type="uint" name="MIN_Y"/>
				<bitfield high="15" low="0" type="uint" name="MIN_X"/>
			</reg32>
			<reg32 name="DW1" offset="1">
				<bitfield high="31" low="16" type="uint" name="MAX_Y"/>
				<bitfield high="15" low="0" type="uint" name="MAX_X"/>
			</reg32>
		</array>
	</stripe>
</domain>

<domain name="SAMPLER_BORDER_COLOR_STATE" width="32" size="20" bare="yes" prefix="gen">
	<!-- these are documented in IVB PRMs -->
	<stripe variants="GEN6">
		<reg32 name="BORDER_COLOR_DW0" offset="0">
			<bitfield high="31" low="24" type="uint" name="A"/>
			<bitfield high="23" low="16" type="uint" name="B"/>
			<bitfield high="15" low="8" type="uint" name="G"/>
			<bitfield high="7" low="0" type="uint" name="R"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW1_R" type="float" offset="1"/>
		<reg32 name="BORDER_COLOR_DW2_G" type="float" offset="2"/>
		<reg32 name="BORDER_COLOR_DW3_B" type="float" offset="3"/>
		<reg32 name="BORDER_COLOR_DW4_A" type="float" offset="4"/>
		<reg32 name="BORDER_COLOR_DW5" offset="5">
			<bitfield high="31" low="16" type="float" name="G"/>
			<bitfield high="15" low="0" type="float" name="R"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW6" offset="6">
			<bitfield high="31" low="16" type="float" name="A"/>
			<bitfield high="15" low="0" type="float" name="B"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW7" offset="7">
			<bitfield high="31" low="16" type="uint" name="G"/>
			<bitfield high="15" low="0" type="uint" name="R"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW8" offset="8">
			<bitfield high="31" low="16" type="uint" name="A"/>
			<bitfield high="15" low="0" type="uint" name="B"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW9" offset="9">
			<bitfield high="31" low="16" type="int" name="G"/>
			<bitfield high="15" low="0" type="int" name="R"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW10" offset="10">
			<bitfield high="31" low="16" type="int" name="A"/>
			<bitfield high="15" low="0" type="int" name="B"/>
		</reg32>
		<reg32 name="BORDER_COLOR_DW11" offset="11">
			<bitfield high="31" low="24" type="int" name="A"/>
			<bitfield high="23" low="16" type="int" name="B"/>
			<bitfield high="15" low="8" type="int" name="G"/>
			<bitfield high="7" low="0" type="int" name="R"/>
		</reg32>
	</stripe>
	<stripe variants="GEN7-">
		<reg32 name="BORDER_COLOR_DW0_R" type="float" offset="0"/>
		<reg32 name="BORDER_COLOR_DW0_G" type="float" offset="1"/>
		<reg32 name="BORDER_COLOR_DW0_B" type="float" offset="2"/>
		<reg32 name="BORDER_COLOR_DW0_A" type="float" offset="3"/>

		<!-- if INTEGER_SURFACE_FORMAT in SURFACE_STATE == 1 -->
		<reg32 name="BORDER_COLOR_DW_MBZ" offset="4" length="12" variants="GEN75"/>
		<reg32 name="BORDER_COLOR_DW_INT" offset="16" length="4" variants="GEN75"/>
	</stripe>
</domain>

<domain name="SAMPLER_STATE" width="32" size="4" bare="yes" prefix="gen">
	<stripe>
		<reg32 name="SAMPLER_DW0" offset="0">
			<bitfield pos="31" name="DISABLE"/>
			<bitfield high="29" low="29" name="BORDER_COLOR_MODE" variants="GEN7-">
				<value value="0x0" name="DX10_OGL"/>
				<value value="0x1" name="DX9"/>
			</bitfield>

			<bitfield pos="28" name="LOD_PRECLAMP_ENABLE" variants="GEN6-GEN75"/>
			<bitfield pos="27" name="MIN_MAG_NOT_EQUAL" variants="GEN6"/>
			<bitfield high="28" low="27" name="LOD_PRECLAMP_ENABLE" variants="GEN8-"/>

			<bitfield high="26" low="22" type="uint" name="BASE_LOD"/>
			<bitfield high="21" low="20" type="gen_sampler_mip_filter" name="MIP_FILTER"/>
			<bitfield high="19" low="17" type="gen_sampler_map_filter" name="MAG_FILTER"/>
			<bitfield high="16" low="14" type="gen_sampler_map_filter" name="MIN_FILTER"/>

			<bitfield high="13" low="3" type="fixed" radix="6" name="LOD_BIAS" variants="GEN6"/>
			<bitfield high="2" low="0" type="gen_compare_function" name="SHADOW_FUNC" variants="GEN6"/>
			<bitfield high="13" low="1" type="fixed" radix="8" name="LOD_BIAS" variants="GEN7-"/>
			<bitfield high="0" low="0" name="ANISO_ALGO" variants="GEN7-">
				<value value="0x0" name="LEGACY"/>
				<value value="0x1" name="EWA"/>
			</bitfield>
		</reg32>

		<reg32 name="SAMPLER_DW1" offset="1" variants="GEN6">
			<bitfield high="31" low="22" type="ufixed" radix="6" name="MIN_LOD"/>
			<bitfield high="21" low="12" type="ufixed" radix="6" name="MAX_LOD"/>
			<bitfield high="9" low="9" name="CUBECTRLMODE">
				<value value="0x0" name="PROGRAMMED"/>
				<value value="0x1" name="OVERRIDE"/>
			</bitfield>
			<bitfield high="8" low="6" type="gen_sampler_texcoord_mode" name="U_WRAP"/>
			<bitfield high="5" low="3" type="gen_sampler_texcoord_mode" name="V_WRAP"/>
			<bitfield high="2" low="0" type="gen_sampler_texcoord_mode" name="R_WRAP"/>
		</reg32>
		<reg32 name="SAMPLER_DW1" offset="1" variants="GEN7-">
			<bitfield high="31" low="20" type="ufixed" radix="8" name="MIN_LOD"/>
			<bitfield high="19" low="8" type="ufixed" radix="8" name="MAX_LOD"/>

			<bitfield pos="7" name="CHROMAKEY_ENABLE" variants="GEN8-"/>
			<bitfield high="6" low="5" name="CHROMAKEY_INDEX" variants="GEN8-"/>
			<bitfield high="4" low="4" type="gen_sampler_key_filter" name="CHROMAKEY_MODE" variants="GEN8-"/>

			<bitfield high="3" low="1" type="gen_compare_function" name="SHADOW_FUNC"/>
			<bitfield high="0" low="0" name="CUBECTRLMODE">
				<value value="0x0" name="PROGRAMMED"/>
				<value value="0x1" name="OVERRIDE"/>
			</bitfield>
		</reg32>

		<reg32 name="SAMPLER_DW2_BORDER_COLOR" offset="2" type="gen_32b_aligned_addr" variants="GEN6-GEN75"/>
		<reg32 name="SAMPLER_DW2" offset="2" variants="GEN8-">
			<bitfield high="31" low="30" name="SEP_FILTER_COEFF_TABLE_SIZE"/>
			<bitfield high="29" low="28" name="SEP_FILTER_WIDTH"/>
			<bitfield high="27" low="26" name="SEP_FILTER_HEIGHT"/>
			<bitfield high="23" low="6" shr="6" name="INDIRECT_STATE_ADDR"/>
			<bitfield pos="4" name="FLEXIBLE_FILTER_MODE"/>
			<bitfield pos="3" name="FLEXIBLE_FILTER_COEFF_SIZE"/>
			<bitfield pos="2" name="FLEXIBLE_FILTER_HALIGN"/>
			<bitfield pos="1" name="FLEXIBLE_FILTER_VALIGN"/>
			<bitfield pos="0" name="LOD_CLAMP_MAG_MODE"/>
		</reg32>

		<reg32 name="SAMPLER_DW3" offset="3">
			<bitfield high="31" low="24" name="NON_SEP_FILTER_FOOTPRINT_MASK" variants="GEN8-"/>
			<bitfield pos="25" name="CHROMAKEY_ENABLE" variants="GEN6-GEN75"/>
			<bitfield high="24" low="23" name="CHROMAKEY_INDEX" variants="GEN6-GEN75"/>
			<bitfield high="22" low="22" type="gen_sampler_key_filter" name="CHROMAKEY_MODE" variants="GEN6-GEN75"/>

			<bitfield high="21" low="19" type="gen_sampler_aniso_ratio" name="MAX_ANISO"/>
			<bitfield pos="18" name="U_MAG_ROUND"/>
			<bitfield pos="17" name="U_MIN_ROUND"/>
			<bitfield pos="16" name="V_MAG_ROUND"/>
			<bitfield pos="15" name="V_MIN_ROUND"/>
			<bitfield pos="14" name="R_MAG_ROUND"/>
			<bitfield pos="13" name="R_MIN_ROUND"/>

			<bitfield high="12" low="11" name="TRIQUAL" variants="GEN7-">
				<value value="0x0" name="FULL"/>
				<value value="0x1" name="HIGH" variants="GEN75-"/>
				<value value="0x2" name="MED"/>
				<value value="0x3" name="LOW"/>
			</bitfield>
			<bitfield pos="10" name="NON_NORMALIZED_COORD" variants="GEN7-"/>
			<bitfield high="8" low="6" type="gen_sampler_texcoord_mode" name="U_WRAP" variants="GEN7-"/>
			<bitfield high="5" low="3" type="gen_sampler_texcoord_mode" name="V_WRAP" variants="GEN7-"/>
			<bitfield high="2" low="0" type="gen_sampler_texcoord_mode" name="R_WRAP" variants="GEN7-"/>

			<bitfield pos="0" name="NON_NORMALIZED_COORD" variants="GEN6"/>
		</reg32>
	</stripe>
</domain>

</database>
